Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  5 20:15:14 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RV32I_timing_summary_routed.rpt -pb RV32I_timing_summary_routed.pb -rpx RV32I_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DP/U_PC/q_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DP/U_PC/q_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DP/U_PC/q_reg[3]_replica/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DP/U_PC/q_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DP/U_PC/q_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DP/U_PC/q_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_FND/U_1kHz/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.911     -508.675                    234                 1089        0.307        0.000                      0                 1089        3.750        0.000                       0                   252  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.911     -508.675                    234                 1089        0.307        0.000                      0                 1089        3.750        0.000                       0                   252  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          234  Failing Endpoints,  Worst Slack       -3.911ns,  Total Violation     -508.675ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.911ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.689ns  (logic 2.320ns (16.948%)  route 11.369ns (83.052%))
  Logic Levels:           13  (LUT2=2 LUT4=2 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.572     5.093    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X51Y2          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     5.549 r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/Q
                         net (fo=20, routed)          0.926     6.475    U_CPU_Core/U_DP/U_PC/Q[0]_repN
    SLICE_X51Y0          LUT5 (Prop_lut5_I0_O)        0.124     6.599 r  U_CPU_Core/U_DP/U_PC/g0_b15/O
                         net (fo=75, routed)          1.204     7.803    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/ADDRB0
    SLICE_X52Y1          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.955 f  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB/O
                         net (fo=8, routed)           1.023     8.978    U_CPU_Core/U_DP/U_PC/rdata20[26]
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.348     9.326 f  U_CPU_Core/U_DP/U_PC/i__carry__2_i_14/O
                         net (fo=2, routed)           0.826    10.151    U_CPU_Core/U_DP/U_PC/w_ALUSrcMuxOut[26]
    SLICE_X45Y3          LUT4 (Prop_lut4_I3_O)        0.124    10.275 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_97/O
                         net (fo=1, routed)           0.799    11.075    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_97_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.199 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_comp/O
                         net (fo=5, routed)           0.481    11.680    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_n_0
    SLICE_X45Y5          LUT2 (Prop_lut2_I1_O)        0.124    11.804 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_55/O
                         net (fo=24, routed)          0.801    12.605    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.124    12.729 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.435    13.164    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_46_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.288 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_23/O
                         net (fo=1, routed)           0.401    13.689    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_23_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    13.813 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8/O
                         net (fo=11, routed)          1.454    15.267    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I2_O)        0.124    15.391 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25_comp_2/O
                         net (fo=40, routed)          0.923    16.314    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_18_0
    SLICE_X57Y13         LUT2 (Prop_lut2_I1_O)        0.124    16.438 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_12_comp/O
                         net (fo=1, routed)           0.837    17.275    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_12_n_0_repN
    SLICE_X56Y0          LUT6 (Prop_lut6_I5_O)        0.124    17.399 f  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_7_comp/O
                         net (fo=1, routed)           0.403    17.802    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_7_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I5_O)        0.124    17.926 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_2_comp/O
                         net (fo=2, routed)           0.857    18.783    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_30_31/DIA0
    SLICE_X50Y1          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.453    14.794    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_30_31/WCLK
    SLICE_X50Y1          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X50Y1          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.872    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -18.783    
  -------------------------------------------------------------------
                         slack                                 -3.911    

Slack (VIOLATED) :        -3.760ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.441ns  (logic 2.320ns (17.260%)  route 11.121ns (82.740%))
  Logic Levels:           13  (LUT2=1 LUT4=2 LUT5=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.572     5.093    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X51Y2          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     5.549 r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/Q
                         net (fo=20, routed)          0.926     6.475    U_CPU_Core/U_DP/U_PC/Q[0]_repN
    SLICE_X51Y0          LUT5 (Prop_lut5_I0_O)        0.124     6.599 r  U_CPU_Core/U_DP/U_PC/g0_b15/O
                         net (fo=75, routed)          1.204     7.803    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/ADDRB0
    SLICE_X52Y1          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.955 f  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB/O
                         net (fo=8, routed)           1.023     8.978    U_CPU_Core/U_DP/U_PC/rdata20[26]
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.348     9.326 f  U_CPU_Core/U_DP/U_PC/i__carry__2_i_14/O
                         net (fo=2, routed)           0.826    10.151    U_CPU_Core/U_DP/U_PC/w_ALUSrcMuxOut[26]
    SLICE_X45Y3          LUT4 (Prop_lut4_I3_O)        0.124    10.275 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_97/O
                         net (fo=1, routed)           0.799    11.075    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_97_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.199 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_comp/O
                         net (fo=5, routed)           0.481    11.680    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_n_0
    SLICE_X45Y5          LUT2 (Prop_lut2_I1_O)        0.124    11.804 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_55/O
                         net (fo=24, routed)          0.801    12.605    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.124    12.729 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.435    13.164    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_46_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.288 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_23/O
                         net (fo=1, routed)           0.401    13.689    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_23_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    13.813 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8/O
                         net (fo=11, routed)          1.454    15.267    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I2_O)        0.124    15.391 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25_comp_2/O
                         net (fo=40, routed)          1.339    16.729    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_18_0
    SLICE_X57Y0          LUT5 (Prop_lut5_I1_O)        0.124    16.853 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.291    17.144    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_21_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I5_O)        0.124    17.268 f  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.332    17.600    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_9_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I5_O)        0.124    17.724 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.811    18.535    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DIA1
    SLICE_X50Y0          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.453    14.794    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X50Y0          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X50Y0          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.775    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -18.535    
  -------------------------------------------------------------------
                         slack                                 -3.760    

Slack (VIOLATED) :        -3.700ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.412ns  (logic 2.320ns (17.298%)  route 11.092ns (82.702%))
  Logic Levels:           13  (LUT2=1 LUT4=2 LUT5=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.572     5.093    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X51Y2          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     5.549 r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/Q
                         net (fo=20, routed)          0.926     6.475    U_CPU_Core/U_DP/U_PC/Q[0]_repN
    SLICE_X51Y0          LUT5 (Prop_lut5_I0_O)        0.124     6.599 r  U_CPU_Core/U_DP/U_PC/g0_b15/O
                         net (fo=75, routed)          1.204     7.803    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/ADDRB0
    SLICE_X52Y1          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.955 f  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB/O
                         net (fo=8, routed)           1.023     8.978    U_CPU_Core/U_DP/U_PC/rdata20[26]
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.348     9.326 f  U_CPU_Core/U_DP/U_PC/i__carry__2_i_14/O
                         net (fo=2, routed)           0.826    10.151    U_CPU_Core/U_DP/U_PC/w_ALUSrcMuxOut[26]
    SLICE_X45Y3          LUT4 (Prop_lut4_I3_O)        0.124    10.275 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_97/O
                         net (fo=1, routed)           0.799    11.075    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_97_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.199 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_comp/O
                         net (fo=5, routed)           0.481    11.680    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_n_0
    SLICE_X45Y5          LUT2 (Prop_lut2_I1_O)        0.124    11.804 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_55/O
                         net (fo=24, routed)          0.801    12.605    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.124    12.729 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.435    13.164    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_46_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.288 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_23/O
                         net (fo=1, routed)           0.401    13.689    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_23_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    13.813 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8/O
                         net (fo=11, routed)          1.454    15.267    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I2_O)        0.124    15.391 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25_comp_2/O
                         net (fo=40, routed)          1.177    16.568    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_18_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    16.692 f  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_22/O
                         net (fo=1, routed)           0.495    17.187    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_22_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I1_O)        0.124    17.311 f  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_12/O
                         net (fo=1, routed)           0.439    17.750    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_12_n_0
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.124    17.874 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.631    18.505    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/DIB1
    SLICE_X52Y1          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.453    14.794    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y1          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X52Y1          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.805    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -18.505    
  -------------------------------------------------------------------
                         slack                                 -3.700    

Slack (VIOLATED) :        -3.685ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.440ns  (logic 2.320ns (17.262%)  route 11.120ns (82.738%))
  Logic Levels:           13  (LUT2=2 LUT4=2 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.572     5.093    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X51Y2          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     5.549 r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/Q
                         net (fo=20, routed)          0.926     6.475    U_CPU_Core/U_DP/U_PC/Q[0]_repN
    SLICE_X51Y0          LUT5 (Prop_lut5_I0_O)        0.124     6.599 r  U_CPU_Core/U_DP/U_PC/g0_b15/O
                         net (fo=75, routed)          1.204     7.803    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/ADDRB0
    SLICE_X52Y1          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.955 f  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB/O
                         net (fo=8, routed)           1.023     8.978    U_CPU_Core/U_DP/U_PC/rdata20[26]
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.348     9.326 f  U_CPU_Core/U_DP/U_PC/i__carry__2_i_14/O
                         net (fo=2, routed)           0.826    10.151    U_CPU_Core/U_DP/U_PC/w_ALUSrcMuxOut[26]
    SLICE_X45Y3          LUT4 (Prop_lut4_I3_O)        0.124    10.275 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_97/O
                         net (fo=1, routed)           0.799    11.075    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_97_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.199 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_comp/O
                         net (fo=5, routed)           0.481    11.680    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_n_0
    SLICE_X45Y5          LUT2 (Prop_lut2_I1_O)        0.124    11.804 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_55/O
                         net (fo=24, routed)          0.801    12.605    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.124    12.729 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.435    13.164    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_46_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.288 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_23/O
                         net (fo=1, routed)           0.401    13.689    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_23_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    13.813 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8/O
                         net (fo=11, routed)          1.454    15.267    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I2_O)        0.124    15.391 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25_comp_2/O
                         net (fo=40, routed)          1.086    16.476    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_18_0
    SLICE_X57Y0          LUT2 (Prop_lut2_I1_O)        0.124    16.600 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_26_replica_comp/O
                         net (fo=1, routed)           0.592    17.193    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_33_0_repN
    SLICE_X55Y0          LUT6 (Prop_lut6_I4_O)        0.124    17.317 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_24_comp_2/O
                         net (fo=1, routed)           0.430    17.747    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_24_n_0_repN
    SLICE_X55Y2          LUT6 (Prop_lut6_I5_O)        0.124    17.871 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_4_comp_1/O
                         net (fo=2, routed)           0.662    18.533    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/DIB0
    SLICE_X52Y1          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.453    14.794    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y1          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X52Y1          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.848    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -18.533    
  -------------------------------------------------------------------
                         slack                                 -3.685    

Slack (VIOLATED) :        -3.671ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.449ns  (logic 2.320ns (17.251%)  route 11.129ns (82.749%))
  Logic Levels:           13  (LUT2=1 LUT4=3 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.572     5.093    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X51Y2          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     5.549 r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/Q
                         net (fo=20, routed)          0.926     6.475    U_CPU_Core/U_DP/U_PC/Q[0]_repN
    SLICE_X51Y0          LUT5 (Prop_lut5_I0_O)        0.124     6.599 r  U_CPU_Core/U_DP/U_PC/g0_b15/O
                         net (fo=75, routed)          1.204     7.803    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/ADDRB0
    SLICE_X52Y1          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.955 f  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB/O
                         net (fo=8, routed)           1.023     8.978    U_CPU_Core/U_DP/U_PC/rdata20[26]
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.348     9.326 f  U_CPU_Core/U_DP/U_PC/i__carry__2_i_14/O
                         net (fo=2, routed)           0.826    10.151    U_CPU_Core/U_DP/U_PC/w_ALUSrcMuxOut[26]
    SLICE_X45Y3          LUT4 (Prop_lut4_I3_O)        0.124    10.275 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_97/O
                         net (fo=1, routed)           0.799    11.075    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_97_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.199 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_comp/O
                         net (fo=5, routed)           0.481    11.680    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_n_0
    SLICE_X45Y5          LUT2 (Prop_lut2_I1_O)        0.124    11.804 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_55/O
                         net (fo=24, routed)          0.801    12.605    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.124    12.729 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.435    13.164    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_46_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.288 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_23/O
                         net (fo=1, routed)           0.401    13.689    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_23_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    13.813 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8/O
                         net (fo=11, routed)          1.454    15.267    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I2_O)        0.124    15.391 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25_comp_2/O
                         net (fo=40, routed)          1.139    16.530    U_RAM/RegFile_reg_r1_0_31_6_11_i_8_1
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124    16.654 f  U_RAM/RegFile_reg_r1_0_31_6_11_i_15/O
                         net (fo=1, routed)           0.305    16.959    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_2_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I5_O)        0.124    17.083 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_8/O
                         net (fo=1, routed)           0.161    17.244    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X50Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.368 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           1.174    18.542    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/DIA0
    SLICE_X52Y3          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.452    14.793    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y3          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X52Y3          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.871    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -18.542    
  -------------------------------------------------------------------
                         slack                                 -3.671    

Slack (VIOLATED) :        -3.653ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.417ns  (logic 2.320ns (17.291%)  route 11.097ns (82.709%))
  Logic Levels:           13  (LUT2=1 LUT4=2 LUT5=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.572     5.093    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X51Y2          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     5.549 r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/Q
                         net (fo=20, routed)          0.926     6.475    U_CPU_Core/U_DP/U_PC/Q[0]_repN
    SLICE_X51Y0          LUT5 (Prop_lut5_I0_O)        0.124     6.599 r  U_CPU_Core/U_DP/U_PC/g0_b15/O
                         net (fo=75, routed)          1.204     7.803    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/ADDRB0
    SLICE_X52Y1          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.955 f  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB/O
                         net (fo=8, routed)           1.023     8.978    U_CPU_Core/U_DP/U_PC/rdata20[26]
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.348     9.326 f  U_CPU_Core/U_DP/U_PC/i__carry__2_i_14/O
                         net (fo=2, routed)           0.826    10.151    U_CPU_Core/U_DP/U_PC/w_ALUSrcMuxOut[26]
    SLICE_X45Y3          LUT4 (Prop_lut4_I3_O)        0.124    10.275 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_97/O
                         net (fo=1, routed)           0.799    11.075    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_97_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.199 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_comp/O
                         net (fo=5, routed)           0.481    11.680    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_n_0
    SLICE_X45Y5          LUT2 (Prop_lut2_I1_O)        0.124    11.804 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_55/O
                         net (fo=24, routed)          0.801    12.605    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.124    12.729 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.435    13.164    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_46_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.288 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_23/O
                         net (fo=1, routed)           0.401    13.689    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_23_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    13.813 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8/O
                         net (fo=11, routed)          1.454    15.267    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I2_O)        0.124    15.391 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25_comp_2/O
                         net (fo=40, routed)          1.157    16.548    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_18_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I3_O)        0.124    16.672 f  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.482    17.154    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124    17.278 f  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_16/O
                         net (fo=1, routed)           0.423    17.701    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I4_O)        0.124    17.825 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.685    18.511    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DIC0
    SLICE_X50Y0          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.453    14.794    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X50Y0          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X50Y0          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.858    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -18.511    
  -------------------------------------------------------------------
                         slack                                 -3.653    

Slack (VIOLATED) :        -3.638ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.402ns  (logic 2.320ns (17.311%)  route 11.082ns (82.689%))
  Logic Levels:           13  (LUT2=1 LUT4=2 LUT5=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.572     5.093    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X51Y2          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     5.549 r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/Q
                         net (fo=20, routed)          0.926     6.475    U_CPU_Core/U_DP/U_PC/Q[0]_repN
    SLICE_X51Y0          LUT5 (Prop_lut5_I0_O)        0.124     6.599 r  U_CPU_Core/U_DP/U_PC/g0_b15/O
                         net (fo=75, routed)          1.204     7.803    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/ADDRB0
    SLICE_X52Y1          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.955 f  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB/O
                         net (fo=8, routed)           1.023     8.978    U_CPU_Core/U_DP/U_PC/rdata20[26]
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.348     9.326 f  U_CPU_Core/U_DP/U_PC/i__carry__2_i_14/O
                         net (fo=2, routed)           0.826    10.151    U_CPU_Core/U_DP/U_PC/w_ALUSrcMuxOut[26]
    SLICE_X45Y3          LUT4 (Prop_lut4_I3_O)        0.124    10.275 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_97/O
                         net (fo=1, routed)           0.799    11.075    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_97_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.199 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_comp/O
                         net (fo=5, routed)           0.481    11.680    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_n_0
    SLICE_X45Y5          LUT2 (Prop_lut2_I1_O)        0.124    11.804 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_55/O
                         net (fo=24, routed)          0.801    12.605    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.124    12.729 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.435    13.164    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_46_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.288 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_23/O
                         net (fo=1, routed)           0.401    13.689    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_23_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    13.813 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8/O
                         net (fo=11, routed)          1.454    15.267    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I2_O)        0.124    15.391 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25_comp_2/O
                         net (fo=40, routed)          1.157    16.548    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_18_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I3_O)        0.124    16.672 f  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.482    17.154    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124    17.278 f  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_16/O
                         net (fo=1, routed)           0.423    17.701    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I4_O)        0.124    17.825 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.670    18.495    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_0_5/DIC0
    SLICE_X50Y4          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.452    14.793    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y4          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X50Y4          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.857    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -18.495    
  -------------------------------------------------------------------
                         slack                                 -3.638    

Slack (VIOLATED) :        -3.613ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.311ns  (logic 2.320ns (17.429%)  route 10.991ns (82.571%))
  Logic Levels:           13  (LUT2=1 LUT4=2 LUT5=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.572     5.093    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X51Y2          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     5.549 r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/Q
                         net (fo=20, routed)          0.926     6.475    U_CPU_Core/U_DP/U_PC/Q[0]_repN
    SLICE_X51Y0          LUT5 (Prop_lut5_I0_O)        0.124     6.599 r  U_CPU_Core/U_DP/U_PC/g0_b15/O
                         net (fo=75, routed)          1.204     7.803    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/ADDRB0
    SLICE_X52Y1          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.955 f  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB/O
                         net (fo=8, routed)           1.023     8.978    U_CPU_Core/U_DP/U_PC/rdata20[26]
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.348     9.326 f  U_CPU_Core/U_DP/U_PC/i__carry__2_i_14/O
                         net (fo=2, routed)           0.826    10.151    U_CPU_Core/U_DP/U_PC/w_ALUSrcMuxOut[26]
    SLICE_X45Y3          LUT4 (Prop_lut4_I3_O)        0.124    10.275 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_97/O
                         net (fo=1, routed)           0.799    11.075    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_97_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.199 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_comp/O
                         net (fo=5, routed)           0.481    11.680    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_n_0
    SLICE_X45Y5          LUT2 (Prop_lut2_I1_O)        0.124    11.804 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_55/O
                         net (fo=24, routed)          0.801    12.605    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.124    12.729 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.435    13.164    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_46_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.288 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_23/O
                         net (fo=1, routed)           0.401    13.689    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_23_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    13.813 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8/O
                         net (fo=11, routed)          1.454    15.267    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I2_O)        0.124    15.391 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25_comp_2/O
                         net (fo=40, routed)          1.177    16.568    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_18_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    16.692 f  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_22/O
                         net (fo=1, routed)           0.495    17.187    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_22_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I1_O)        0.124    17.311 f  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_12/O
                         net (fo=1, routed)           0.439    17.750    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_12_n_0
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.124    17.874 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.530    18.404    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DIB1
    SLICE_X54Y1          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.453    14.794    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X54Y1          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X54Y1          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.791    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -18.404    
  -------------------------------------------------------------------
                         slack                                 -3.613    

Slack (VIOLATED) :        -3.597ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.277ns  (logic 2.320ns (17.473%)  route 10.957ns (82.527%))
  Logic Levels:           13  (LUT2=1 LUT4=2 LUT5=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.572     5.093    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X51Y2          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     5.549 r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/Q
                         net (fo=20, routed)          0.926     6.475    U_CPU_Core/U_DP/U_PC/Q[0]_repN
    SLICE_X51Y0          LUT5 (Prop_lut5_I0_O)        0.124     6.599 r  U_CPU_Core/U_DP/U_PC/g0_b15/O
                         net (fo=75, routed)          1.204     7.803    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/ADDRB0
    SLICE_X52Y1          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.955 f  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB/O
                         net (fo=8, routed)           1.023     8.978    U_CPU_Core/U_DP/U_PC/rdata20[26]
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.348     9.326 f  U_CPU_Core/U_DP/U_PC/i__carry__2_i_14/O
                         net (fo=2, routed)           0.826    10.151    U_CPU_Core/U_DP/U_PC/w_ALUSrcMuxOut[26]
    SLICE_X45Y3          LUT4 (Prop_lut4_I3_O)        0.124    10.275 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_97/O
                         net (fo=1, routed)           0.799    11.075    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_97_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.199 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_comp/O
                         net (fo=5, routed)           0.481    11.680    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_n_0
    SLICE_X45Y5          LUT2 (Prop_lut2_I1_O)        0.124    11.804 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_55/O
                         net (fo=24, routed)          0.801    12.605    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.124    12.729 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.435    13.164    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_46_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.288 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_23/O
                         net (fo=1, routed)           0.401    13.689    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_23_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    13.813 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8/O
                         net (fo=11, routed)          1.454    15.267    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I2_O)        0.124    15.391 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25_comp_2/O
                         net (fo=40, routed)          1.339    16.729    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_18_0
    SLICE_X57Y0          LUT5 (Prop_lut5_I1_O)        0.124    16.853 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.291    17.144    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_21_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I5_O)        0.124    17.268 f  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.332    17.600    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_9_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I5_O)        0.124    17.724 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.647    18.371    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_0_5/DIA1
    SLICE_X50Y4          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.452    14.793    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y4          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X50Y4          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.774    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                         -18.371    
  -------------------------------------------------------------------
                         slack                                 -3.597    

Slack (VIOLATED) :        -3.594ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.373ns  (logic 2.320ns (17.349%)  route 11.053ns (82.651%))
  Logic Levels:           13  (LUT2=1 LUT4=2 LUT5=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.572     5.093    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X51Y2          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     5.549 r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/Q
                         net (fo=20, routed)          0.926     6.475    U_CPU_Core/U_DP/U_PC/Q[0]_repN
    SLICE_X51Y0          LUT5 (Prop_lut5_I0_O)        0.124     6.599 r  U_CPU_Core/U_DP/U_PC/g0_b15/O
                         net (fo=75, routed)          1.204     7.803    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/ADDRB0
    SLICE_X52Y1          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.955 f  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB/O
                         net (fo=8, routed)           1.023     8.978    U_CPU_Core/U_DP/U_PC/rdata20[26]
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.348     9.326 f  U_CPU_Core/U_DP/U_PC/i__carry__2_i_14/O
                         net (fo=2, routed)           0.826    10.151    U_CPU_Core/U_DP/U_PC/w_ALUSrcMuxOut[26]
    SLICE_X45Y3          LUT4 (Prop_lut4_I3_O)        0.124    10.275 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_97/O
                         net (fo=1, routed)           0.799    11.075    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_97_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.199 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_comp/O
                         net (fo=5, routed)           0.481    11.680    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_n_0
    SLICE_X45Y5          LUT2 (Prop_lut2_I1_O)        0.124    11.804 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_55/O
                         net (fo=24, routed)          0.801    12.605    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_49_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.124    12.729 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.435    13.164    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_46_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.288 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_23/O
                         net (fo=1, routed)           0.401    13.689    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_23_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    13.813 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8/O
                         net (fo=11, routed)          1.454    15.267    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I2_O)        0.124    15.391 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25_comp_2/O
                         net (fo=40, routed)          1.226    16.617    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_18_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I3_O)        0.124    16.741 f  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_23/O
                         net (fo=1, routed)           0.446    17.187    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_23_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I1_O)        0.124    17.311 f  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_10/O
                         net (fo=1, routed)           0.338    17.649    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_10_n_0
    SLICE_X55Y3          LUT5 (Prop_lut5_I4_O)        0.124    17.773 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.693    18.466    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/DIA0
    SLICE_X52Y2          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.453    14.794    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X52Y2          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X52Y2          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.872    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -18.466    
  -------------------------------------------------------------------
                         slack                                 -3.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.209ns (32.008%)  route 0.444ns (67.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.567     1.450    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X54Y2          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/Q
                         net (fo=1, routed)           0.114     1.729    U_CPU_Core/U_DP/U_PC/Q[0]_repN_1
    SLICE_X54Y2          LUT5 (Prop_lut5_I0_O)        0.045     1.774 r  U_CPU_Core/U_DP/U_PC/g0_b4/O
                         net (fo=97, routed)          0.330     2.103    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/ADDRD0
    SLICE_X52Y3          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.837     1.964    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y3          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.478     1.486    
    SLICE_X52Y3          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.796    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.209ns (32.008%)  route 0.444ns (67.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.567     1.450    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X54Y2          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/Q
                         net (fo=1, routed)           0.114     1.729    U_CPU_Core/U_DP/U_PC/Q[0]_repN_1
    SLICE_X54Y2          LUT5 (Prop_lut5_I0_O)        0.045     1.774 r  U_CPU_Core/U_DP/U_PC/g0_b4/O
                         net (fo=97, routed)          0.330     2.103    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/ADDRD0
    SLICE_X52Y3          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.837     1.964    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y3          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.478     1.486    
    SLICE_X52Y3          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.796    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.209ns (32.008%)  route 0.444ns (67.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.567     1.450    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X54Y2          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/Q
                         net (fo=1, routed)           0.114     1.729    U_CPU_Core/U_DP/U_PC/Q[0]_repN_1
    SLICE_X54Y2          LUT5 (Prop_lut5_I0_O)        0.045     1.774 r  U_CPU_Core/U_DP/U_PC/g0_b4/O
                         net (fo=97, routed)          0.330     2.103    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/ADDRD0
    SLICE_X52Y3          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.837     1.964    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y3          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.478     1.486    
    SLICE_X52Y3          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.796    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.209ns (32.008%)  route 0.444ns (67.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.567     1.450    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X54Y2          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/Q
                         net (fo=1, routed)           0.114     1.729    U_CPU_Core/U_DP/U_PC/Q[0]_repN_1
    SLICE_X54Y2          LUT5 (Prop_lut5_I0_O)        0.045     1.774 r  U_CPU_Core/U_DP/U_PC/g0_b4/O
                         net (fo=97, routed)          0.330     2.103    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/ADDRD0
    SLICE_X52Y3          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.837     1.964    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y3          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.478     1.486    
    SLICE_X52Y3          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.796    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.209ns (32.008%)  route 0.444ns (67.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.567     1.450    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X54Y2          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/Q
                         net (fo=1, routed)           0.114     1.729    U_CPU_Core/U_DP/U_PC/Q[0]_repN_1
    SLICE_X54Y2          LUT5 (Prop_lut5_I0_O)        0.045     1.774 r  U_CPU_Core/U_DP/U_PC/g0_b4/O
                         net (fo=97, routed)          0.330     2.103    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/ADDRD0
    SLICE_X52Y3          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.837     1.964    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y3          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.478     1.486    
    SLICE_X52Y3          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.796    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.209ns (32.008%)  route 0.444ns (67.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.567     1.450    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X54Y2          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/Q
                         net (fo=1, routed)           0.114     1.729    U_CPU_Core/U_DP/U_PC/Q[0]_repN_1
    SLICE_X54Y2          LUT5 (Prop_lut5_I0_O)        0.045     1.774 r  U_CPU_Core/U_DP/U_PC/g0_b4/O
                         net (fo=97, routed)          0.330     2.103    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/ADDRD0
    SLICE_X52Y3          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.837     1.964    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y3          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.478     1.486    
    SLICE_X52Y3          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.796    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.209ns (32.008%)  route 0.444ns (67.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.567     1.450    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X54Y2          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/Q
                         net (fo=1, routed)           0.114     1.729    U_CPU_Core/U_DP/U_PC/Q[0]_repN_1
    SLICE_X54Y2          LUT5 (Prop_lut5_I0_O)        0.045     1.774 r  U_CPU_Core/U_DP/U_PC/g0_b4/O
                         net (fo=97, routed)          0.330     2.103    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/ADDRD0
    SLICE_X52Y3          RAMS32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.837     1.964    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y3          RAMS32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMD/CLK
                         clock pessimism             -0.478     1.486    
    SLICE_X52Y3          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.796    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.209ns (32.008%)  route 0.444ns (67.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.567     1.450    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X54Y2          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/Q
                         net (fo=1, routed)           0.114     1.729    U_CPU_Core/U_DP/U_PC/Q[0]_repN_1
    SLICE_X54Y2          LUT5 (Prop_lut5_I0_O)        0.045     1.774 r  U_CPU_Core/U_DP/U_PC/g0_b4/O
                         net (fo=97, routed)          0.330     2.103    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/ADDRD0
    SLICE_X52Y3          RAMS32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.837     1.964    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y3          RAMS32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMD_D1/CLK
                         clock pessimism             -0.478     1.486    
    SLICE_X52Y3          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.796    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.022%)  route 0.487ns (69.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.567     1.450    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X54Y2          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/Q
                         net (fo=1, routed)           0.114     1.729    U_CPU_Core/U_DP/U_PC/Q[0]_repN_1
    SLICE_X54Y2          LUT5 (Prop_lut5_I0_O)        0.045     1.774 r  U_CPU_Core/U_DP/U_PC/g0_b4/O
                         net (fo=97, routed)          0.373     2.146    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/ADDRD0
    SLICE_X50Y3          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.837     1.964    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X50Y3          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.478     1.486    
    SLICE_X50Y3          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.796    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.022%)  route 0.487ns (69.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.567     1.450    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X54Y2          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_CPU_Core/U_DP/U_PC/q_reg[2]_replica_1/Q
                         net (fo=1, routed)           0.114     1.729    U_CPU_Core/U_DP/U_PC/Q[0]_repN_1
    SLICE_X54Y2          LUT5 (Prop_lut5_I0_O)        0.045     1.774 r  U_CPU_Core/U_DP/U_PC/g0_b4/O
                         net (fo=97, routed)          0.373     2.146    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/ADDRD0
    SLICE_X50Y3          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.837     1.964    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X50Y3          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.478     1.486    
    SLICE_X50Y3          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.796    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y9    U_GPO/ODR_reg[17]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X50Y11   U_GPO/ODR_reg[18]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X51Y11   U_GPO/ODR_reg[19]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X48Y9    U_GPO/ODR_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X48Y9    U_GPO/ODR_reg[1]_lopt_replica/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X48Y11   U_GPO/ODR_reg[20]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X48Y11   U_GPO/ODR_reg[21]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X50Y11   U_GPO/ODR_reg[22]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X48Y12   U_GPO/ODR_reg[23]/C
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y1    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y1    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y0    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y0    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y0    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y0    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y0    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y0    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y0    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y0    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y9    U_RAM/ram_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y9    U_RAM/ram_reg_0_63_14_14/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y9    U_RAM/ram_reg_0_63_15_15/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y9    U_RAM/ram_reg_0_63_16_16/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y11   U_RAM/ram_reg_0_63_20_20/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y11   U_RAM/ram_reg_0_63_21_21/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y11   U_RAM/ram_reg_0_63_22_22/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y11   U_RAM/ram_reg_0_63_23_23/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y10   U_RAM/ram_reg_0_63_31_31/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y10   U_RAM/ram_reg_0_63_3_3/SP/CLK



