============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 15 2025  02:31:11 pm
  Module:                 riscv_core
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                        Type                Fanout Load Slew Delay Arrival   
                                   (Domain)                    (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------
(clock clk)              launch                                                      0 R 
(fp.sdc_line_33_160_1)   ext delay                                        +500     500 F 
debug_req_i              in port                            10 50.7    0    +0     500 F 
g241670/I                                                                   +0     500   
g241670/ZN               CKND18BWP16P90LVT(timing)           3  7.1    3    +4     504 R 
g240131/A1                                                                  +0     504   
g240131/ZN               AOI21SKPD8BWP16P90LVT(timing)       1  5.2   29   +13     517 F 
g239930/A1                                                                  +0     517   
g239930/ZN               ND2OPTPBD8BWP16P90LVT(timing)       3  6.3   13   +10     527 R 
g239838/A1                                                                  +0     527   
g239838/ZN               CKND2D4BWP16P90LVT(timing)          3  7.6   28   +16     543 F 
g238876/S                                                                   +0     543   
g238876/ZN               MUX2ND8BWP16P90LVT(timing)         32 33.5   22   +53     596 F 
g238833/A1                                                                  +0     596   
g238833/ZN               AOI22SKPD1BWP16P90LVT(timing)       1  2.3   40   +22     618 R 
g238712/A1                                                                  +0     618   
g238712/ZN               ND4SKND3BWP16P90LVT(timing)         2  1.6   24   +22     640 F 
instr_addr_o[5]          interconnect                                 24    +0     640 F 
                         out port                                           +0     640 F 
(fp.sdc_line_36_586_1)   ext delay                                        +500    1140 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                   560 R 
-----------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    -580ps (TIMING VIOLATION)
Start-point  : debug_req_i
End-point    : instr_addr_o[5]

