module top
#(parameter param187 = (~&(^~((((8'ha5) & (8'hbf)) ? ((8'hb0) ^~ (8'h9c)) : (-(8'hb7))) && (~^((8'had) & (8'haf)))))))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h2f8):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h8):(1'h0)] wire4;
  input wire signed [(5'h12):(1'h0)] wire3;
  input wire signed [(4'hb):(1'h0)] wire2;
  input wire [(4'hd):(1'h0)] wire1;
  input wire signed [(2'h2):(1'h0)] wire0;
  wire signed [(4'hd):(1'h0)] wire173;
  wire [(3'h6):(1'h0)] wire172;
  wire signed [(2'h3):(1'h0)] wire171;
  wire signed [(2'h3):(1'h0)] wire170;
  wire signed [(5'h13):(1'h0)] wire141;
  wire [(3'h7):(1'h0)] wire140;
  wire signed [(2'h3):(1'h0)] wire138;
  wire signed [(4'h8):(1'h0)] wire9;
  wire signed [(5'h12):(1'h0)] wire8;
  wire [(5'h12):(1'h0)] wire7;
  wire [(4'hd):(1'h0)] wire6;
  wire [(5'h12):(1'h0)] wire5;
  reg [(3'h7):(1'h0)] reg186 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg185 = (1'h0);
  reg [(4'hc):(1'h0)] reg184 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg183 = (1'h0);
  reg [(4'hb):(1'h0)] reg182 = (1'h0);
  reg [(4'hf):(1'h0)] reg181 = (1'h0);
  reg [(2'h3):(1'h0)] reg180 = (1'h0);
  reg [(2'h2):(1'h0)] reg179 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg178 = (1'h0);
  reg [(5'h15):(1'h0)] reg177 = (1'h0);
  reg [(4'hb):(1'h0)] reg176 = (1'h0);
  reg [(2'h2):(1'h0)] reg175 = (1'h0);
  reg [(4'h9):(1'h0)] reg174 = (1'h0);
  reg [(5'h14):(1'h0)] reg169 = (1'h0);
  reg [(5'h12):(1'h0)] reg168 = (1'h0);
  reg [(4'h8):(1'h0)] reg167 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg166 = (1'h0);
  reg [(5'h15):(1'h0)] reg165 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg164 = (1'h0);
  reg [(5'h12):(1'h0)] reg163 = (1'h0);
  reg [(5'h14):(1'h0)] reg162 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg161 = (1'h0);
  reg [(4'hd):(1'h0)] reg160 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg159 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg158 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg157 = (1'h0);
  reg [(4'he):(1'h0)] reg156 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg155 = (1'h0);
  reg [(5'h13):(1'h0)] reg154 = (1'h0);
  reg [(2'h3):(1'h0)] reg153 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg152 = (1'h0);
  reg [(3'h5):(1'h0)] reg151 = (1'h0);
  reg [(5'h11):(1'h0)] reg150 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg149 = (1'h0);
  reg [(3'h6):(1'h0)] reg148 = (1'h0);
  reg [(4'h8):(1'h0)] reg147 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg146 = (1'h0);
  reg [(5'h15):(1'h0)] reg145 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg144 = (1'h0);
  reg [(5'h15):(1'h0)] reg143 = (1'h0);
  reg [(5'h12):(1'h0)] reg142 = (1'h0);
  reg [(5'h15):(1'h0)] reg20 = (1'h0);
  reg [(4'h8):(1'h0)] reg19 = (1'h0);
  reg [(4'h9):(1'h0)] reg18 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg17 = (1'h0);
  reg [(3'h4):(1'h0)] reg16 = (1'h0);
  reg [(5'h15):(1'h0)] reg15 = (1'h0);
  reg [(5'h10):(1'h0)] reg14 = (1'h0);
  reg [(4'hb):(1'h0)] reg13 = (1'h0);
  reg [(4'ha):(1'h0)] reg12 = (1'h0);
  reg [(3'h6):(1'h0)] reg11 = (1'h0);
  reg [(3'h4):(1'h0)] reg10 = (1'h0);
  assign y = {wire173,
                 wire172,
                 wire171,
                 wire170,
                 wire141,
                 wire140,
                 wire138,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 reg186,
                 reg185,
                 reg184,
                 reg183,
                 reg182,
                 reg181,
                 reg180,
                 reg179,
                 reg178,
                 reg177,
                 reg176,
                 reg175,
                 reg174,
                 reg169,
                 reg168,
                 reg167,
                 reg166,
                 reg165,
                 reg164,
                 reg163,
                 reg162,
                 reg161,
                 reg160,
                 reg159,
                 reg158,
                 reg157,
                 reg156,
                 reg155,
                 reg154,
                 reg153,
                 reg152,
                 reg151,
                 reg150,
                 reg149,
                 reg148,
                 reg147,
                 reg146,
                 reg145,
                 reg144,
                 reg143,
                 reg142,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 (1'h0)};
  assign wire5 = (!(^wire4[(1'h0):(1'h0)]));
  assign wire6 = (|wire4[(2'h2):(1'h0)]);
  assign wire7 = {wire3, wire1};
  assign wire8 = (^wire7[(5'h10):(4'hd)]);
  assign wire9 = (-((!wire3) ?
                     ((~wire8) ?
                         ((wire6 * wire3) ?
                             $signed(wire4) : {wire4,
                                 wire3}) : wire2) : ((wire0[(1'h1):(1'h1)] ^~ (wire8 ?
                             wire5 : wire3)) ?
                         ($signed(wire4) == (wire0 < wire5)) : (wire2[(3'h4):(1'h1)] ?
                             (|wire7) : (wire1 ? (8'h9d) : wire0)))));
  always
    @(posedge clk) begin
      reg10 <= wire0[(1'h1):(1'h1)];
      if (wire1)
        begin
          reg11 <= $unsigned(wire6[(3'h5):(2'h2)]);
          if (wire9[(3'h4):(1'h1)])
            begin
              reg12 <= (reg10[(1'h1):(1'h1)] ^~ $unsigned((!wire3)));
              reg13 <= (($signed($unsigned($unsigned(wire5))) ?
                      (~&(~&$unsigned((8'hb3)))) : {({wire4,
                              wire7} - wire0[(1'h0):(1'h0)]),
                          $signed((&wire2))}) ?
                  wire6 : wire7[(3'h6):(2'h2)]);
              reg14 <= $signed((((wire0[(2'h2):(1'h0)] << {wire9}) ?
                      {{wire9, wire4}} : (8'hb7)) ?
                  $unsigned((reg13 ?
                      (wire4 ?
                          (8'hbc) : wire3) : reg11[(1'h0):(1'h0)])) : $unsigned($unsigned((~wire6)))));
              reg15 <= wire5;
              reg16 <= {(wire0[(1'h0):(1'h0)] ?
                      ($signed((8'ha2)) == (((8'hbb) || wire6) >>> $unsigned(reg12))) : $unsigned($unsigned($unsigned(wire9))))};
            end
          else
            begin
              reg12 <= $signed($signed((^$signed($unsigned(wire3)))));
            end
          reg17 <= reg16;
          reg18 <= ({wire0[(2'h2):(2'h2)],
                  (~|($signed(wire9) & $unsigned(wire8)))} ?
              wire9 : $unsigned((-(wire8 - wire3[(4'he):(4'h8)]))));
        end
      else
        begin
          reg11 <= $signed((8'hab));
          reg12 <= (&wire2[(4'h8):(1'h0)]);
          if ({$signed(wire3[(4'hb):(3'h6)]), reg18})
            begin
              reg13 <= wire2;
              reg14 <= $unsigned((|(($unsigned(wire0) ?
                  (-reg18) : (-reg10)) > (reg10 != ((8'h9d) > wire4)))));
              reg15 <= reg14[(1'h1):(1'h0)];
              reg16 <= ((((~wire3) - (((8'hbf) ?
                      (8'h9e) : reg18) >= (&wire5))) ~^ (reg17[(3'h7):(3'h6)] <= $signed(reg14[(4'h8):(4'h8)]))) ?
                  {wire5} : $signed(wire0));
              reg17 <= (^~({($unsigned(reg15) ?
                          wire9 : (wire8 ? reg10 : reg14))} ?
                  (&((wire2 ^ (8'hbd)) ?
                      $signed(reg13) : {wire8,
                          reg16})) : wire1[(1'h1):(1'h1)]));
            end
          else
            begin
              reg13 <= (^~(^~$unsigned((-wire2[(3'h5):(2'h2)]))));
            end
          reg18 <= (~|{$signed(((reg17 == (8'hbf)) ^~ (!(8'haa))))});
          reg19 <= $signed({wire1[(3'h5):(2'h3)]});
        end
      reg20 <= wire3;
    end
  module21 #() modinst139 (.wire22(reg15), .clk(clk), .wire24(reg10), .wire23(wire8), .y(wire138), .wire25(wire5));
  assign wire140 = $signed(($unsigned(wire3[(1'h1):(1'h0)]) ?
                       {$unsigned((wire2 >= wire1))} : (wire8[(1'h0):(1'h0)] & wire138[(1'h1):(1'h1)])));
  assign wire141 = $signed({$unsigned(wire3[(2'h2):(2'h2)])});
  always
    @(posedge clk) begin
      reg142 <= $unsigned(((((reg16 ? reg12 : wire4) | reg18) ?
              $unsigned($unsigned(wire138)) : (reg11 ?
                  $unsigned(reg16) : ((8'hb1) < (8'haa)))) ?
          (!$unsigned(reg13)) : reg20));
      if (wire6[(4'hb):(3'h4)])
        begin
          reg143 <= reg16[(1'h1):(1'h1)];
          reg144 <= reg11[(2'h2):(1'h0)];
        end
      else
        begin
          if ($unsigned((~&wire2)))
            begin
              reg143 <= $signed(wire3[(2'h2):(2'h2)]);
              reg144 <= wire0[(1'h1):(1'h1)];
              reg145 <= ($signed(($signed((+reg18)) ?
                      {(wire3 >>> reg14), (~&wire2)} : (&(+(7'h44))))) ?
                  $signed(wire6) : $signed(wire1[(4'hb):(3'h5)]));
              reg146 <= wire0;
              reg147 <= (-($unsigned($signed(reg15[(4'he):(3'h5)])) ?
                  (reg143 == $unsigned({(8'ha7)})) : $signed((&$signed(reg17)))));
            end
          else
            begin
              reg143 <= ($signed(($unsigned(reg14) ?
                  ((reg145 ? wire141 : reg145) ?
                      reg11 : (reg19 ? reg146 : reg17)) : ($signed(reg144) ?
                      (+wire2) : (~reg145)))) ^ $unsigned((|(-reg18))));
              reg144 <= $unsigned(wire141[(3'h7):(2'h3)]);
              reg145 <= {(-wire140[(3'h4):(1'h0)])};
              reg146 <= ($signed((($unsigned(reg10) ^~ reg20[(4'hb):(1'h1)]) ?
                  ($signed(reg12) ?
                      $unsigned(wire7) : reg16) : $unsigned((wire0 <= reg142)))) ^ ((reg146 ?
                      (+wire4[(2'h2):(2'h2)]) : (&reg12)) ?
                  $unsigned(reg10[(2'h3):(2'h3)]) : {wire138[(1'h1):(1'h0)]}));
              reg147 <= {(((!(-wire7)) ? $signed(reg143) : (~&reg145)) ?
                      (($unsigned(reg146) ? (~reg20) : {(8'hbf), (8'haf)}) ?
                          ({wire3, (8'hb4)} ?
                              $signed((8'hae)) : $signed(reg143)) : $unsigned($unsigned(reg142))) : reg11)};
            end
          if (wire5[(3'h4):(2'h3)])
            begin
              reg148 <= wire6;
              reg149 <= (($unsigned($unsigned(wire5[(2'h2):(1'h0)])) ?
                      reg146 : (wire2[(4'hb):(4'h9)] >>> reg148)) ?
                  ({(reg145[(4'he):(4'hc)] * (-(8'hb2)))} || {reg10,
                      (8'haa)}) : $unsigned((8'hb1)));
            end
          else
            begin
              reg148 <= $unsigned({reg142, reg145});
              reg149 <= (($signed({wire9}) == wire140[(3'h6):(2'h3)]) ?
                  reg15 : (!(~&({wire4, reg11} - wire0))));
              reg150 <= ($unsigned((^(^(~&wire0)))) <<< wire4[(3'h6):(3'h5)]);
              reg151 <= ((reg18[(2'h3):(1'h0)] < $unsigned(reg19)) ?
                  reg142[(4'hf):(4'hd)] : reg149);
              reg152 <= ((&wire138[(1'h0):(1'h0)]) ?
                  {(reg11 != {wire0}),
                      reg19} : $signed(((8'hb8) | (|$unsigned(reg145)))));
            end
        end
      reg153 <= ($unsigned((-reg20)) ^~ reg18);
      reg154 <= $signed(reg151[(1'h1):(1'h0)]);
      reg155 <= (({reg143[(1'h1):(1'h1)], $unsigned((reg153 ? wire1 : wire6))} ?
          wire2[(3'h7):(1'h0)] : (^~reg142)) > (8'ha2));
    end
  always
    @(posedge clk) begin
      reg156 <= (reg146 & reg16[(1'h0):(1'h0)]);
      reg157 <= ((({(~|reg155)} ?
              reg14[(4'he):(4'he)] : $signed((reg152 <= reg18))) || $signed($signed({reg15,
              reg16}))) ?
          ((wire5[(5'h11):(4'ha)] ?
                  {(wire4 ? wire8 : (8'ha9)), reg14} : reg156) ?
              {wire5[(2'h3):(1'h1)]} : $unsigned(reg156)) : $unsigned(($signed($signed((8'h9d))) ?
              wire0 : $signed(wire6[(1'h0):(1'h0)]))));
      if ($signed((|((|$signed(reg19)) ?
          reg156[(3'h4):(2'h2)] : (~&$signed((8'h9f)))))))
        begin
          reg158 <= (reg10 ? $unsigned(reg143) : (^reg20[(2'h3):(1'h1)]));
          reg159 <= $signed(reg142);
        end
      else
        begin
          reg158 <= reg144;
          reg159 <= reg17;
          if ({(wire6 <= reg10[(1'h1):(1'h1)])})
            begin
              reg160 <= $unsigned($unsigned(reg151[(1'h0):(1'h0)]));
              reg161 <= {$unsigned(reg152[(3'h5):(3'h5)])};
              reg162 <= $unsigned($signed((reg160[(3'h5):(1'h0)] != $signed($unsigned((8'hae))))));
            end
          else
            begin
              reg160 <= (($signed((-reg153)) ?
                      $signed($signed((-reg20))) : ($signed($signed(reg143)) ?
                          reg161 : (8'hae))) ?
                  wire2[(3'h5):(3'h4)] : (~$unsigned($signed((~&reg150)))));
              reg161 <= reg10[(1'h0):(1'h0)];
              reg162 <= $unsigned(reg155);
            end
        end
      reg163 <= (reg144 ~^ (8'hb4));
    end
  always
    @(posedge clk) begin
      if ((({(8'ha1)} ?
          $unsigned((reg148 ?
              (7'h43) : reg20)) : $signed($signed(wire140))) <= $signed(($signed((wire1 ?
          reg10 : wire138)) <<< $unsigned($signed(reg15))))))
        begin
          reg164 <= reg154[(1'h1):(1'h0)];
          reg165 <= $signed(wire141);
          reg166 <= (($signed({$unsigned(reg10), (&reg156)}) ?
              $signed(reg157[(3'h6):(3'h4)]) : (!((~&wire3) ?
                  (wire5 ?
                      wire141 : reg15) : (reg147 || wire6)))) != ({(!$unsigned(reg148))} <= ((((8'hb9) ?
                  reg160 : reg143) ?
              (reg13 & reg149) : $signed(reg147)) < reg16)));
          reg167 <= (8'hb7);
        end
      else
        begin
          reg164 <= {(reg149[(1'h0):(1'h0)] * $unsigned(reg143[(3'h6):(3'h5)])),
              reg143};
          reg165 <= $signed((wire5 ~^ (reg143 ?
              $signed((-reg15)) : wire5[(3'h5):(3'h5)])));
          reg166 <= $unsigned($unsigned($unsigned($signed($unsigned(reg17)))));
          reg167 <= (($unsigned(((reg146 << reg151) <= (!reg149))) <= (~&({reg153} <= wire6))) ?
              reg148[(3'h5):(2'h2)] : ({($unsigned(reg165) & (&wire9)),
                  reg155} + ((reg160 ?
                  $signed(reg164) : wire8[(4'he):(2'h2)]) <<< (~(~reg146)))));
          reg168 <= (reg148[(3'h4):(1'h0)] <= (~|{reg15[(4'hc):(4'hb)],
              ($signed(reg142) ?
                  wire138[(2'h3):(2'h3)] : reg142[(1'h1):(1'h0)])}));
        end
      reg169 <= (!$signed(reg14[(3'h4):(2'h3)]));
    end
  assign wire170 = ((reg17[(3'h7):(3'h4)] ?
                           wire9 : ((^(reg159 && wire8)) ?
                               $signed($unsigned(wire140)) : ((reg16 - reg156) >= (~wire9)))) ?
                       $signed((reg168[(4'hb):(1'h1)] * (8'haf))) : (8'ha9));
  assign wire171 = wire8;
  assign wire172 = (reg19[(4'h8):(3'h4)] & reg150[(2'h3):(1'h1)]);
  assign wire173 = ((~|{$signed($unsigned(reg160))}) ?
                       {wire2[(2'h2):(2'h2)]} : wire171[(2'h2):(1'h0)]);
  always
    @(posedge clk) begin
      reg174 <= reg14;
      if ((~|((+(reg155 ? (reg146 <<< reg151) : $unsigned(wire2))) ?
          (&reg149[(2'h3):(1'h1)]) : {$signed($unsigned(wire4)),
              $signed(((8'haa) == wire8))})))
        begin
          if ($unsigned(wire171))
            begin
              reg175 <= (^reg159);
              reg176 <= (wire141 ?
                  reg153 : $unsigned({((reg166 ? wire9 : reg162) || (reg174 ?
                          wire138 : reg157))}));
              reg177 <= $signed(((^({(7'h40)} & $unsigned((8'ha2)))) * (reg161 - (reg150[(1'h1):(1'h0)] ?
                  $unsigned(reg14) : $unsigned(reg166)))));
            end
          else
            begin
              reg175 <= wire0;
              reg176 <= reg158;
              reg177 <= (reg19[(3'h5):(1'h0)] ?
                  $unsigned(wire141[(3'h5):(2'h3)]) : $unsigned($signed(($unsigned(wire3) <<< reg160[(2'h2):(2'h2)]))));
              reg178 <= (-(7'h42));
              reg179 <= $unsigned((($unsigned({reg14}) ?
                      reg20[(4'ha):(2'h3)] : $signed((8'hba))) ?
                  ((8'ha0) ?
                      $signed((&reg177)) : (reg20[(2'h2):(1'h0)] == $signed(reg175))) : $signed(reg13[(1'h1):(1'h1)])));
            end
          if (reg144)
            begin
              reg180 <= reg159;
              reg181 <= {(-((-{reg147, (8'had)}) >= wire170)), $signed(reg18)};
              reg182 <= (~|wire4[(2'h2):(1'h1)]);
              reg183 <= $unsigned($unsigned((reg150 ?
                  (|(reg147 & wire173)) : reg15[(2'h2):(1'h0)])));
            end
          else
            begin
              reg180 <= (({(!((8'hb4) << reg151))} ?
                  (reg11 ?
                      (-reg15) : reg179) : ($signed($signed(reg147)) != reg149)) < ($signed(wire9) ?
                  {$signed(reg153)} : ((-(wire6 ? reg177 : reg20)) ?
                      ($unsigned(reg15) ?
                          (reg157 || reg181) : ((8'hba) ^~ wire170)) : $signed((wire172 ?
                          reg145 : (8'h9c))))));
              reg181 <= ((~|(wire7 <<< (~&$unsigned(reg178)))) ?
                  ((!reg150) ^ wire0) : reg20);
              reg182 <= reg166;
              reg183 <= {reg161};
              reg184 <= {$unsigned(($signed(wire7[(4'ha):(4'h8)]) ?
                      reg182 : ((wire9 == (8'hb9)) ?
                          reg17 : ((8'ha9) != reg167)))),
                  $unsigned($signed(reg161))};
            end
        end
      else
        begin
          reg175 <= $unsigned((reg150 ?
              $signed({wire9, reg16[(2'h3):(1'h0)]}) : ((((8'ha1) != (8'hb9)) ?
                  wire140[(3'h4):(2'h3)] : $unsigned(reg147)) != reg14)));
          reg176 <= {reg143,
              (reg168 || $unsigned({$signed(wire171),
                  wire140[(1'h0):(1'h0)]}))};
          if ((+{$signed(($signed(wire141) << (reg178 != reg148))),
              (&((reg162 ? reg177 : reg153) * (~reg180)))}))
            begin
              reg177 <= wire2[(4'h9):(3'h7)];
              reg178 <= wire7[(2'h2):(1'h0)];
            end
          else
            begin
              reg177 <= ($unsigned($unsigned($unsigned((|reg148)))) ?
                  ($unsigned(reg143) ?
                      $signed(reg149) : reg20[(2'h2):(1'h0)]) : (8'ha0));
              reg178 <= $unsigned((~|$signed((8'hac))));
              reg179 <= wire1;
            end
        end
      reg185 <= $unsigned(reg165[(1'h0):(1'h0)]);
      reg186 <= {($signed((!{reg161})) < reg179[(2'h2):(2'h2)]),
          (&reg145[(4'h8):(3'h6)])};
    end
endmodule

module module21
#(parameter param136 = (((((|(8'ha9)) ? ((8'h9c) ? (8'hac) : (7'h44)) : ((7'h40) >= (8'ha3))) ~^ (((8'h9c) ? (8'haa) : (8'hb6)) || (^~(8'hba)))) ? (~^(-(~&(8'hba)))) : (((8'ha5) == ((8'hbe) <<< (8'hb4))) ? {((7'h42) <<< (8'hb3)), ((8'h9f) >>> (8'ha4))} : ({(8'hba), (8'hbe)} >>> ((8'hb8) ? (8'ha4) : (8'hb8))))) ? ((+(~((7'h43) || (8'hbb)))) ? {(((8'ha4) + (8'hac)) ^ ((8'hab) ? (8'hb2) : (8'hb8)))} : ((((8'ha7) ? (8'hb7) : (8'hbf)) ? ((7'h43) >> (7'h43)) : ((8'hb6) ? (8'hbd) : (8'hb2))) && ((~(8'h9d)) <= (~(8'ha3))))) : ((8'hb4) << (((!(8'ha9)) ? ((7'h40) & (8'hb2)) : ((8'hb1) ? (8'ha4) : (8'haa))) ^ {(&(8'ha8))}))), 
parameter param137 = (^~(param136 + (param136 ? ((param136 ? param136 : param136) <= (param136 < param136)) : {param136}))))
(y, clk, wire25, wire24, wire23, wire22);
  output wire [(32'h97):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h5):(1'h0)] wire25;
  input wire [(3'h4):(1'h0)] wire24;
  input wire [(5'h12):(1'h0)] wire23;
  input wire signed [(5'h15):(1'h0)] wire22;
  wire signed [(5'h12):(1'h0)] wire135;
  wire signed [(5'h14):(1'h0)] wire134;
  wire signed [(4'h9):(1'h0)] wire133;
  wire [(4'hc):(1'h0)] wire131;
  wire signed [(5'h13):(1'h0)] wire100;
  wire [(3'h5):(1'h0)] wire29;
  wire signed [(5'h10):(1'h0)] wire28;
  wire [(5'h15):(1'h0)] wire27;
  wire signed [(4'hc):(1'h0)] wire26;
  reg signed [(5'h12):(1'h0)] reg30 = (1'h0);
  assign y = {wire135,
                 wire134,
                 wire133,
                 wire131,
                 wire100,
                 wire29,
                 wire28,
                 wire27,
                 wire26,
                 reg30,
                 (1'h0)};
  assign wire26 = wire22[(1'h1):(1'h0)];
  assign wire27 = wire22[(3'h4):(1'h0)];
  assign wire28 = ((wire22 <<< wire22) || $signed(wire27));
  assign wire29 = $signed($unsigned(wire28[(3'h6):(1'h0)]));
  always
    @(posedge clk) begin
      reg30 <= wire24;
    end
  module31 #() modinst101 (.wire32(wire22), .wire33(wire27), .y(wire100), .wire35(wire26), .wire34(wire23), .clk(clk));
  module102 #() modinst132 (wire131, clk, reg30, wire28, wire100, wire22, wire29);
  assign wire133 = wire28;
  assign wire134 = $unsigned((((^~$signed(wire131)) == $unsigned(wire29)) ?
                       wire28[(3'h5):(1'h1)] : $signed($signed((wire133 ?
                           (7'h41) : wire24)))));
  assign wire135 = $signed($signed((~|$unsigned(wire131[(3'h6):(3'h4)]))));
endmodule

module module102
#(parameter param130 = ((~^(((|(8'hb2)) == (8'h9e)) ? (((8'h9d) ? (8'hbe) : (8'hac)) ^~ ((8'hb4) ? (8'hb0) : (7'h43))) : (((8'ha3) ? (8'hb8) : (8'ha5)) & (~&(8'ha2))))) ? ((|(((8'hac) ? (8'hb8) : (8'ha6)) ^ ((8'hb1) ^ (7'h42)))) <= {(((8'hb4) ? (8'hac) : (8'hb9)) - (+(8'hac))), (((8'h9c) ? (8'ha5) : (8'ha3)) ? ((8'hb1) ? (8'haa) : (8'h9f)) : (!(8'haf)))}) : (!(^(((8'haf) ? (8'ha8) : (8'hbe)) <<< ((8'h9c) * (8'h9f)))))))
(y, clk, wire107, wire106, wire105, wire104, wire103);
  output wire [(32'hf4):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h12):(1'h0)] wire107;
  input wire signed [(4'he):(1'h0)] wire106;
  input wire [(5'h13):(1'h0)] wire105;
  input wire [(5'h15):(1'h0)] wire104;
  input wire signed [(3'h5):(1'h0)] wire103;
  wire signed [(2'h3):(1'h0)] wire129;
  wire [(2'h3):(1'h0)] wire128;
  wire [(5'h10):(1'h0)] wire127;
  wire [(3'h5):(1'h0)] wire126;
  wire signed [(4'h8):(1'h0)] wire125;
  wire signed [(4'h9):(1'h0)] wire124;
  wire [(4'ha):(1'h0)] wire123;
  wire signed [(4'hc):(1'h0)] wire118;
  wire [(4'hd):(1'h0)] wire117;
  wire signed [(4'hc):(1'h0)] wire116;
  wire signed [(4'h8):(1'h0)] wire115;
  wire signed [(5'h11):(1'h0)] wire114;
  wire signed [(3'h5):(1'h0)] wire113;
  wire [(3'h4):(1'h0)] wire112;
  wire [(4'he):(1'h0)] wire111;
  wire [(4'hf):(1'h0)] wire110;
  wire signed [(4'hb):(1'h0)] wire109;
  wire [(4'hf):(1'h0)] wire108;
  reg signed [(4'hf):(1'h0)] reg122 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg121 = (1'h0);
  reg [(5'h14):(1'h0)] reg120 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg119 = (1'h0);
  assign y = {wire129,
                 wire128,
                 wire127,
                 wire126,
                 wire125,
                 wire124,
                 wire123,
                 wire118,
                 wire117,
                 wire116,
                 wire115,
                 wire114,
                 wire113,
                 wire112,
                 wire111,
                 wire110,
                 wire109,
                 wire108,
                 reg122,
                 reg121,
                 reg120,
                 reg119,
                 (1'h0)};
  assign wire108 = $unsigned((+$signed($signed(((8'hb9) ?
                       wire106 : wire107)))));
  assign wire109 = wire108[(4'hd):(4'hc)];
  assign wire110 = ({$unsigned($signed(((8'ha8) ?
                           (8'ha7) : wire108)))} ~^ (&$unsigned($unsigned(wire105[(4'hd):(3'h6)]))));
  assign wire111 = {wire108[(4'hd):(3'h6)]};
  assign wire112 = (wire109[(2'h3):(2'h3)] ?
                       ((wire110 ?
                           (wire106 ?
                               {wire103} : $signed(wire105)) : {$unsigned(wire110),
                               $signed((8'ha8))}) + (~|$unsigned($unsigned(wire107)))) : ({$unsigned((wire107 ^ wire109)),
                               (wire106[(3'h4):(1'h1)] ?
                                   (-wire107) : (^wire106))} ?
                           (((wire105 ?
                               (8'hb7) : wire110) & (|wire110)) != wire108) : (wire104 && $unsigned(wire106[(1'h1):(1'h0)]))));
  assign wire113 = wire109[(1'h0):(1'h0)];
  assign wire114 = wire107[(4'hc):(2'h2)];
  assign wire115 = wire104[(5'h10):(2'h3)];
  assign wire116 = $unsigned($unsigned(({(wire114 ^~ (8'hae))} ?
                       ((wire105 << (8'haa)) ?
                           (~|wire103) : {wire104, wire107}) : ((wire105 ?
                           wire113 : wire111) && (~^wire110)))));
  assign wire117 = wire114;
  assign wire118 = wire106;
  always
    @(posedge clk) begin
      reg119 <= ((8'hab) ?
          ({wire107,
              wire110} == ($unsigned(wire109) > $unsigned({wire105}))) : ((((wire118 ?
                  wire110 : wire116) == wire114[(3'h5):(3'h5)]) >= wire108[(4'hf):(4'hd)]) ?
              (wire104[(5'h10):(2'h3)] ?
                  wire114 : {(wire114 >>> wire105),
                      ((8'ha6) && wire106)}) : $signed((wire115[(4'h8):(2'h2)] >= $signed(wire105)))));
      reg120 <= ((~^$unsigned(wire110)) ?
          (~&(^~$signed((wire104 >> reg119)))) : ($signed($signed((!wire106))) ?
              (($signed(wire106) >> (-(8'hb7))) ?
                  (~&$unsigned(wire107)) : (8'hb9)) : wire115[(4'h8):(2'h2)]));
      reg121 <= $unsigned(wire109[(1'h0):(1'h0)]);
      reg122 <= {$unsigned($unsigned(($unsigned(wire107) ?
              reg119 : (&reg120)))),
          ($signed(wire115) ? wire118 : (-(-(~|wire111))))};
    end
  assign wire123 = ($signed($signed(((reg120 ?
                           wire103 : wire114) > (wire107 >>> wire113)))) ?
                       {($unsigned(wire107) ?
                               (7'h42) : $unsigned((wire116 && (8'hac)))),
                           $unsigned($signed({wire116,
                               (8'hba)}))} : ($signed(($signed(wire110) != $signed((8'hb8)))) ?
                           (~({wire111} ? wire117 : {wire113})) : wire115));
  assign wire124 = ($unsigned((7'h41)) >>> $signed((($unsigned((8'ha2)) ?
                           $signed(wire112) : {wire104, wire111}) ?
                       (~^(wire106 * wire116)) : ($signed(reg119) >> wire115))));
  assign wire125 = (-(8'h9e));
  assign wire126 = (~((^~(wire112[(2'h3):(2'h3)] >> $signed((8'hac)))) > (((^~wire125) << wire105) <= $signed({(8'h9f)}))));
  assign wire127 = (wire117[(4'hb):(4'hb)] ?
                       ((($signed(wire105) >> (+wire108)) != ($signed(wire106) ~^ {reg122,
                               wire126})) ?
                           (($unsigned(wire104) ?
                               $signed(wire107) : wire104[(4'ha):(1'h0)]) | $signed($unsigned(wire115))) : wire105[(4'hc):(3'h7)]) : $unsigned((~|(+wire113[(1'h0):(1'h0)]))));
  assign wire128 = $unsigned(wire105);
  assign wire129 = reg122;
endmodule

module module31  (y, clk, wire35, wire34, wire33, wire32);
  output wire [(32'h2b3):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h8):(1'h0)] wire35;
  input wire signed [(2'h3):(1'h0)] wire34;
  input wire [(2'h3):(1'h0)] wire33;
  input wire [(5'h10):(1'h0)] wire32;
  wire signed [(4'hb):(1'h0)] wire99;
  wire signed [(5'h15):(1'h0)] wire91;
  wire signed [(4'h9):(1'h0)] wire90;
  wire signed [(3'h5):(1'h0)] wire89;
  wire [(5'h10):(1'h0)] wire88;
  wire [(4'ha):(1'h0)] wire87;
  wire [(4'hb):(1'h0)] wire79;
  wire [(3'h7):(1'h0)] wire78;
  wire signed [(5'h12):(1'h0)] wire77;
  wire [(5'h15):(1'h0)] wire76;
  wire [(5'h13):(1'h0)] wire75;
  wire [(5'h14):(1'h0)] wire70;
  wire [(5'h15):(1'h0)] wire69;
  wire [(5'h14):(1'h0)] wire63;
  wire [(3'h5):(1'h0)] wire62;
  wire signed [(4'h8):(1'h0)] wire61;
  wire [(5'h14):(1'h0)] wire37;
  wire [(4'h8):(1'h0)] wire36;
  reg signed [(2'h2):(1'h0)] reg98 = (1'h0);
  reg [(2'h3):(1'h0)] reg97 = (1'h0);
  reg [(5'h12):(1'h0)] reg96 = (1'h0);
  reg [(2'h3):(1'h0)] reg95 = (1'h0);
  reg [(4'h8):(1'h0)] reg94 = (1'h0);
  reg [(2'h2):(1'h0)] reg93 = (1'h0);
  reg [(4'hb):(1'h0)] reg92 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg86 = (1'h0);
  reg [(3'h5):(1'h0)] reg85 = (1'h0);
  reg [(4'hd):(1'h0)] reg84 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg83 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg82 = (1'h0);
  reg [(5'h15):(1'h0)] reg81 = (1'h0);
  reg [(4'ha):(1'h0)] reg80 = (1'h0);
  reg [(4'ha):(1'h0)] reg74 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg73 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg72 = (1'h0);
  reg [(3'h7):(1'h0)] reg71 = (1'h0);
  reg [(4'hb):(1'h0)] reg68 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg67 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg66 = (1'h0);
  reg [(4'hf):(1'h0)] reg65 = (1'h0);
  reg [(4'h9):(1'h0)] reg64 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg60 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg59 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg58 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg57 = (1'h0);
  reg [(4'hf):(1'h0)] reg56 = (1'h0);
  reg [(3'h7):(1'h0)] reg55 = (1'h0);
  reg [(4'hf):(1'h0)] reg54 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg53 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg52 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg51 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg50 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg49 = (1'h0);
  reg [(4'he):(1'h0)] reg48 = (1'h0);
  reg [(2'h2):(1'h0)] reg47 = (1'h0);
  reg [(4'hd):(1'h0)] reg46 = (1'h0);
  reg [(3'h7):(1'h0)] reg45 = (1'h0);
  reg [(3'h5):(1'h0)] reg44 = (1'h0);
  reg [(3'h4):(1'h0)] reg43 = (1'h0);
  reg [(4'hf):(1'h0)] reg42 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg41 = (1'h0);
  reg [(5'h13):(1'h0)] reg40 = (1'h0);
  reg [(5'h14):(1'h0)] reg39 = (1'h0);
  reg [(4'h8):(1'h0)] reg38 = (1'h0);
  assign y = {wire99,
                 wire91,
                 wire90,
                 wire89,
                 wire88,
                 wire87,
                 wire79,
                 wire78,
                 wire77,
                 wire76,
                 wire75,
                 wire70,
                 wire69,
                 wire63,
                 wire62,
                 wire61,
                 wire37,
                 wire36,
                 reg98,
                 reg97,
                 reg96,
                 reg95,
                 reg94,
                 reg93,
                 reg92,
                 reg86,
                 reg85,
                 reg84,
                 reg83,
                 reg82,
                 reg81,
                 reg80,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 (1'h0)};
  assign wire36 = wire34[(2'h3):(2'h2)];
  assign wire37 = ($signed($signed($unsigned((!wire36)))) ?
                      ($unsigned(wire35) ?
                          wire34 : (-($signed(wire33) * (wire33 - wire35)))) : wire32);
  always
    @(posedge clk) begin
      if ($unsigned((-wire34)))
        begin
          if (wire32)
            begin
              reg38 <= ($signed($unsigned($signed($signed(wire36)))) ?
                  (((^$signed(wire33)) >>> {((8'ha8) ? wire34 : wire35),
                      $signed(wire33)}) >= {(^~$unsigned(wire32))}) : (({wire35,
                              $unsigned((8'hb3))} ?
                          $signed((|wire35)) : $unsigned((wire32 ?
                              wire37 : (8'ha2)))) ?
                      ({(wire35 <<< wire33), (wire37 != wire35)} ?
                          ($unsigned(wire34) == (wire36 ~^ (7'h40))) : $signed({wire35,
                              wire36})) : (wire34 ?
                          (~|(wire32 ? wire32 : (7'h43))) : wire36)));
              reg39 <= (wire37 ?
                  $unsigned({$signed((reg38 && wire37)),
                      ({reg38, wire36} ?
                          wire33 : $unsigned((8'hbc)))}) : (~&$unsigned({(wire32 || wire33)})));
            end
          else
            begin
              reg38 <= (reg39 * {wire37,
                  ($unsigned($unsigned(wire33)) ?
                      ($signed(wire32) | $unsigned((8'ha0))) : (~&((8'hb2) ?
                          wire35 : wire33)))});
              reg39 <= wire36[(4'h8):(2'h3)];
              reg40 <= $unsigned((reg38 * $unsigned((~|$signed((8'ha7))))));
              reg41 <= $signed(((-((wire35 ? wire33 : wire33) != wire34)) ?
                  $unsigned(((wire34 ?
                      wire37 : wire34) ^~ $unsigned(wire33))) : $unsigned(wire35)));
            end
        end
      else
        begin
          reg38 <= (~|(wire33 ? $signed(reg39) : {reg41}));
          if ({(~((~(reg40 ? wire36 : (8'hac))) ?
                  $signed((8'ha4)) : $signed(reg39[(4'hd):(3'h4)]))),
              {(reg40[(1'h1):(1'h1)] <<< $signed(wire32)),
                  $unsigned({(~reg39), wire36[(3'h4):(2'h2)]})}})
            begin
              reg39 <= $signed(reg39[(2'h2):(1'h0)]);
              reg40 <= $unsigned(($signed($unsigned(wire32[(3'h7):(2'h3)])) & ($signed((~&(8'hbe))) ?
                  reg38 : (~&(wire37 ? reg40 : wire37)))));
            end
          else
            begin
              reg39 <= $unsigned(($unsigned(reg39) >= $signed(reg39[(5'h12):(4'h8)])));
            end
          reg41 <= {wire33, $unsigned((8'hb4))};
        end
      reg42 <= (~|(~&wire34));
      if ($signed(wire35[(1'h1):(1'h1)]))
        begin
          if ((8'ha6))
            begin
              reg43 <= ($signed($unsigned((|wire34[(1'h1):(1'h1)]))) <<< reg38);
            end
          else
            begin
              reg43 <= $unsigned({{$signed(wire36)}, $signed(wire33)});
              reg44 <= ($unsigned(reg38) <= wire37[(4'hf):(4'h9)]);
              reg45 <= $unsigned(((~|reg42) | ((|(reg39 >> reg43)) ?
                  (reg41 * $signed(reg42)) : {(wire32 ? reg41 : (7'h41))})));
              reg46 <= ((+(($unsigned(reg38) ?
                          (&reg44) : reg39[(4'h8):(1'h0)]) ?
                      (-(wire32 ^~ wire35)) : (wire37 * $unsigned(reg44)))) ?
                  ((($unsigned(reg39) ?
                      (&wire37) : (reg39 <<< wire35)) || {$unsigned(reg45)}) >> $unsigned(wire35)) : ($unsigned($signed($signed(reg40))) & (+($unsigned(wire37) > reg42))));
            end
          if ((~(($signed((reg39 && reg42)) ?
              wire33[(2'h3):(1'h1)] : ((wire32 ?
                  (8'hb5) : reg40) | ((8'hbf) >>> reg45))) != {wire35})))
            begin
              reg47 <= ($signed({reg42, reg45}) <= {(8'haf)});
              reg48 <= reg44[(2'h2):(1'h1)];
            end
          else
            begin
              reg47 <= reg46;
              reg48 <= $unsigned($signed({((^(8'haf)) ?
                      reg40 : $unsigned(reg47))}));
            end
          reg49 <= ((8'h9e) > ((reg44[(1'h1):(1'h0)] ?
                  wire35[(3'h4):(3'h4)] : ({reg38, reg39} ?
                      (wire36 >> (7'h42)) : reg43[(2'h3):(2'h2)])) ?
              $unsigned(((~^reg45) ? $unsigned(wire34) : reg39)) : reg41));
          if ($unsigned(reg41[(3'h6):(3'h4)]))
            begin
              reg50 <= $signed(reg44);
              reg51 <= ($signed((((wire35 & reg42) ? reg48 : $unsigned(reg38)) ?
                  $signed((^~reg43)) : (|(8'haa)))) <= {wire33});
              reg52 <= (~&($unsigned(reg41[(1'h1):(1'h1)]) ?
                  ({(wire32 | reg46),
                      $unsigned(reg46)} || $unsigned($signed(wire35))) : ($unsigned(((7'h43) ?
                      reg38 : wire34)) * {wire33})));
              reg53 <= $signed((8'haf));
              reg54 <= (wire37 ?
                  {reg39[(3'h6):(2'h3)],
                      $signed((~|wire33))} : {$signed(reg47[(1'h1):(1'h0)]),
                      (reg44[(1'h0):(1'h0)] ?
                          reg43[(2'h3):(1'h0)] : (~&{reg39, reg40}))});
            end
          else
            begin
              reg50 <= wire34[(1'h0):(1'h0)];
              reg51 <= reg47;
            end
          if ($signed({reg46}))
            begin
              reg55 <= wire35;
            end
          else
            begin
              reg55 <= (&$signed(wire35));
              reg56 <= (reg41 & {$unsigned(($signed(reg39) <= $signed(reg47))),
                  reg42});
              reg57 <= (~$signed($unsigned(({reg38,
                  reg46} < (reg45 != reg50)))));
              reg58 <= {(~(~^$signed((8'hb8)))), (8'hbd)};
            end
        end
      else
        begin
          reg43 <= wire36;
          reg44 <= ({(!reg56[(4'ha):(2'h2)])} ? (8'hae) : $unsigned(reg40));
          reg45 <= (reg56[(2'h3):(1'h1)] ?
              $signed((reg40 <= $signed({(8'haf),
                  (8'hbe)}))) : wire33[(2'h3):(1'h1)]);
          reg46 <= reg58[(2'h2):(1'h1)];
        end
      reg59 <= $signed($unsigned((|{wire36[(4'h8):(1'h0)],
          reg38[(2'h3):(1'h1)]})));
      reg60 <= reg51;
    end
  assign wire61 = reg41[(2'h2):(1'h1)];
  assign wire62 = $unsigned(((reg45 <= (!$signed((8'hab)))) && $unsigned(reg50)));
  assign wire63 = (8'hb5);
  always
    @(posedge clk) begin
      reg64 <= ($unsigned(reg48) >> $signed((~($signed(wire33) ~^ reg59))));
      reg65 <= reg46;
      reg66 <= {reg50[(3'h4):(1'h1)],
          ($unsigned($unsigned((wire62 & (8'ha0)))) < {reg54,
              $unsigned((reg56 < reg52))})};
      reg67 <= $signed(wire36[(2'h2):(1'h1)]);
      reg68 <= ((~|reg38[(1'h0):(1'h0)]) ~^ ($signed((reg40[(2'h3):(2'h2)] * $unsigned(reg49))) ^~ ((wire37 ?
          reg54 : reg66[(3'h4):(2'h3)]) && {(reg45 ~^ reg45)})));
    end
  assign wire69 = $signed(($unsigned(($unsigned(reg60) >>> $signed(wire33))) ?
                      (-$signed((reg48 ? (8'hbd) : reg51))) : (7'h43)));
  assign wire70 = reg58[(2'h3):(1'h0)];
  always
    @(posedge clk) begin
      reg71 <= wire37[(4'h8):(1'h1)];
      if ((reg47 ?
          (8'hb4) : (reg55[(2'h2):(1'h0)] ^ ($unsigned((~reg42)) ?
              reg42 : ((reg65 ? wire33 : wire33) << $unsigned((8'haf)))))))
        begin
          if ({reg54})
            begin
              reg72 <= reg43[(1'h1):(1'h0)];
              reg73 <= reg47[(2'h2):(2'h2)];
            end
          else
            begin
              reg72 <= reg50[(1'h0):(1'h0)];
              reg73 <= wire61[(2'h3):(2'h3)];
              reg74 <= reg50;
            end
        end
      else
        begin
          reg72 <= reg74[(3'h4):(1'h0)];
        end
    end
  assign wire75 = $signed(reg66);
  assign wire76 = ((reg73[(3'h4):(3'h4)] ?
                      (&reg43) : $signed({wire75[(4'h9):(2'h3)],
                          ((8'had) ?
                              reg71 : wire75)})) + $unsigned($unsigned({(^reg38)})));
  assign wire77 = $signed(reg53);
  assign wire78 = (reg41[(3'h5):(3'h5)] ? reg42 : (!wire76));
  assign wire79 = (~^$unsigned($unsigned($unsigned(reg56[(3'h6):(2'h3)]))));
  always
    @(posedge clk) begin
      if ($signed(((~&($unsigned(reg67) ~^ (reg71 ? wire37 : wire69))) ?
          ((8'hbc) >= $signed((reg73 < (8'hab)))) : (wire70 >> (wire62 < $unsigned(reg64))))))
        begin
          if (reg42[(4'h9):(1'h0)])
            begin
              reg80 <= reg39;
              reg81 <= (^~$signed((!(wire36[(1'h0):(1'h0)] && (wire75 ?
                  reg39 : reg60)))));
              reg82 <= {reg65[(3'h6):(3'h6)], ({reg71} ? reg44 : (^(|wire62)))};
              reg83 <= (~^($unsigned(wire77) ?
                  (~^{$unsigned((8'hb2)), (reg48 == reg44)}) : (-reg38)));
              reg84 <= $signed((~|{$signed((reg82 ? reg82 : wire33)), wire35}));
            end
          else
            begin
              reg80 <= $signed(wire63[(1'h1):(1'h0)]);
              reg81 <= $unsigned({wire61});
              reg82 <= $signed((8'hbc));
            end
        end
      else
        begin
          reg80 <= $signed(reg49[(2'h2):(1'h0)]);
          if (($signed($unsigned($signed(reg65))) <<< {((~&$signed(wire76)) ?
                  {(reg55 ? reg53 : reg41),
                      ((8'haf) >>> reg83)} : reg52[(1'h0):(1'h0)])}))
            begin
              reg81 <= $unsigned(((~&(!reg55[(2'h3):(2'h2)])) ?
                  $unsigned($unsigned($unsigned((8'had)))) : (~$signed($signed(wire35)))));
              reg82 <= (^(reg43[(2'h2):(1'h1)] | $signed($signed(reg46[(3'h4):(2'h2)]))));
              reg83 <= (-(reg58 ? wire69 : wire75[(3'h6):(1'h1)]));
            end
          else
            begin
              reg81 <= $signed(reg58);
            end
          reg84 <= reg46[(4'ha):(3'h6)];
          reg85 <= reg81;
          reg86 <= $unsigned($unsigned($unsigned((8'hbb))));
        end
    end
  assign wire87 = $signed($unsigned(($signed((reg83 ? (8'haa) : reg38)) ?
                      {(reg39 ? reg40 : wire35)} : (!reg73[(3'h4):(1'h1)]))));
  assign wire88 = $signed($unsigned((-(7'h40))));
  assign wire89 = reg72[(3'h4):(1'h1)];
  assign wire90 = $unsigned((((+reg55) ?
                      wire63 : $signed(reg47)) ~^ (((wire36 == reg86) || (wire33 ?
                          (7'h43) : reg71)) ?
                      {((7'h44) ? reg40 : reg57)} : {(wire77 & reg85)})));
  assign wire91 = (&($signed((((8'ha5) >= reg56) - $signed(reg49))) ^~ $signed((~&(8'hbe)))));
  always
    @(posedge clk) begin
      reg92 <= $unsigned(wire77[(4'ha):(4'h9)]);
      reg93 <= $signed($signed($signed($unsigned(wire63))));
      reg94 <= $unsigned($signed((wire69 ?
          reg45[(2'h3):(2'h3)] : $unsigned(reg42))));
      if ((8'h9c))
        begin
          reg95 <= reg55[(3'h5):(2'h3)];
          reg96 <= {wire69};
          reg97 <= $unsigned($unsigned((+$unsigned(reg41[(3'h4):(2'h3)]))));
        end
      else
        begin
          reg95 <= ($signed((wire33 ? reg93 : (+(-(8'haf))))) ?
              wire35[(3'h6):(2'h2)] : $unsigned(reg81));
        end
      reg98 <= reg83;
    end
  assign wire99 = (8'h9c);
endmodule
