-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

-- DATE "05/31/2023 09:57:32"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	projeto_Demo IS
    PORT (
	CLOCK_50 : IN std_logic;
	SW : IN std_logic_vector(1 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	HEX7 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX6 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX5 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0);
	LEDG : BUFFER std_logic_vector(6 DOWNTO 0);
	LEDR : BUFFER std_logic_vector(0 DOWNTO 0)
	);
END projeto_Demo;

-- Design Ports Information
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF projeto_Demo IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_SW : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(0 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \HEX7[0]~output_o\ : std_logic;
SIGNAL \HEX7[1]~output_o\ : std_logic;
SIGNAL \HEX7[2]~output_o\ : std_logic;
SIGNAL \HEX7[3]~output_o\ : std_logic;
SIGNAL \HEX7[4]~output_o\ : std_logic;
SIGNAL \HEX7[5]~output_o\ : std_logic;
SIGNAL \HEX7[6]~output_o\ : std_logic;
SIGNAL \HEX6[0]~output_o\ : std_logic;
SIGNAL \HEX6[1]~output_o\ : std_logic;
SIGNAL \HEX6[2]~output_o\ : std_logic;
SIGNAL \HEX6[3]~output_o\ : std_logic;
SIGNAL \HEX6[4]~output_o\ : std_logic;
SIGNAL \HEX6[5]~output_o\ : std_logic;
SIGNAL \HEX6[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \LEDG[0]~output_o\ : std_logic;
SIGNAL \LEDG[1]~output_o\ : std_logic;
SIGNAL \LEDG[2]~output_o\ : std_logic;
SIGNAL \LEDG[3]~output_o\ : std_logic;
SIGNAL \LEDG[4]~output_o\ : std_logic;
SIGNAL \LEDG[5]~output_o\ : std_logic;
SIGNAL \LEDG[6]~output_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \Debouncer1|Add0~0_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \Debouncer1|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \Debouncer1|s_dirtyIn~q\ : std_logic;
SIGNAL \Debouncer1|s_previousIn~q\ : std_logic;
SIGNAL \Debouncer1|Add0~9\ : std_logic;
SIGNAL \Debouncer1|Add0~10_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt~27_combout\ : std_logic;
SIGNAL \Debouncer1|Add0~11\ : std_logic;
SIGNAL \Debouncer1|Add0~12_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt~1_combout\ : std_logic;
SIGNAL \Debouncer1|Add0~13\ : std_logic;
SIGNAL \Debouncer1|Add0~14_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \Debouncer1|Add0~15\ : std_logic;
SIGNAL \Debouncer1|Add0~16_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \Debouncer1|Add0~17\ : std_logic;
SIGNAL \Debouncer1|Add0~18_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \Debouncer1|Add0~19\ : std_logic;
SIGNAL \Debouncer1|Add0~20_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \Debouncer1|Add0~21\ : std_logic;
SIGNAL \Debouncer1|Add0~23\ : std_logic;
SIGNAL \Debouncer1|Add0~24_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt~10_combout\ : std_logic;
SIGNAL \Debouncer1|Add0~25\ : std_logic;
SIGNAL \Debouncer1|Add0~26_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \Debouncer1|Add0~27\ : std_logic;
SIGNAL \Debouncer1|Add0~28_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \Debouncer1|Add0~29\ : std_logic;
SIGNAL \Debouncer1|Add0~30_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt~5_combout\ : std_logic;
SIGNAL \Debouncer1|Add0~31\ : std_logic;
SIGNAL \Debouncer1|Add0~32_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \Debouncer1|Add0~33\ : std_logic;
SIGNAL \Debouncer1|Add0~34_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \Debouncer1|Add0~35\ : std_logic;
SIGNAL \Debouncer1|Add0~36_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt[18]~18_combout\ : std_logic;
SIGNAL \Debouncer1|Add0~37\ : std_logic;
SIGNAL \Debouncer1|Add0~38_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt[19]~19_combout\ : std_logic;
SIGNAL \Debouncer1|LessThan0~4_combout\ : std_logic;
SIGNAL \Debouncer1|LessThan0~0_combout\ : std_logic;
SIGNAL \Debouncer1|LessThan0~1_combout\ : std_logic;
SIGNAL \Debouncer1|LessThan0~2_combout\ : std_logic;
SIGNAL \Debouncer1|LessThan0~3_combout\ : std_logic;
SIGNAL \Debouncer1|LessThan0~5_combout\ : std_logic;
SIGNAL \Debouncer1|LessThan0~6_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt[13]~0_combout\ : std_logic;
SIGNAL \Debouncer1|Add0~22_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \Debouncer1|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \Debouncer1|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \Debouncer1|s_pulsedOut~0_combout\ : std_logic;
SIGNAL \Debouncer1|s_pulsedOut~1_combout\ : std_logic;
SIGNAL \Debouncer1|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt[13]~2_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt[13]~3_combout\ : std_logic;
SIGNAL \Debouncer1|Add0~39\ : std_logic;
SIGNAL \Debouncer1|Add0~40_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt[20]~8_combout\ : std_logic;
SIGNAL \Debouncer1|Add0~41\ : std_logic;
SIGNAL \Debouncer1|Add0~42_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt[21]~9_combout\ : std_logic;
SIGNAL \Debouncer1|Add0~43\ : std_logic;
SIGNAL \Debouncer1|Add0~44_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt[22]~25_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt[22]~26_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt[13]~4_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \Debouncer1|Add0~1\ : std_logic;
SIGNAL \Debouncer1|Add0~2_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt~20_combout\ : std_logic;
SIGNAL \Debouncer1|Add0~3\ : std_logic;
SIGNAL \Debouncer1|Add0~4_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \Debouncer1|Add0~5\ : std_logic;
SIGNAL \Debouncer1|Add0~6_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \Debouncer1|Add0~7\ : std_logic;
SIGNAL \Debouncer1|Add0~8_combout\ : std_logic;
SIGNAL \Debouncer1|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \Debouncer1|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \Debouncer1|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \Debouncer1|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \Debouncer1|s_pulsedOut~q\ : std_logic;
SIGNAL \changeTemp|Add4~0_combout\ : std_logic;
SIGNAL \tempMode|state.Mode2~0_combout\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \Debouncer3|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \Debouncer3|s_dirtyIn~q\ : std_logic;
SIGNAL \Debouncer3|s_previousIn~q\ : std_logic;
SIGNAL \Debouncer3|LessThan0~4_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~0_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \Debouncer3|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt[6]~2_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt[6]~3_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~1\ : std_logic;
SIGNAL \Debouncer3|Add0~2_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt~20_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~3\ : std_logic;
SIGNAL \Debouncer3|Add0~4_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~5\ : std_logic;
SIGNAL \Debouncer3|Add0~6_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~7\ : std_logic;
SIGNAL \Debouncer3|Add0~8_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~9\ : std_logic;
SIGNAL \Debouncer3|Add0~10_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt~27_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~11\ : std_logic;
SIGNAL \Debouncer3|Add0~12_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt~1_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~13\ : std_logic;
SIGNAL \Debouncer3|Add0~14_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~15\ : std_logic;
SIGNAL \Debouncer3|Add0~16_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~17\ : std_logic;
SIGNAL \Debouncer3|Add0~18_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~19\ : std_logic;
SIGNAL \Debouncer3|Add0~20_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~21\ : std_logic;
SIGNAL \Debouncer3|Add0~23\ : std_logic;
SIGNAL \Debouncer3|Add0~24_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt~10_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~25\ : std_logic;
SIGNAL \Debouncer3|Add0~26_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~27\ : std_logic;
SIGNAL \Debouncer3|Add0~28_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \Debouncer3|LessThan0~0_combout\ : std_logic;
SIGNAL \Debouncer3|LessThan0~1_combout\ : std_logic;
SIGNAL \Debouncer3|LessThan0~2_combout\ : std_logic;
SIGNAL \Debouncer3|LessThan0~3_combout\ : std_logic;
SIGNAL \Debouncer3|LessThan0~5_combout\ : std_logic;
SIGNAL \Debouncer3|LessThan0~6_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt[6]~4_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~29\ : std_logic;
SIGNAL \Debouncer3|Add0~30_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt~5_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~31\ : std_logic;
SIGNAL \Debouncer3|Add0~32_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~33\ : std_logic;
SIGNAL \Debouncer3|Add0~34_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~35\ : std_logic;
SIGNAL \Debouncer3|Add0~36_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt[18]~18_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~37\ : std_logic;
SIGNAL \Debouncer3|Add0~38_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt[19]~19_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~39\ : std_logic;
SIGNAL \Debouncer3|Add0~40_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt[20]~8_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~41\ : std_logic;
SIGNAL \Debouncer3|Add0~42_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt[21]~9_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~43\ : std_logic;
SIGNAL \Debouncer3|Add0~44_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt[22]~25_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt[22]~26_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt[6]~0_combout\ : std_logic;
SIGNAL \Debouncer3|Add0~22_combout\ : std_logic;
SIGNAL \Debouncer3|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \Debouncer3|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \Debouncer3|s_pulsedOut~0_combout\ : std_logic;
SIGNAL \Debouncer3|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \Debouncer3|s_pulsedOut~1_combout\ : std_logic;
SIGNAL \Debouncer3|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \Debouncer3|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \Debouncer3|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \Debouncer3|s_pulsedOut~q\ : std_logic;
SIGNAL \tempMode|prevChangeMode~0_combout\ : std_logic;
SIGNAL \tempMode|prevChangeMode~q\ : std_logic;
SIGNAL \tempMode|process_0~0_combout\ : std_logic;
SIGNAL \tempMode|state.Mode2~q\ : std_logic;
SIGNAL \tempMode|state.Mode3~feeder_combout\ : std_logic;
SIGNAL \tempMode|state.Mode3~q\ : std_logic;
SIGNAL \tempMode|state.Mode4~q\ : std_logic;
SIGNAL \tempMode|state.Mode1~0_combout\ : std_logic;
SIGNAL \tempMode|state.Mode1~q\ : std_logic;
SIGNAL \tempMode|mode~3_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \Debouncer0|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \Debouncer0|s_dirtyIn~q\ : std_logic;
SIGNAL \Debouncer0|s_previousIn~q\ : std_logic;
SIGNAL \Debouncer0|Add0~0_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~1\ : std_logic;
SIGNAL \Debouncer0|Add0~2_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt~20_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~3\ : std_logic;
SIGNAL \Debouncer0|Add0~4_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~5\ : std_logic;
SIGNAL \Debouncer0|Add0~6_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~7\ : std_logic;
SIGNAL \Debouncer0|Add0~8_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \Debouncer0|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~9\ : std_logic;
SIGNAL \Debouncer0|Add0~11\ : std_logic;
SIGNAL \Debouncer0|Add0~12_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~21\ : std_logic;
SIGNAL \Debouncer0|Add0~22_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~23\ : std_logic;
SIGNAL \Debouncer0|Add0~24_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt~10_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~25\ : std_logic;
SIGNAL \Debouncer0|Add0~26_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~27\ : std_logic;
SIGNAL \Debouncer0|Add0~28_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~29\ : std_logic;
SIGNAL \Debouncer0|Add0~30_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt~5_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~31\ : std_logic;
SIGNAL \Debouncer0|Add0~32_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~33\ : std_logic;
SIGNAL \Debouncer0|Add0~34_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~35\ : std_logic;
SIGNAL \Debouncer0|Add0~36_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt[18]~18_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~37\ : std_logic;
SIGNAL \Debouncer0|Add0~38_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt[19]~19_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~39\ : std_logic;
SIGNAL \Debouncer0|Add0~40_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt[20]~8_combout\ : std_logic;
SIGNAL \Debouncer0|LessThan0~4_combout\ : std_logic;
SIGNAL \Debouncer0|LessThan0~0_combout\ : std_logic;
SIGNAL \Debouncer0|LessThan0~1_combout\ : std_logic;
SIGNAL \Debouncer0|LessThan0~2_combout\ : std_logic;
SIGNAL \Debouncer0|LessThan0~3_combout\ : std_logic;
SIGNAL \Debouncer0|LessThan0~5_combout\ : std_logic;
SIGNAL \Debouncer0|LessThan0~6_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt[13]~0_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt~1_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~13\ : std_logic;
SIGNAL \Debouncer0|Add0~14_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~15\ : std_logic;
SIGNAL \Debouncer0|Add0~16_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~17\ : std_logic;
SIGNAL \Debouncer0|Add0~18_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~19\ : std_logic;
SIGNAL \Debouncer0|Add0~20_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \Debouncer0|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \Debouncer0|s_pulsedOut~1_combout\ : std_logic;
SIGNAL \Debouncer0|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \Debouncer0|s_pulsedOut~0_combout\ : std_logic;
SIGNAL \Debouncer0|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt[13]~2_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt[13]~3_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~41\ : std_logic;
SIGNAL \Debouncer0|Add0~42_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt[21]~9_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~43\ : std_logic;
SIGNAL \Debouncer0|Add0~44_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt[22]~25_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt[22]~26_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt[13]~4_combout\ : std_logic;
SIGNAL \Debouncer0|Add0~10_combout\ : std_logic;
SIGNAL \Debouncer0|s_debounceCnt~27_combout\ : std_logic;
SIGNAL \Debouncer0|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \Debouncer0|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \Debouncer0|s_pulsedOut~q\ : std_logic;
SIGNAL \tempMode|mode~4_combout\ : std_logic;
SIGNAL \changeTemp|Equal1~1_combout\ : std_logic;
SIGNAL \changeTemp|Add4~1\ : std_logic;
SIGNAL \changeTemp|Add4~2_combout\ : std_logic;
SIGNAL \changeTemp|Add4~3\ : std_logic;
SIGNAL \changeTemp|Add4~4_combout\ : std_logic;
SIGNAL \changeTemp|Add4~5\ : std_logic;
SIGNAL \changeTemp|Add4~6_combout\ : std_logic;
SIGNAL \changeTemp|tempFrezze[3]~1_combout\ : std_logic;
SIGNAL \changeTemp|Add4~7\ : std_logic;
SIGNAL \changeTemp|Add4~8_combout\ : std_logic;
SIGNAL \changeTemp|Add4~9\ : std_logic;
SIGNAL \changeTemp|Add4~10_combout\ : std_logic;
SIGNAL \changeTemp|tempFrezze[5]~0_combout\ : std_logic;
SIGNAL \changeTemp|Add4~11\ : std_logic;
SIGNAL \changeTemp|Add4~12_combout\ : std_logic;
SIGNAL \changeTemp|Add4~13\ : std_logic;
SIGNAL \changeTemp|Add4~14_combout\ : std_logic;
SIGNAL \changeTemp|Add4~15\ : std_logic;
SIGNAL \changeTemp|Add4~16_combout\ : std_logic;
SIGNAL \changeTemp|Add2~0_combout\ : std_logic;
SIGNAL \changeTemp|tempEconomy[0]~feeder_combout\ : std_logic;
SIGNAL \changeTemp|Equal1~2_combout\ : std_logic;
SIGNAL \changeTemp|Add2~1\ : std_logic;
SIGNAL \changeTemp|Add2~2_combout\ : std_logic;
SIGNAL \changeTemp|Add2~3\ : std_logic;
SIGNAL \changeTemp|Add2~4_combout\ : std_logic;
SIGNAL \changeTemp|Add2~5\ : std_logic;
SIGNAL \changeTemp|Add2~6_combout\ : std_logic;
SIGNAL \changeTemp|Add2~7\ : std_logic;
SIGNAL \changeTemp|Add2~8_combout\ : std_logic;
SIGNAL \changeTemp|Add2~9\ : std_logic;
SIGNAL \changeTemp|Add2~10_combout\ : std_logic;
SIGNAL \changeTemp|tempEconomy[5]~1_combout\ : std_logic;
SIGNAL \changeTemp|Add2~11\ : std_logic;
SIGNAL \changeTemp|Add2~12_combout\ : std_logic;
SIGNAL \changeTemp|Add2~13\ : std_logic;
SIGNAL \changeTemp|Add2~14_combout\ : std_logic;
SIGNAL \changeTemp|tempEconomy[7]~0_combout\ : std_logic;
SIGNAL \changeTemp|Add2~15\ : std_logic;
SIGNAL \changeTemp|Add2~16_combout\ : std_logic;
SIGNAL \modeClk|state.Mode2~0_combout\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \Debouncer2|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \Debouncer2|s_dirtyIn~q\ : std_logic;
SIGNAL \Debouncer2|s_previousIn~q\ : std_logic;
SIGNAL \Debouncer2|Add0~0_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~1\ : std_logic;
SIGNAL \Debouncer2|Add0~2_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt~20_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~3\ : std_logic;
SIGNAL \Debouncer2|Add0~4_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~5\ : std_logic;
SIGNAL \Debouncer2|Add0~6_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~7\ : std_logic;
SIGNAL \Debouncer2|Add0~8_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~9\ : std_logic;
SIGNAL \Debouncer2|Add0~10_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt~27_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~11\ : std_logic;
SIGNAL \Debouncer2|Add0~12_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt[0]~0_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt~1_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~13\ : std_logic;
SIGNAL \Debouncer2|Add0~14_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~15\ : std_logic;
SIGNAL \Debouncer2|Add0~16_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~17\ : std_logic;
SIGNAL \Debouncer2|Add0~18_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~19\ : std_logic;
SIGNAL \Debouncer2|Add0~20_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~21\ : std_logic;
SIGNAL \Debouncer2|Add0~22_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~23\ : std_logic;
SIGNAL \Debouncer2|Add0~24_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt~10_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~25\ : std_logic;
SIGNAL \Debouncer2|Add0~26_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~27\ : std_logic;
SIGNAL \Debouncer2|Add0~28_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~29\ : std_logic;
SIGNAL \Debouncer2|Add0~30_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt~5_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~31\ : std_logic;
SIGNAL \Debouncer2|Add0~32_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~33\ : std_logic;
SIGNAL \Debouncer2|Add0~34_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~35\ : std_logic;
SIGNAL \Debouncer2|Add0~36_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt[18]~18_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~37\ : std_logic;
SIGNAL \Debouncer2|Add0~38_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt[19]~19_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~39\ : std_logic;
SIGNAL \Debouncer2|Add0~40_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt[20]~8_combout\ : std_logic;
SIGNAL \Debouncer2|LessThan0~4_combout\ : std_logic;
SIGNAL \Debouncer2|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \Debouncer2|LessThan0~0_combout\ : std_logic;
SIGNAL \Debouncer2|LessThan0~1_combout\ : std_logic;
SIGNAL \Debouncer2|LessThan0~2_combout\ : std_logic;
SIGNAL \Debouncer2|LessThan0~3_combout\ : std_logic;
SIGNAL \Debouncer2|LessThan0~5_combout\ : std_logic;
SIGNAL \Debouncer2|LessThan0~6_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt[0]~4_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \Debouncer2|s_pulsedOut~0_combout\ : std_logic;
SIGNAL \Debouncer2|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \Debouncer2|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \Debouncer2|s_pulsedOut~1_combout\ : std_logic;
SIGNAL \Debouncer2|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt[0]~2_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt[0]~3_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~41\ : std_logic;
SIGNAL \Debouncer2|Add0~42_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt[21]~9_combout\ : std_logic;
SIGNAL \Debouncer2|Add0~43\ : std_logic;
SIGNAL \Debouncer2|Add0~44_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt[22]~25_combout\ : std_logic;
SIGNAL \Debouncer2|s_debounceCnt[22]~26_combout\ : std_logic;
SIGNAL \Debouncer2|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \Debouncer2|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \Debouncer2|s_pulsedOut~q\ : std_logic;
SIGNAL \modeClk|prevChangeMode~0_combout\ : std_logic;
SIGNAL \modeClk|prevChangeMode~q\ : std_logic;
SIGNAL \modeClk|process_0~0_combout\ : std_logic;
SIGNAL \modeClk|state.Mode2~q\ : std_logic;
SIGNAL \modeClk|mode[1]~0_combout\ : std_logic;
SIGNAL \clock24|hours_count[5]~3_combout\ : std_logic;
SIGNAL \clock24|Add0~0_combout\ : std_logic;
SIGNAL \clock24|Add1~0_combout\ : std_logic;
SIGNAL \clock24|Add0~16_combout\ : std_logic;
SIGNAL \clock24|Add2~0_combout\ : std_logic;
SIGNAL \clock24|Add3~0_combout\ : std_logic;
SIGNAL \clock24|Add2~13_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \pulseGenerator|Add0~0_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~1\ : std_logic;
SIGNAL \pulseGenerator|Add0~2_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~3\ : std_logic;
SIGNAL \pulseGenerator|Add0~4_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~5\ : std_logic;
SIGNAL \pulseGenerator|Add0~6_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~7\ : std_logic;
SIGNAL \pulseGenerator|Add0~8_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~9\ : std_logic;
SIGNAL \pulseGenerator|Add0~10_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~11\ : std_logic;
SIGNAL \pulseGenerator|Add0~12_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~13\ : std_logic;
SIGNAL \pulseGenerator|Add0~14_combout\ : std_logic;
SIGNAL \pulseGenerator|counter1~0_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~15\ : std_logic;
SIGNAL \pulseGenerator|Add0~16_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~17\ : std_logic;
SIGNAL \pulseGenerator|Add0~18_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~19\ : std_logic;
SIGNAL \pulseGenerator|Add0~20_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~21\ : std_logic;
SIGNAL \pulseGenerator|Add0~22_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~23\ : std_logic;
SIGNAL \pulseGenerator|Add0~24_combout\ : std_logic;
SIGNAL \pulseGenerator|counter1~1_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~25\ : std_logic;
SIGNAL \pulseGenerator|Add0~26_combout\ : std_logic;
SIGNAL \pulseGenerator|counter1~2_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~27\ : std_logic;
SIGNAL \pulseGenerator|Add0~28_combout\ : std_logic;
SIGNAL \pulseGenerator|counter1~3_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~29\ : std_logic;
SIGNAL \pulseGenerator|Add0~30_combout\ : std_logic;
SIGNAL \pulseGenerator|counter1~4_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~31\ : std_logic;
SIGNAL \pulseGenerator|Add0~32_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~33\ : std_logic;
SIGNAL \pulseGenerator|Add0~34_combout\ : std_logic;
SIGNAL \pulseGenerator|counter1~5_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~35\ : std_logic;
SIGNAL \pulseGenerator|Add0~36_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~37\ : std_logic;
SIGNAL \pulseGenerator|Add0~38_combout\ : std_logic;
SIGNAL \pulseGenerator|counter1~6_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~39\ : std_logic;
SIGNAL \pulseGenerator|Add0~40_combout\ : std_logic;
SIGNAL \pulseGenerator|counter1~7_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~41\ : std_logic;
SIGNAL \pulseGenerator|Add0~42_combout\ : std_logic;
SIGNAL \pulseGenerator|counter1~8_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~43\ : std_logic;
SIGNAL \pulseGenerator|Add0~44_combout\ : std_logic;
SIGNAL \pulseGenerator|counter1~9_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~45\ : std_logic;
SIGNAL \pulseGenerator|Add0~46_combout\ : std_logic;
SIGNAL \pulseGenerator|counter1~10_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal0~6_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal0~3_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal0~0_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal0~2_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal0~1_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal0~4_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal0~5_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~47\ : std_logic;
SIGNAL \pulseGenerator|Add0~48_combout\ : std_logic;
SIGNAL \pulseGenerator|Add0~49\ : std_logic;
SIGNAL \pulseGenerator|Add0~50_combout\ : std_logic;
SIGNAL \pulseGenerator|counter1~11_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal0~7_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal0~8_combout\ : std_logic;
SIGNAL \pulseGenerator|upDown2~q\ : std_logic;
SIGNAL \pulseGenerator|Add3~0_combout\ : std_logic;
SIGNAL \pulseGenerator|counter4~11_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~1\ : std_logic;
SIGNAL \pulseGenerator|Add3~2_combout\ : std_logic;
SIGNAL \pulseGenerator|counter4~10_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~3\ : std_logic;
SIGNAL \pulseGenerator|Add3~4_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~5\ : std_logic;
SIGNAL \pulseGenerator|Add3~6_combout\ : std_logic;
SIGNAL \pulseGenerator|counter4~9_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~7\ : std_logic;
SIGNAL \pulseGenerator|Add3~8_combout\ : std_logic;
SIGNAL \pulseGenerator|counter4~8_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~9\ : std_logic;
SIGNAL \pulseGenerator|Add3~10_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~11\ : std_logic;
SIGNAL \pulseGenerator|Add3~12_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~13\ : std_logic;
SIGNAL \pulseGenerator|Add3~14_combout\ : std_logic;
SIGNAL \pulseGenerator|counter4~7_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~15\ : std_logic;
SIGNAL \pulseGenerator|Add3~16_combout\ : std_logic;
SIGNAL \pulseGenerator|counter4~6_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~17\ : std_logic;
SIGNAL \pulseGenerator|Add3~18_combout\ : std_logic;
SIGNAL \pulseGenerator|counter4~5_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~19\ : std_logic;
SIGNAL \pulseGenerator|Add3~20_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~21\ : std_logic;
SIGNAL \pulseGenerator|Add3~22_combout\ : std_logic;
SIGNAL \pulseGenerator|counter4~4_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~23\ : std_logic;
SIGNAL \pulseGenerator|Add3~24_combout\ : std_logic;
SIGNAL \pulseGenerator|counter4~3_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~25\ : std_logic;
SIGNAL \pulseGenerator|Add3~26_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~27\ : std_logic;
SIGNAL \pulseGenerator|Add3~28_combout\ : std_logic;
SIGNAL \pulseGenerator|counter4~2_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~29\ : std_logic;
SIGNAL \pulseGenerator|Add3~30_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~31\ : std_logic;
SIGNAL \pulseGenerator|Add3~32_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~33\ : std_logic;
SIGNAL \pulseGenerator|Add3~34_combout\ : std_logic;
SIGNAL \pulseGenerator|counter4~1_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~35\ : std_logic;
SIGNAL \pulseGenerator|Add3~36_combout\ : std_logic;
SIGNAL \pulseGenerator|counter4~0_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~37\ : std_logic;
SIGNAL \pulseGenerator|Add3~38_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~39\ : std_logic;
SIGNAL \pulseGenerator|Add3~40_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal4~1_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~41\ : std_logic;
SIGNAL \pulseGenerator|Add3~42_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~43\ : std_logic;
SIGNAL \pulseGenerator|Add3~44_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~45\ : std_logic;
SIGNAL \pulseGenerator|Add3~46_combout\ : std_logic;
SIGNAL \pulseGenerator|Add3~47\ : std_logic;
SIGNAL \pulseGenerator|Add3~48_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal4~0_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal4~3_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal4~2_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal4~4_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal4~6_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal4~5_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal4~7_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal4~8_combout\ : std_logic;
SIGNAL \pulseGenerator|upDown4~feeder_combout\ : std_logic;
SIGNAL \pulseGenerator|upDown4~q\ : std_logic;
SIGNAL \muxP|pulseOut~1_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~0_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~1\ : std_logic;
SIGNAL \pulseGenerator|Add2~2_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~3\ : std_logic;
SIGNAL \pulseGenerator|Add2~4_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~5\ : std_logic;
SIGNAL \pulseGenerator|Add2~6_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~7\ : std_logic;
SIGNAL \pulseGenerator|Add2~8_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~9\ : std_logic;
SIGNAL \pulseGenerator|Add2~10_combout\ : std_logic;
SIGNAL \pulseGenerator|counter3~4_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~11\ : std_logic;
SIGNAL \pulseGenerator|Add2~12_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~13\ : std_logic;
SIGNAL \pulseGenerator|Add2~14_combout\ : std_logic;
SIGNAL \pulseGenerator|counter3~3_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~15\ : std_logic;
SIGNAL \pulseGenerator|Add2~16_combout\ : std_logic;
SIGNAL \pulseGenerator|counter3~2_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~17\ : std_logic;
SIGNAL \pulseGenerator|Add2~18_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~19\ : std_logic;
SIGNAL \pulseGenerator|Add2~20_combout\ : std_logic;
SIGNAL \pulseGenerator|counter3~1_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~21\ : std_logic;
SIGNAL \pulseGenerator|Add2~22_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~23\ : std_logic;
SIGNAL \pulseGenerator|Add2~24_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~25\ : std_logic;
SIGNAL \pulseGenerator|Add2~26_combout\ : std_logic;
SIGNAL \pulseGenerator|counter3~0_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~27\ : std_logic;
SIGNAL \pulseGenerator|Add2~28_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~29\ : std_logic;
SIGNAL \pulseGenerator|Add2~30_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~31\ : std_logic;
SIGNAL \pulseGenerator|Add2~32_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~33\ : std_logic;
SIGNAL \pulseGenerator|Add2~34_combout\ : std_logic;
SIGNAL \pulseGenerator|counter3~5_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~35\ : std_logic;
SIGNAL \pulseGenerator|Add2~36_combout\ : std_logic;
SIGNAL \pulseGenerator|counter3~6_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~37\ : std_logic;
SIGNAL \pulseGenerator|Add2~38_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~39\ : std_logic;
SIGNAL \pulseGenerator|Add2~40_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~41\ : std_logic;
SIGNAL \pulseGenerator|Add2~42_combout\ : std_logic;
SIGNAL \pulseGenerator|counter3~7_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~43\ : std_logic;
SIGNAL \pulseGenerator|Add2~44_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~45\ : std_logic;
SIGNAL \pulseGenerator|Add2~46_combout\ : std_logic;
SIGNAL \pulseGenerator|Add2~47\ : std_logic;
SIGNAL \pulseGenerator|Add2~48_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal3~7_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal3~6_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal3~0_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal3~2_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal3~3_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal3~1_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal3~4_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal3~5_combout\ : std_logic;
SIGNAL \pulseGenerator|Equal3~8_combout\ : std_logic;
SIGNAL \pulseGenerator|upDown3~q\ : std_logic;
SIGNAL \pulseGenerator|times[0]~6_combout\ : std_logic;
SIGNAL \pulseGenerator|times[0]~7\ : std_logic;
SIGNAL \pulseGenerator|times[1]~8_combout\ : std_logic;
SIGNAL \pulseGenerator|times[1]~9\ : std_logic;
SIGNAL \pulseGenerator|times[2]~10_combout\ : std_logic;
SIGNAL \pulseGenerator|times[2]~11\ : std_logic;
SIGNAL \pulseGenerator|times[3]~12_combout\ : std_logic;
SIGNAL \pulseGenerator|times[3]~13\ : std_logic;
SIGNAL \pulseGenerator|times[4]~14_combout\ : std_logic;
SIGNAL \pulseGenerator|times[4]~15\ : std_logic;
SIGNAL \pulseGenerator|times[5]~16_combout\ : std_logic;
SIGNAL \pulseGenerator|process_0~0_combout\ : std_logic;
SIGNAL \pulseGenerator|process_0~1_combout\ : std_logic;
SIGNAL \pulseGenerator|upDown1~q\ : std_logic;
SIGNAL \muxP|pulseOut~0_combout\ : std_logic;
SIGNAL \muxP|pulseOut~2_combout\ : std_logic;
SIGNAL \clock24|hours_count[5]~7_combout\ : std_logic;
SIGNAL \clock24|min_count[4]~3_combout\ : std_logic;
SIGNAL \clock24|Add2~1\ : std_logic;
SIGNAL \clock24|Add2~2_combout\ : std_logic;
SIGNAL \clock24|Add3~1\ : std_logic;
SIGNAL \clock24|Add3~2_combout\ : std_logic;
SIGNAL \clock24|Add2~10_combout\ : std_logic;
SIGNAL \clock24|Add2~7\ : std_logic;
SIGNAL \clock24|Add2~8_combout\ : std_logic;
SIGNAL \clock24|min_count[4]~1_combout\ : std_logic;
SIGNAL \clock24|Add3~3\ : std_logic;
SIGNAL \clock24|Add3~5\ : std_logic;
SIGNAL \clock24|Add3~7\ : std_logic;
SIGNAL \clock24|Add3~8_combout\ : std_logic;
SIGNAL \clock24|min_count~2_combout\ : std_logic;
SIGNAL \clock24|Add3~9\ : std_logic;
SIGNAL \clock24|Add3~10_combout\ : std_logic;
SIGNAL \clock24|Add2~9\ : std_logic;
SIGNAL \clock24|Add2~11_combout\ : std_logic;
SIGNAL \clock24|min_count~7_combout\ : std_logic;
SIGNAL \clock24|Equal6~0_combout\ : std_logic;
SIGNAL \clock24|Add3~4_combout\ : std_logic;
SIGNAL \clock24|min_count~5_combout\ : std_logic;
SIGNAL \clock24|Add2~3\ : std_logic;
SIGNAL \clock24|Add2~4_combout\ : std_logic;
SIGNAL \clock24|min_count~6_combout\ : std_logic;
SIGNAL \clock24|Add2~5\ : std_logic;
SIGNAL \clock24|Add2~6_combout\ : std_logic;
SIGNAL \clock24|Add3~6_combout\ : std_logic;
SIGNAL \clock24|min_count~4_combout\ : std_logic;
SIGNAL \clock24|min_count[4]~0_combout\ : std_logic;
SIGNAL \clock24|hours_count~8_combout\ : std_logic;
SIGNAL \clock24|hours_count[5]~9_combout\ : std_logic;
SIGNAL \clock24|Add0~1\ : std_logic;
SIGNAL \clock24|Add0~2_combout\ : std_logic;
SIGNAL \clock24|Add1~1\ : std_logic;
SIGNAL \clock24|Add1~2_combout\ : std_logic;
SIGNAL \clock24|Add0~12_combout\ : std_logic;
SIGNAL \clock24|Add1~3\ : std_logic;
SIGNAL \clock24|Add1~4_combout\ : std_logic;
SIGNAL \clock24|Add0~3\ : std_logic;
SIGNAL \clock24|Add0~4_combout\ : std_logic;
SIGNAL \clock24|Add0~11_combout\ : std_logic;
SIGNAL \clock24|Add0~5\ : std_logic;
SIGNAL \clock24|Add0~6_combout\ : std_logic;
SIGNAL \clock24|hours_count~11_combout\ : std_logic;
SIGNAL \clock24|Add1~5\ : std_logic;
SIGNAL \clock24|Add1~6_combout\ : std_logic;
SIGNAL \clock24|Add0~9\ : std_logic;
SIGNAL \clock24|Add0~13_combout\ : std_logic;
SIGNAL \clock24|Add1~7\ : std_logic;
SIGNAL \clock24|Add1~9\ : std_logic;
SIGNAL \clock24|Add1~10_combout\ : std_logic;
SIGNAL \clock24|Equal3~0_combout\ : std_logic;
SIGNAL \clock24|Add0~10_combout\ : std_logic;
SIGNAL \clock24|Add0~15_combout\ : std_logic;
SIGNAL \clock24|hours_count[5]~2_combout\ : std_logic;
SIGNAL \clock24|hours_count[5]~4_combout\ : std_logic;
SIGNAL \clock24|hours_count[5]~5_combout\ : std_logic;
SIGNAL \clock24|hours_count~10_combout\ : std_logic;
SIGNAL \clock24|Add0~7\ : std_logic;
SIGNAL \clock24|Add0~8_combout\ : std_logic;
SIGNAL \clock24|Add1~8_combout\ : std_logic;
SIGNAL \clock24|hours_count~6_combout\ : std_logic;
SIGNAL \romRead|Mux1~0_combout\ : std_logic;
SIGNAL \clockTempMode|tempRef[8]~0_combout\ : std_logic;
SIGNAL \romRead|Mux0~0_combout\ : std_logic;
SIGNAL \romRead|Mux0~1_combout\ : std_logic;
SIGNAL \romRead|Mux1~1_combout\ : std_logic;
SIGNAL \changeTemp|Add0~0_combout\ : std_logic;
SIGNAL \changeTemp|Equal1~0_combout\ : std_logic;
SIGNAL \changeTemp|Add0~1\ : std_logic;
SIGNAL \changeTemp|Add0~2_combout\ : std_logic;
SIGNAL \changeTemp|Add0~3\ : std_logic;
SIGNAL \changeTemp|Add0~4_combout\ : std_logic;
SIGNAL \changeTemp|Add0~5\ : std_logic;
SIGNAL \changeTemp|Add0~6_combout\ : std_logic;
SIGNAL \changeTemp|tempComfort[3]~2_combout\ : std_logic;
SIGNAL \changeTemp|Add0~7\ : std_logic;
SIGNAL \changeTemp|Add0~8_combout\ : std_logic;
SIGNAL \changeTemp|Add0~9\ : std_logic;
SIGNAL \changeTemp|Add0~10_combout\ : std_logic;
SIGNAL \changeTemp|Add0~11\ : std_logic;
SIGNAL \changeTemp|Add0~12_combout\ : std_logic;
SIGNAL \changeTemp|tempComfort[6]~1_combout\ : std_logic;
SIGNAL \changeTemp|Add0~13\ : std_logic;
SIGNAL \changeTemp|Add0~14_combout\ : std_logic;
SIGNAL \changeTemp|tempComfort[7]~0_combout\ : std_logic;
SIGNAL \changeTemp|Add0~15\ : std_logic;
SIGNAL \changeTemp|Add0~16_combout\ : std_logic;
SIGNAL \clockTempMode|tempRef[8]~1_combout\ : std_logic;
SIGNAL \clockTempMode|tempRef[7]~2_combout\ : std_logic;
SIGNAL \clockTempMode|tempRef[7]~3_combout\ : std_logic;
SIGNAL \clockTempMode|tempRef[6]~4_combout\ : std_logic;
SIGNAL \clockTempMode|tempRef[6]~5_combout\ : std_logic;
SIGNAL \clockTempMode|tempRef[5]~6_combout\ : std_logic;
SIGNAL \clockTempMode|tempRef[5]~7_combout\ : std_logic;
SIGNAL \clockTempMode|tempRef[4]~8_combout\ : std_logic;
SIGNAL \clockTempMode|tempRef[4]~9_combout\ : std_logic;
SIGNAL \clockTempMode|tempRef[3]~10_combout\ : std_logic;
SIGNAL \clockTempMode|tempRef[3]~11_combout\ : std_logic;
SIGNAL \clockTempMode|tempRef[2]~12_combout\ : std_logic;
SIGNAL \clockTempMode|tempRef[2]~13_combout\ : std_logic;
SIGNAL \clockTempMode|tempRef[1]~14_combout\ : std_logic;
SIGNAL \clockTempMode|tempRef[1]~15_combout\ : std_logic;
SIGNAL \clockTempMode|tempRef[0]~16_combout\ : std_logic;
SIGNAL \clockTempMode|tempRef[0]~17_combout\ : std_logic;
SIGNAL \histerese|Add1~1\ : std_logic;
SIGNAL \histerese|Add1~3\ : std_logic;
SIGNAL \histerese|Add1~5\ : std_logic;
SIGNAL \histerese|Add1~7\ : std_logic;
SIGNAL \histerese|Add1~9\ : std_logic;
SIGNAL \histerese|Add1~11\ : std_logic;
SIGNAL \histerese|Add1~13\ : std_logic;
SIGNAL \histerese|Add1~15\ : std_logic;
SIGNAL \histerese|Add1~16_combout\ : std_logic;
SIGNAL \histerese|Add1~14_combout\ : std_logic;
SIGNAL \ambiente|Add0~0_combout\ : std_logic;
SIGNAL \ambiente|s_countOff~0_combout\ : std_logic;
SIGNAL \ambiente|s_countOff~q\ : std_logic;
SIGNAL \ambiente|s_tempAmb[8]~0_combout\ : std_logic;
SIGNAL \ambiente|Add0~1\ : std_logic;
SIGNAL \ambiente|Add0~2_combout\ : std_logic;
SIGNAL \ambiente|Add0~3\ : std_logic;
SIGNAL \ambiente|Add0~4_combout\ : std_logic;
SIGNAL \ambiente|s_tempAmb[2]~3_combout\ : std_logic;
SIGNAL \ambiente|Add0~5\ : std_logic;
SIGNAL \ambiente|Add0~6_combout\ : std_logic;
SIGNAL \ambiente|Add0~7\ : std_logic;
SIGNAL \ambiente|Add0~8_combout\ : std_logic;
SIGNAL \ambiente|Add0~9\ : std_logic;
SIGNAL \ambiente|Add0~10_combout\ : std_logic;
SIGNAL \ambiente|s_tempAmb[5]~2_combout\ : std_logic;
SIGNAL \ambiente|Add0~11\ : std_logic;
SIGNAL \ambiente|Add0~12_combout\ : std_logic;
SIGNAL \ambiente|s_tempAmb[6]~1_combout\ : std_logic;
SIGNAL \ambiente|Add0~13\ : std_logic;
SIGNAL \ambiente|Add0~14_combout\ : std_logic;
SIGNAL \histerese|Add1~12_combout\ : std_logic;
SIGNAL \histerese|Add1~10_combout\ : std_logic;
SIGNAL \histerese|Add1~8_combout\ : std_logic;
SIGNAL \histerese|Add1~6_combout\ : std_logic;
SIGNAL \histerese|Add1~4_combout\ : std_logic;
SIGNAL \histerese|Add1~2_combout\ : std_logic;
SIGNAL \histerese|Add1~0_combout\ : std_logic;
SIGNAL \histerese|LessThan1~1_cout\ : std_logic;
SIGNAL \histerese|LessThan1~3_cout\ : std_logic;
SIGNAL \histerese|LessThan1~5_cout\ : std_logic;
SIGNAL \histerese|LessThan1~7_cout\ : std_logic;
SIGNAL \histerese|LessThan1~9_cout\ : std_logic;
SIGNAL \histerese|LessThan1~11_cout\ : std_logic;
SIGNAL \histerese|LessThan1~13_cout\ : std_logic;
SIGNAL \histerese|LessThan1~15_cout\ : std_logic;
SIGNAL \histerese|LessThan1~16_combout\ : std_logic;
SIGNAL \histerese|Add0~1\ : std_logic;
SIGNAL \histerese|Add0~3\ : std_logic;
SIGNAL \histerese|Add0~5\ : std_logic;
SIGNAL \histerese|Add0~7\ : std_logic;
SIGNAL \histerese|Add0~9\ : std_logic;
SIGNAL \histerese|Add0~11\ : std_logic;
SIGNAL \histerese|Add0~13\ : std_logic;
SIGNAL \histerese|Add0~14_combout\ : std_logic;
SIGNAL \histerese|Add0~12_combout\ : std_logic;
SIGNAL \histerese|Add0~10_combout\ : std_logic;
SIGNAL \histerese|Add0~8_combout\ : std_logic;
SIGNAL \histerese|Add0~6_combout\ : std_logic;
SIGNAL \histerese|Add0~4_combout\ : std_logic;
SIGNAL \histerese|Add0~2_combout\ : std_logic;
SIGNAL \histerese|Add0~0_combout\ : std_logic;
SIGNAL \histerese|LessThan0~1_cout\ : std_logic;
SIGNAL \histerese|LessThan0~3_cout\ : std_logic;
SIGNAL \histerese|LessThan0~5_cout\ : std_logic;
SIGNAL \histerese|LessThan0~7_cout\ : std_logic;
SIGNAL \histerese|LessThan0~9_cout\ : std_logic;
SIGNAL \histerese|LessThan0~11_cout\ : std_logic;
SIGNAL \histerese|LessThan0~13_cout\ : std_logic;
SIGNAL \histerese|LessThan0~15_cout\ : std_logic;
SIGNAL \histerese|LessThan0~16_combout\ : std_logic;
SIGNAL \histerese|s_led~0_combout\ : std_logic;
SIGNAL \histerese|s_led~q\ : std_logic;
SIGNAL \ambiente|Add0~15\ : std_logic;
SIGNAL \ambiente|Add0~16_combout\ : std_logic;
SIGNAL \muxShowModeTemp|tempOut[8]~0_combout\ : std_logic;
SIGNAL \muxShowModeTemp|tempOut[7]~1_combout\ : std_logic;
SIGNAL \muxShowModeTemp|tempOut[6]~2_combout\ : std_logic;
SIGNAL \muxShowModeTemp|tempOut[5]~3_combout\ : std_logic;
SIGNAL \muxShowModeTemp|tempOut[4]~4_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[54]~33_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[54]~32_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[53]~35_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[53]~34_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[52]~37_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[52]~36_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[51]~39_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[51]~38_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[50]~41_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[50]~40_combout\ : std_logic;
SIGNAL \muxShowModeTemp|tempOut[3]~5_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[49]~42_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[49]~43_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[62]~44_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[62]~54_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[61]~45_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[61]~55_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[60]~56_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[60]~46_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[59]~47_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[59]~57_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[58]~48_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[58]~49_combout\ : std_logic;
SIGNAL \muxShowModeTemp|tempOut[2]~6_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[57]~50_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[48]~52_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[48]~51_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|StageOut[57]~53_combout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[0]~26_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[4]~36\ : std_logic;
SIGNAL \muxShowModeTemp|count[5]~37_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[5]~38\ : std_logic;
SIGNAL \muxShowModeTemp|count[6]~39_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[6]~40\ : std_logic;
SIGNAL \muxShowModeTemp|count[7]~41_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[7]~42\ : std_logic;
SIGNAL \muxShowModeTemp|count[8]~43_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[8]~44\ : std_logic;
SIGNAL \muxShowModeTemp|count[9]~45_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[9]~46\ : std_logic;
SIGNAL \muxShowModeTemp|count[10]~47_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[10]~48\ : std_logic;
SIGNAL \muxShowModeTemp|count[11]~49_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[11]~50\ : std_logic;
SIGNAL \muxShowModeTemp|count[12]~51_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[12]~52\ : std_logic;
SIGNAL \muxShowModeTemp|count[13]~53_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[13]~54\ : std_logic;
SIGNAL \muxShowModeTemp|count[14]~55_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[14]~56\ : std_logic;
SIGNAL \muxShowModeTemp|count[15]~57_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[15]~58\ : std_logic;
SIGNAL \muxShowModeTemp|count[16]~59_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[16]~60\ : std_logic;
SIGNAL \muxShowModeTemp|count[17]~61_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[17]~62\ : std_logic;
SIGNAL \muxShowModeTemp|count[18]~63_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[18]~64\ : std_logic;
SIGNAL \muxShowModeTemp|count[19]~65_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[19]~66\ : std_logic;
SIGNAL \muxShowModeTemp|count[20]~67_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[20]~68\ : std_logic;
SIGNAL \muxShowModeTemp|count[21]~69_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[21]~70\ : std_logic;
SIGNAL \muxShowModeTemp|count[22]~71_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[22]~72\ : std_logic;
SIGNAL \muxShowModeTemp|count[23]~73_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[23]~74\ : std_logic;
SIGNAL \muxShowModeTemp|count[24]~75_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[24]~76\ : std_logic;
SIGNAL \muxShowModeTemp|count[25]~77_combout\ : std_logic;
SIGNAL \muxShowModeTemp|Equal1~1_combout\ : std_logic;
SIGNAL \muxShowModeTemp|Equal1~3_combout\ : std_logic;
SIGNAL \muxShowModeTemp|Equal1~2_combout\ : std_logic;
SIGNAL \muxShowModeTemp|Equal1~4_combout\ : std_logic;
SIGNAL \muxShowModeTemp|Equal1~0_combout\ : std_logic;
SIGNAL \muxShowModeTemp|Equal0~1_combout\ : std_logic;
SIGNAL \muxShowModeTemp|Equal0~0_combout\ : std_logic;
SIGNAL \muxShowModeTemp|Equal0~2_combout\ : std_logic;
SIGNAL \muxShowModeTemp|Equal1~5_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[25]~28_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[0]~27\ : std_logic;
SIGNAL \muxShowModeTemp|count[1]~29_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[1]~30\ : std_logic;
SIGNAL \muxShowModeTemp|count[2]~31_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[2]~32\ : std_logic;
SIGNAL \muxShowModeTemp|count[3]~33_combout\ : std_logic;
SIGNAL \muxShowModeTemp|count[3]~34\ : std_logic;
SIGNAL \muxShowModeTemp|count[4]~35_combout\ : std_logic;
SIGNAL \muxShowModeTemp|Equal0~4_combout\ : std_logic;
SIGNAL \muxShowModeTemp|Equal0~5_combout\ : std_logic;
SIGNAL \muxShowModeTemp|Equal0~6_combout\ : std_logic;
SIGNAL \muxShowModeTemp|Equal0~7_combout\ : std_logic;
SIGNAL \muxShowModeTemp|s_onOff~0_combout\ : std_logic;
SIGNAL \muxShowModeTemp|Equal0~3_combout\ : std_logic;
SIGNAL \muxShowModeTemp|s_onOff~1_combout\ : std_logic;
SIGNAL \muxShowModeTemp|s_onOff~q\ : std_logic;
SIGNAL \decoder2|decOut_n~0_combout\ : std_logic;
SIGNAL \decoder2|decOut_n~1_combout\ : std_logic;
SIGNAL \decoder2|decOut_n~2_combout\ : std_logic;
SIGNAL \decoder2|decOut_n[3]~3_combout\ : std_logic;
SIGNAL \decoder2|decOut_n~4_combout\ : std_logic;
SIGNAL \decoder2|decOut_n~5_combout\ : std_logic;
SIGNAL \decoder2|decOut_n[6]~6_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[17]~48_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[16]~51_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[15]~52_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[15]~53_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[18]~46_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[18]~47_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[23]~54_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[23]~81_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[22]~55_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[22]~82_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[21]~56_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[21]~57_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[20]~58_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[20]~59_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[28]~78_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[28]~60_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[27]~83_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[26]~63_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[25]~65_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[25]~64_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[32]~84_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[31]~68_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[31]~69_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[30]~70_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[30]~71_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[33]~66_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[33]~79_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[38]~72_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[38]~80_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[37]~73_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[37]~85_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[36]~74_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[36]~75_combout\ : std_logic;
SIGNAL \muxShowModeTemp|tempOut[1]~7_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[35]~76_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|StageOut[35]~77_combout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[60]~38_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[59]~39_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[58]~40_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[57]~41_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[57]~42_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[56]~43_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[56]~44_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[55]~45_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[55]~46_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[54]~47_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[54]~48_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[70]~53_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[70]~62_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[69]~63_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[69]~54_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[68]~64_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[68]~55_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[67]~67_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[67]~56_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[66]~57_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[66]~68_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[65]~49_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[65]~65_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[64]~66_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[64]~50_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[63]~51_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[63]~52_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\ : std_logic;
SIGNAL \decoder1|decOut_n~0_combout\ : std_logic;
SIGNAL \decoder1|decOut_n~1_combout\ : std_logic;
SIGNAL \decoder1|decOut_n~2_combout\ : std_logic;
SIGNAL \decoder1|decOut_n~3_combout\ : std_logic;
SIGNAL \decoder1|decOut_n~4_combout\ : std_logic;
SIGNAL \decoder1|decOut_n~5_combout\ : std_logic;
SIGNAL \decoder1|decOut_n~6_combout\ : std_logic;
SIGNAL \decoder1|Equal0~0_combout\ : std_logic;
SIGNAL \decoder1|decOut_n[3]~7_combout\ : std_logic;
SIGNAL \decoder1|decOut_n[6]~10_combout\ : std_logic;
SIGNAL \decoder1|decOut_n[6]~11_combout\ : std_logic;
SIGNAL \decoder1|decOut_n[3]~8_combout\ : std_logic;
SIGNAL \decoder1|decOut_n[3]~9_combout\ : std_logic;
SIGNAL \decoder1|decOut_n[3]~12_combout\ : std_logic;
SIGNAL \decoder1|decOut_n~13_combout\ : std_logic;
SIGNAL \decoder1|decOut_n~14_combout\ : std_logic;
SIGNAL \decoder1|decOut_n~15_combout\ : std_logic;
SIGNAL \decoder1|decOut_n~16_combout\ : std_logic;
SIGNAL \decoder1|decOut_n[6]~17_combout\ : std_logic;
SIGNAL \decoder1|decOut_n[6]~18_combout\ : std_logic;
SIGNAL \muxShowModeTemp|tempOut[0]~8_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[30]~73_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[30]~72_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[29]~75_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[29]~74_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[28]~77_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[28]~76_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[27]~79_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[27]~78_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[40]~129_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[40]~80_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[39]~81_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[39]~130_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[38]~131_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[38]~82_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[37]~83_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[37]~84_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[36]~86_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[36]~85_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[50]~117_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[50]~87_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[49]~118_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[49]~88_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[48]~89_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[48]~119_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[47]~132_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[47]~90_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[46]~92_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[46]~91_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[45]~94_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[45]~93_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[54]~102_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[54]~103_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[60]~120_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[60]~95_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[59]~121_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[58]~122_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[57]~123_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[57]~98_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[56]~133_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[56]~99_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[55]~101_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[55]~100_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[64]~106_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[64]~105_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[63]~107_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[63]~108_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[70]~124_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[70]~109_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[69]~110_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[69]~125_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[68]~111_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[68]~126_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[67]~127_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[67]~112_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[66]~128_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[65]~134_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[65]~104_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\ : std_logic;
SIGNAL \decoder0|decOut_n~0_combout\ : std_logic;
SIGNAL \decoder0|decOut_n~1_combout\ : std_logic;
SIGNAL \decoder0|decOut_n~3_combout\ : std_logic;
SIGNAL \decoder0|decOut_n~2_combout\ : std_logic;
SIGNAL \decoder0|decOut_n~4_combout\ : std_logic;
SIGNAL \decoder0|decOut_n[3]~5_combout\ : std_logic;
SIGNAL \decoder0|decOut_n~6_combout\ : std_logic;
SIGNAL \decoder0|decOut_n[3]~7_combout\ : std_logic;
SIGNAL \decoder0|Equal0~0_combout\ : std_logic;
SIGNAL \decoder0|decOut_n[3]~11_combout\ : std_logic;
SIGNAL \decoder0|decOut_n[3]~8_combout\ : std_logic;
SIGNAL \decoder0|decOut_n[3]~9_combout\ : std_logic;
SIGNAL \decoder0|decOut_n[3]~10_combout\ : std_logic;
SIGNAL \decoder0|decOut_n[3]~12_combout\ : std_logic;
SIGNAL \decoder0|decOut_n~13_combout\ : std_logic;
SIGNAL \decoder0|decOut_n~14_combout\ : std_logic;
SIGNAL \decoder0|decOut_n~15_combout\ : std_logic;
SIGNAL \decoder0|decOut_n~16_combout\ : std_logic;
SIGNAL \decoder0|decOut_n[3]~18_combout\ : std_logic;
SIGNAL \decoder0|decOut_n[6]~17_combout\ : std_logic;
SIGNAL \decoder0|decOut_n[6]~19_combout\ : std_logic;
SIGNAL \bin3|decOut_n~2_combout\ : std_logic;
SIGNAL \blinkClk|Add0~0_combout\ : std_logic;
SIGNAL \blinkClk|s_count[5]~11_combout\ : std_logic;
SIGNAL \blinkClk|Add0~1\ : std_logic;
SIGNAL \blinkClk|Add0~2_combout\ : std_logic;
SIGNAL \blinkClk|Add0~3\ : std_logic;
SIGNAL \blinkClk|Add0~4_combout\ : std_logic;
SIGNAL \blinkClk|Add0~5\ : std_logic;
SIGNAL \blinkClk|Add0~6_combout\ : std_logic;
SIGNAL \blinkClk|Add0~7\ : std_logic;
SIGNAL \blinkClk|Add0~8_combout\ : std_logic;
SIGNAL \blinkClk|Add0~9\ : std_logic;
SIGNAL \blinkClk|Add0~10_combout\ : std_logic;
SIGNAL \blinkClk|Equal3~3_combout\ : std_logic;
SIGNAL \blinkClk|Add0~11\ : std_logic;
SIGNAL \blinkClk|Add0~12_combout\ : std_logic;
SIGNAL \blinkClk|Equal4~0_combout\ : std_logic;
SIGNAL \blinkClk|Add0~13\ : std_logic;
SIGNAL \blinkClk|Add0~15\ : std_logic;
SIGNAL \blinkClk|Add0~16_combout\ : std_logic;
SIGNAL \blinkClk|Add0~17\ : std_logic;
SIGNAL \blinkClk|Add0~18_combout\ : std_logic;
SIGNAL \blinkClk|Add0~19\ : std_logic;
SIGNAL \blinkClk|Add0~20_combout\ : std_logic;
SIGNAL \blinkClk|Add0~21\ : std_logic;
SIGNAL \blinkClk|Add0~22_combout\ : std_logic;
SIGNAL \blinkClk|Add0~23\ : std_logic;
SIGNAL \blinkClk|Add0~24_combout\ : std_logic;
SIGNAL \blinkClk|s_count~15_combout\ : std_logic;
SIGNAL \blinkClk|Add0~33\ : std_logic;
SIGNAL \blinkClk|Add0~34_combout\ : std_logic;
SIGNAL \blinkClk|s_count~13_combout\ : std_logic;
SIGNAL \blinkClk|Add0~35\ : std_logic;
SIGNAL \blinkClk|Add0~36_combout\ : std_logic;
SIGNAL \blinkClk|Add0~37\ : std_logic;
SIGNAL \blinkClk|Add0~38_combout\ : std_logic;
SIGNAL \blinkClk|s_count~17_combout\ : std_logic;
SIGNAL \blinkClk|Equal4~2_combout\ : std_logic;
SIGNAL \blinkClk|Add0~39\ : std_logic;
SIGNAL \blinkClk|Add0~40_combout\ : std_logic;
SIGNAL \blinkClk|s_count~18_combout\ : std_logic;
SIGNAL \blinkClk|Add0~41\ : std_logic;
SIGNAL \blinkClk|Add0~42_combout\ : std_logic;
SIGNAL \blinkClk|s_count~20_combout\ : std_logic;
SIGNAL \blinkClk|Add0~43\ : std_logic;
SIGNAL \blinkClk|Add0~44_combout\ : std_logic;
SIGNAL \blinkClk|s_count~21_combout\ : std_logic;
SIGNAL \blinkClk|Add0~45\ : std_logic;
SIGNAL \blinkClk|Add0~46_combout\ : std_logic;
SIGNAL \blinkClk|s_count~22_combout\ : std_logic;
SIGNAL \blinkClk|Add0~47\ : std_logic;
SIGNAL \blinkClk|Add0~48_combout\ : std_logic;
SIGNAL \blinkClk|Add0~49\ : std_logic;
SIGNAL \blinkClk|Add0~50_combout\ : std_logic;
SIGNAL \blinkClk|s_count~19_combout\ : std_logic;
SIGNAL \blinkClk|Equal4~1_combout\ : std_logic;
SIGNAL \blinkClk|Equal4~3_combout\ : std_logic;
SIGNAL \blinkClk|Equal4~4_combout\ : std_logic;
SIGNAL \blinkClk|Add0~25\ : std_logic;
SIGNAL \blinkClk|Add0~26_combout\ : std_logic;
SIGNAL \blinkClk|s_count~10_combout\ : std_logic;
SIGNAL \blinkClk|Add0~27\ : std_logic;
SIGNAL \blinkClk|Add0~28_combout\ : std_logic;
SIGNAL \blinkClk|s_count~16_combout\ : std_logic;
SIGNAL \blinkClk|Add0~29\ : std_logic;
SIGNAL \blinkClk|Add0~30_combout\ : std_logic;
SIGNAL \blinkClk|s_count~12_combout\ : std_logic;
SIGNAL \blinkClk|Add0~31\ : std_logic;
SIGNAL \blinkClk|Add0~32_combout\ : std_logic;
SIGNAL \blinkClk|Equal3~1_combout\ : std_logic;
SIGNAL \blinkClk|Equal3~0_combout\ : std_logic;
SIGNAL \blinkClk|Equal3~2_combout\ : std_logic;
SIGNAL \blinkClk|Add0~14_combout\ : std_logic;
SIGNAL \blinkClk|s_count~14_combout\ : std_logic;
SIGNAL \blinkClk|Equal3~4_combout\ : std_logic;
SIGNAL \blinkClk|Equal3~5_combout\ : std_logic;
SIGNAL \blinkClk|Equal3~6_combout\ : std_logic;
SIGNAL \blinkClk|Equal3~7_combout\ : std_logic;
SIGNAL \blinkClk|Equal3~8_combout\ : std_logic;
SIGNAL \blinkClk|Equal4~5_combout\ : std_logic;
SIGNAL \blinkClk|blinkOuthours~0_combout\ : std_logic;
SIGNAL \blinkClk|blinkOuthours~1_combout\ : std_logic;
SIGNAL \blinkClk|blinkOuthours~q\ : std_logic;
SIGNAL \bin3|decOut_n~4_combout\ : std_logic;
SIGNAL \bin3|decOut_n[3]~3_combout\ : std_logic;
SIGNAL \bin3|decOut_n~5_combout\ : std_logic;
SIGNAL \bin3|decOut_n~6_combout\ : std_logic;
SIGNAL \bin3|decOut_n[1]~7_combout\ : std_logic;
SIGNAL \bin3|decOut_n[1]~8_combout\ : std_logic;
SIGNAL \bin3|decOut_n~9_combout\ : std_logic;
SIGNAL \bin3|decOut_n~10_combout\ : std_logic;
SIGNAL \bin3|decOut_n[3]~11_combout\ : std_logic;
SIGNAL \bin3|decOut_n[3]~12_combout\ : std_logic;
SIGNAL \bin3|decOut_n[3]~13_combout\ : std_logic;
SIGNAL \bin3|decOut_n[6]~15_combout\ : std_logic;
SIGNAL \bin3|decOut_n[4]~14_combout\ : std_logic;
SIGNAL \bin3|decOut_n[4]~16_combout\ : std_logic;
SIGNAL \bin3|decOut_n~17_combout\ : std_logic;
SIGNAL \bin3|decOut_n~20_combout\ : std_logic;
SIGNAL \bin3|decOut_n[6]~18_combout\ : std_logic;
SIGNAL \bin3|decOut_n[6]~19_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[21]~24_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[21]~25_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[20]~26_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[20]~27_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[19]~29_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[19]~28_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[18]~30_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[18]~31_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[28]~43_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[28]~37_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[27]~44_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[27]~38_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[26]~32_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[25]~33_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[25]~34_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[24]~36_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[24]~35_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\ : std_logic;
SIGNAL \bin2|decOut_n~0_combout\ : std_logic;
SIGNAL \bin2|decOut_n~1_combout\ : std_logic;
SIGNAL \bin2|decOut_n~2_combout\ : std_logic;
SIGNAL \bin2|decOut_n~3_combout\ : std_logic;
SIGNAL \bin2|decOut_n~4_combout\ : std_logic;
SIGNAL \bin2|decOut_n~5_combout\ : std_logic;
SIGNAL \bin2|decOut_n[3]~7_combout\ : std_logic;
SIGNAL \bin2|decOut_n[3]~6_combout\ : std_logic;
SIGNAL \bin2|Equal0~0_combout\ : std_logic;
SIGNAL \bin2|decOut_n[3]~8_combout\ : std_logic;
SIGNAL \bin2|decOut_n~9_combout\ : std_logic;
SIGNAL \bin2|decOut_n~10_combout\ : std_logic;
SIGNAL \bin2|decOut_n~11_combout\ : std_logic;
SIGNAL \bin2|decOut_n~12_combout\ : std_logic;
SIGNAL \bin2|decOut_n[6]~13_combout\ : std_logic;
SIGNAL \bin2|decOut_n[6]~14_combout\ : std_logic;
SIGNAL \blinkClk|blinkOutmin~0_combout\ : std_logic;
SIGNAL \blinkClk|blinkOutmin~1_combout\ : std_logic;
SIGNAL \blinkClk|blinkOutmin~q\ : std_logic;
SIGNAL \bin1|decOut_n[3]~12_combout\ : std_logic;
SIGNAL \bin1|decOut_n~13_combout\ : std_logic;
SIGNAL \bin1|decOut_n~14_combout\ : std_logic;
SIGNAL \bin1|decOut_n~11_combout\ : std_logic;
SIGNAL \bin1|decOut_n~15_combout\ : std_logic;
SIGNAL \bin1|decOut_n[1]~16_combout\ : std_logic;
SIGNAL \bin1|decOut_n[1]~17_combout\ : std_logic;
SIGNAL \bin1|decOut_n~6_combout\ : std_logic;
SIGNAL \bin1|decOut_n~28_combout\ : std_logic;
SIGNAL \bin1|decOut_n[3]~18_combout\ : std_logic;
SIGNAL \bin1|decOut_n[3]~19_combout\ : std_logic;
SIGNAL \bin1|decOut_n[3]~20_combout\ : std_logic;
SIGNAL \bin1|decOut_n[4]~21_combout\ : std_logic;
SIGNAL \bin1|decOut_n[6]~22_combout\ : std_logic;
SIGNAL \bin1|decOut_n[4]~23_combout\ : std_logic;
SIGNAL \bin1|decOut_n~24_combout\ : std_logic;
SIGNAL \bin1|decOut_n~27_combout\ : std_logic;
SIGNAL \bin1|decOut_n[6]~25_combout\ : std_logic;
SIGNAL \bin1|decOut_n[6]~26_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[21]~24_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[21]~25_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[20]~27_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[20]~26_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[19]~29_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[19]~28_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[18]~30_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[18]~31_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[24]~35_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[24]~36_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[28]~37_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[28]~43_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[27]~44_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[27]~38_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[26]~32_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[25]~34_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[25]~33_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\ : std_logic;
SIGNAL \Bin0|decOut_n~0_combout\ : std_logic;
SIGNAL \Bin0|decOut_n~1_combout\ : std_logic;
SIGNAL \Bin0|decOut_n~2_combout\ : std_logic;
SIGNAL \Bin0|decOut_n~3_combout\ : std_logic;
SIGNAL \Bin0|decOut_n~4_combout\ : std_logic;
SIGNAL \Bin0|decOut_n~5_combout\ : std_logic;
SIGNAL \Bin0|decOut_n[6]~6_combout\ : std_logic;
SIGNAL \Bin0|decOut_n[3]~7_combout\ : std_logic;
SIGNAL \Bin0|Equal0~0_combout\ : std_logic;
SIGNAL \Bin0|decOut_n[3]~8_combout\ : std_logic;
SIGNAL \Bin0|decOut_n~9_combout\ : std_logic;
SIGNAL \Bin0|decOut_n~10_combout\ : std_logic;
SIGNAL \Bin0|decOut_n~11_combout\ : std_logic;
SIGNAL \Bin0|decOut_n~12_combout\ : std_logic;
SIGNAL \Bin0|decOut_n[6]~13_combout\ : std_logic;
SIGNAL \Bin0|decOut_n[6]~14_combout\ : std_logic;
SIGNAL \tempMode|ledMode[6]~feeder_combout\ : std_logic;
SIGNAL \changeTemp|tempComfort\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \muxShowModeTemp|count\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \pulseGenerator|times\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \changeTemp|tempFrezze\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ambiente|s_tempAmb\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \tempMode|mode\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \muxShowModeTemp|tempOut\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \changeTemp|tempEconomy\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \clock24|hours_count\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \clock24|min_count\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \tempMode|ledMode\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \modeClk|mode\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \blinkClk|s_count\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \Debouncer1|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \Debouncer0|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \Debouncer3|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \pulseGenerator|counter3\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \pulseGenerator|counter1\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \pulseGenerator|counter4\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \Debouncer2|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_SW <= SW;
ww_KEY <= KEY;
HEX7 <= ww_HEX7;
HEX6 <= ww_HEX6;
HEX5 <= ww_HEX5;
HEX3 <= ww_HEX3;
HEX2 <= ww_HEX2;
HEX1 <= ww_HEX1;
HEX0 <= ww_HEX0;
LEDG <= ww_LEDG;
LEDR <= ww_LEDR;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \decoder2|decOut_n~0_combout\,
	devoe => ww_devoe,
	o => \HEX7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \decoder2|decOut_n~1_combout\,
	devoe => ww_devoe,
	o => \HEX7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \decoder2|decOut_n~2_combout\,
	devoe => ww_devoe,
	o => \HEX7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \decoder2|decOut_n[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \decoder2|decOut_n~4_combout\,
	devoe => ww_devoe,
	o => \HEX7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \decoder2|decOut_n~5_combout\,
	devoe => ww_devoe,
	o => \HEX7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \decoder2|decOut_n[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX7[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \decoder1|decOut_n~1_combout\,
	devoe => ww_devoe,
	o => \HEX6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \decoder1|decOut_n~4_combout\,
	devoe => ww_devoe,
	o => \HEX6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \decoder1|decOut_n~6_combout\,
	devoe => ww_devoe,
	o => \HEX6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \decoder1|decOut_n[3]~12_combout\,
	devoe => ww_devoe,
	o => \HEX6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \decoder1|decOut_n~14_combout\,
	devoe => ww_devoe,
	o => \HEX6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \decoder1|decOut_n~16_combout\,
	devoe => ww_devoe,
	o => \HEX6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \decoder1|decOut_n[6]~18_combout\,
	devoe => ww_devoe,
	o => \HEX6[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \decoder0|decOut_n~1_combout\,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \decoder0|decOut_n~4_combout\,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \decoder0|decOut_n~6_combout\,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \decoder0|decOut_n[3]~12_combout\,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \decoder0|decOut_n~14_combout\,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \decoder0|decOut_n~16_combout\,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \decoder0|decOut_n[6]~19_combout\,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bin3|decOut_n~6_combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bin3|decOut_n[1]~8_combout\,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bin3|decOut_n~10_combout\,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bin3|decOut_n[3]~13_combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bin3|decOut_n[4]~16_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bin3|decOut_n~20_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bin3|decOut_n[6]~19_combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bin2|decOut_n~1_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bin2|decOut_n~3_combout\,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bin2|decOut_n~5_combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bin2|decOut_n[3]~8_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bin2|decOut_n~10_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bin2|decOut_n~12_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bin2|decOut_n[6]~14_combout\,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bin1|decOut_n~15_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bin1|decOut_n[1]~17_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bin1|decOut_n~28_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bin1|decOut_n[3]~20_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bin1|decOut_n[4]~23_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bin1|decOut_n~27_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bin1|decOut_n[6]~26_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin0|decOut_n~1_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin0|decOut_n~3_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin0|decOut_n~5_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin0|decOut_n[3]~8_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin0|decOut_n~10_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin0|decOut_n~12_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin0|decOut_n[6]~14_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X107_Y73_N9
\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \tempMode|ledMode\(0),
	devoe => ww_devoe,
	o => \LEDG[0]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\LEDG[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[1]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\LEDG[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[2]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\LEDG[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \tempMode|ledMode\(3),
	devoe => ww_devoe,
	o => \LEDG[3]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\LEDG[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[4]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\LEDG[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\LEDG[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \tempMode|ledMode\(6),
	devoe => ww_devoe,
	o => \LEDG[6]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \histerese|s_led~q\,
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X90_Y29_N10
\Debouncer1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~0_combout\ = \Debouncer1|s_debounceCnt\(0) $ (VCC)
-- \Debouncer1|Add0~1\ = CARRY(\Debouncer1|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(0),
	datad => VCC,
	combout => \Debouncer1|Add0~0_combout\,
	cout => \Debouncer1|Add0~1\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LCCOMB_X88_Y29_N16
\Debouncer1|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_dirtyIn~0_combout\ = !\KEY[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[1]~input_o\,
	combout => \Debouncer1|s_dirtyIn~0_combout\);

-- Location: FF_X88_Y29_N17
\Debouncer1|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_dirtyIn~q\);

-- Location: FF_X89_Y29_N7
\Debouncer1|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Debouncer1|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_previousIn~q\);

-- Location: LCCOMB_X90_Y29_N18
\Debouncer1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~8_combout\ = (\Debouncer1|s_debounceCnt\(4) & ((GND) # (!\Debouncer1|Add0~7\))) # (!\Debouncer1|s_debounceCnt\(4) & (\Debouncer1|Add0~7\ $ (GND)))
-- \Debouncer1|Add0~9\ = CARRY((\Debouncer1|s_debounceCnt\(4)) # (!\Debouncer1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(4),
	datad => VCC,
	cin => \Debouncer1|Add0~7\,
	combout => \Debouncer1|Add0~8_combout\,
	cout => \Debouncer1|Add0~9\);

-- Location: LCCOMB_X90_Y29_N20
\Debouncer1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~10_combout\ = (\Debouncer1|s_debounceCnt\(5) & (\Debouncer1|Add0~9\ & VCC)) # (!\Debouncer1|s_debounceCnt\(5) & (!\Debouncer1|Add0~9\))
-- \Debouncer1|Add0~11\ = CARRY((!\Debouncer1|s_debounceCnt\(5) & !\Debouncer1|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer1|s_debounceCnt\(5),
	datad => VCC,
	cin => \Debouncer1|Add0~9\,
	combout => \Debouncer1|Add0~10_combout\,
	cout => \Debouncer1|Add0~11\);

-- Location: LCCOMB_X89_Y29_N22
\Debouncer1|s_debounceCnt~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt~27_combout\ = (\Debouncer1|Add0~10_combout\ & \Debouncer1|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|Add0~10_combout\,
	datac => \Debouncer1|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer1|s_debounceCnt~27_combout\);

-- Location: FF_X89_Y29_N23
\Debouncer1|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt~27_combout\,
	ena => \Debouncer1|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(5));

-- Location: LCCOMB_X90_Y29_N22
\Debouncer1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~12_combout\ = (\Debouncer1|s_debounceCnt\(6) & ((GND) # (!\Debouncer1|Add0~11\))) # (!\Debouncer1|s_debounceCnt\(6) & (\Debouncer1|Add0~11\ $ (GND)))
-- \Debouncer1|Add0~13\ = CARRY((\Debouncer1|s_debounceCnt\(6)) # (!\Debouncer1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(6),
	datad => VCC,
	cin => \Debouncer1|Add0~11\,
	combout => \Debouncer1|Add0~12_combout\,
	cout => \Debouncer1|Add0~13\);

-- Location: LCCOMB_X89_Y29_N26
\Debouncer1|s_debounceCnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt~1_combout\ = (\Debouncer1|s_debounceCnt[13]~0_combout\ & ((\Debouncer1|Add0~12_combout\) # (!\Debouncer1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer1|Add0~12_combout\,
	datac => \Debouncer1|s_previousIn~q\,
	datad => \Debouncer1|s_debounceCnt[13]~0_combout\,
	combout => \Debouncer1|s_debounceCnt~1_combout\);

-- Location: FF_X89_Y29_N27
\Debouncer1|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt~1_combout\,
	ena => \Debouncer1|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(6));

-- Location: LCCOMB_X90_Y29_N24
\Debouncer1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~14_combout\ = (\Debouncer1|s_debounceCnt\(7) & (\Debouncer1|Add0~13\ & VCC)) # (!\Debouncer1|s_debounceCnt\(7) & (!\Debouncer1|Add0~13\))
-- \Debouncer1|Add0~15\ = CARRY((!\Debouncer1|s_debounceCnt\(7) & !\Debouncer1|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(7),
	datad => VCC,
	cin => \Debouncer1|Add0~13\,
	combout => \Debouncer1|Add0~14_combout\,
	cout => \Debouncer1|Add0~15\);

-- Location: LCCOMB_X89_Y29_N14
\Debouncer1|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt~12_combout\ = (\Debouncer1|Add0~14_combout\ & \Debouncer1|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer1|Add0~14_combout\,
	datac => \Debouncer1|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer1|s_debounceCnt~12_combout\);

-- Location: FF_X89_Y29_N15
\Debouncer1|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt~12_combout\,
	ena => \Debouncer1|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(7));

-- Location: LCCOMB_X90_Y29_N26
\Debouncer1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~16_combout\ = (\Debouncer1|s_debounceCnt\(8) & ((GND) # (!\Debouncer1|Add0~15\))) # (!\Debouncer1|s_debounceCnt\(8) & (\Debouncer1|Add0~15\ $ (GND)))
-- \Debouncer1|Add0~17\ = CARRY((\Debouncer1|s_debounceCnt\(8)) # (!\Debouncer1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(8),
	datad => VCC,
	cin => \Debouncer1|Add0~15\,
	combout => \Debouncer1|Add0~16_combout\,
	cout => \Debouncer1|Add0~17\);

-- Location: LCCOMB_X88_Y29_N28
\Debouncer1|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt~13_combout\ = (\Debouncer1|s_debounceCnt[13]~0_combout\ & ((\Debouncer1|Add0~16_combout\) # (!\Debouncer1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_previousIn~q\,
	datac => \Debouncer1|s_debounceCnt[13]~0_combout\,
	datad => \Debouncer1|Add0~16_combout\,
	combout => \Debouncer1|s_debounceCnt~13_combout\);

-- Location: FF_X88_Y29_N29
\Debouncer1|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt~13_combout\,
	ena => \Debouncer1|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(8));

-- Location: LCCOMB_X90_Y29_N28
\Debouncer1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~18_combout\ = (\Debouncer1|s_debounceCnt\(9) & (\Debouncer1|Add0~17\ & VCC)) # (!\Debouncer1|s_debounceCnt\(9) & (!\Debouncer1|Add0~17\))
-- \Debouncer1|Add0~19\ = CARRY((!\Debouncer1|s_debounceCnt\(9) & !\Debouncer1|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(9),
	datad => VCC,
	cin => \Debouncer1|Add0~17\,
	combout => \Debouncer1|Add0~18_combout\,
	cout => \Debouncer1|Add0~19\);

-- Location: LCCOMB_X88_Y29_N22
\Debouncer1|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt~14_combout\ = (\Debouncer1|s_debounceCnt[13]~0_combout\ & ((\Debouncer1|Add0~18_combout\) # (!\Debouncer1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_previousIn~q\,
	datac => \Debouncer1|s_debounceCnt[13]~0_combout\,
	datad => \Debouncer1|Add0~18_combout\,
	combout => \Debouncer1|s_debounceCnt~14_combout\);

-- Location: FF_X88_Y29_N23
\Debouncer1|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt~14_combout\,
	ena => \Debouncer1|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(9));

-- Location: LCCOMB_X90_Y29_N30
\Debouncer1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~20_combout\ = (\Debouncer1|s_debounceCnt\(10) & ((GND) # (!\Debouncer1|Add0~19\))) # (!\Debouncer1|s_debounceCnt\(10) & (\Debouncer1|Add0~19\ $ (GND)))
-- \Debouncer1|Add0~21\ = CARRY((\Debouncer1|s_debounceCnt\(10)) # (!\Debouncer1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer1|s_debounceCnt\(10),
	datad => VCC,
	cin => \Debouncer1|Add0~19\,
	combout => \Debouncer1|Add0~20_combout\,
	cout => \Debouncer1|Add0~21\);

-- Location: LCCOMB_X89_Y29_N20
\Debouncer1|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt~15_combout\ = (\Debouncer1|Add0~20_combout\ & \Debouncer1|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|Add0~20_combout\,
	datac => \Debouncer1|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer1|s_debounceCnt~15_combout\);

-- Location: FF_X89_Y29_N21
\Debouncer1|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt~15_combout\,
	ena => \Debouncer1|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(10));

-- Location: LCCOMB_X90_Y28_N0
\Debouncer1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~22_combout\ = (\Debouncer1|s_debounceCnt\(11) & (\Debouncer1|Add0~21\ & VCC)) # (!\Debouncer1|s_debounceCnt\(11) & (!\Debouncer1|Add0~21\))
-- \Debouncer1|Add0~23\ = CARRY((!\Debouncer1|s_debounceCnt\(11) & !\Debouncer1|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer1|s_debounceCnt\(11),
	datad => VCC,
	cin => \Debouncer1|Add0~21\,
	combout => \Debouncer1|Add0~22_combout\,
	cout => \Debouncer1|Add0~23\);

-- Location: LCCOMB_X90_Y28_N2
\Debouncer1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~24_combout\ = (\Debouncer1|s_debounceCnt\(12) & ((GND) # (!\Debouncer1|Add0~23\))) # (!\Debouncer1|s_debounceCnt\(12) & (\Debouncer1|Add0~23\ $ (GND)))
-- \Debouncer1|Add0~25\ = CARRY((\Debouncer1|s_debounceCnt\(12)) # (!\Debouncer1|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer1|s_debounceCnt\(12),
	datad => VCC,
	cin => \Debouncer1|Add0~23\,
	combout => \Debouncer1|Add0~24_combout\,
	cout => \Debouncer1|Add0~25\);

-- Location: LCCOMB_X90_Y28_N24
\Debouncer1|s_debounceCnt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt~10_combout\ = (\Debouncer1|Add0~24_combout\ & \Debouncer1|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer1|Add0~24_combout\,
	datad => \Debouncer1|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer1|s_debounceCnt~10_combout\);

-- Location: FF_X90_Y28_N25
\Debouncer1|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt~10_combout\,
	ena => \Debouncer1|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(12));

-- Location: LCCOMB_X90_Y28_N4
\Debouncer1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~26_combout\ = (\Debouncer1|s_debounceCnt\(13) & (\Debouncer1|Add0~25\ & VCC)) # (!\Debouncer1|s_debounceCnt\(13) & (!\Debouncer1|Add0~25\))
-- \Debouncer1|Add0~27\ = CARRY((!\Debouncer1|s_debounceCnt\(13) & !\Debouncer1|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(13),
	datad => VCC,
	cin => \Debouncer1|Add0~25\,
	combout => \Debouncer1|Add0~26_combout\,
	cout => \Debouncer1|Add0~27\);

-- Location: LCCOMB_X90_Y28_N30
\Debouncer1|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt~11_combout\ = (\Debouncer1|Add0~26_combout\ & \Debouncer1|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer1|Add0~26_combout\,
	datad => \Debouncer1|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer1|s_debounceCnt~11_combout\);

-- Location: FF_X90_Y28_N31
\Debouncer1|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt~11_combout\,
	ena => \Debouncer1|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(13));

-- Location: LCCOMB_X90_Y28_N6
\Debouncer1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~28_combout\ = (\Debouncer1|s_debounceCnt\(14) & ((GND) # (!\Debouncer1|Add0~27\))) # (!\Debouncer1|s_debounceCnt\(14) & (\Debouncer1|Add0~27\ $ (GND)))
-- \Debouncer1|Add0~29\ = CARRY((\Debouncer1|s_debounceCnt\(14)) # (!\Debouncer1|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(14),
	datad => VCC,
	cin => \Debouncer1|Add0~27\,
	combout => \Debouncer1|Add0~28_combout\,
	cout => \Debouncer1|Add0~29\);

-- Location: LCCOMB_X88_Y29_N4
\Debouncer1|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt~17_combout\ = (\Debouncer1|s_debounceCnt[13]~0_combout\ & ((\Debouncer1|Add0~28_combout\) # (!\Debouncer1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_previousIn~q\,
	datac => \Debouncer1|s_debounceCnt[13]~0_combout\,
	datad => \Debouncer1|Add0~28_combout\,
	combout => \Debouncer1|s_debounceCnt~17_combout\);

-- Location: FF_X88_Y29_N5
\Debouncer1|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt~17_combout\,
	ena => \Debouncer1|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(14));

-- Location: LCCOMB_X90_Y28_N8
\Debouncer1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~30_combout\ = (\Debouncer1|s_debounceCnt\(15) & (\Debouncer1|Add0~29\ & VCC)) # (!\Debouncer1|s_debounceCnt\(15) & (!\Debouncer1|Add0~29\))
-- \Debouncer1|Add0~31\ = CARRY((!\Debouncer1|s_debounceCnt\(15) & !\Debouncer1|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(15),
	datad => VCC,
	cin => \Debouncer1|Add0~29\,
	combout => \Debouncer1|Add0~30_combout\,
	cout => \Debouncer1|Add0~31\);

-- Location: LCCOMB_X89_Y28_N16
\Debouncer1|s_debounceCnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt~5_combout\ = (\Debouncer1|Add0~30_combout\ & \Debouncer1|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer1|Add0~30_combout\,
	datac => \Debouncer1|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer1|s_debounceCnt~5_combout\);

-- Location: FF_X89_Y28_N17
\Debouncer1|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt~5_combout\,
	ena => \Debouncer1|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(15));

-- Location: LCCOMB_X90_Y28_N10
\Debouncer1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~32_combout\ = (\Debouncer1|s_debounceCnt\(16) & ((GND) # (!\Debouncer1|Add0~31\))) # (!\Debouncer1|s_debounceCnt\(16) & (\Debouncer1|Add0~31\ $ (GND)))
-- \Debouncer1|Add0~33\ = CARRY((\Debouncer1|s_debounceCnt\(16)) # (!\Debouncer1|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer1|s_debounceCnt\(16),
	datad => VCC,
	cin => \Debouncer1|Add0~31\,
	combout => \Debouncer1|Add0~32_combout\,
	cout => \Debouncer1|Add0~33\);

-- Location: LCCOMB_X90_Y28_N28
\Debouncer1|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt~6_combout\ = (\Debouncer1|Add0~32_combout\ & \Debouncer1|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|Add0~32_combout\,
	datad => \Debouncer1|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer1|s_debounceCnt~6_combout\);

-- Location: FF_X90_Y28_N29
\Debouncer1|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt~6_combout\,
	ena => \Debouncer1|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(16));

-- Location: LCCOMB_X90_Y28_N12
\Debouncer1|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~34_combout\ = (\Debouncer1|s_debounceCnt\(17) & (\Debouncer1|Add0~33\ & VCC)) # (!\Debouncer1|s_debounceCnt\(17) & (!\Debouncer1|Add0~33\))
-- \Debouncer1|Add0~35\ = CARRY((!\Debouncer1|s_debounceCnt\(17) & !\Debouncer1|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(17),
	datad => VCC,
	cin => \Debouncer1|Add0~33\,
	combout => \Debouncer1|Add0~34_combout\,
	cout => \Debouncer1|Add0~35\);

-- Location: LCCOMB_X90_Y28_N26
\Debouncer1|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt~7_combout\ = (\Debouncer1|Add0~34_combout\ & \Debouncer1|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|Add0~34_combout\,
	datad => \Debouncer1|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer1|s_debounceCnt~7_combout\);

-- Location: FF_X90_Y28_N27
\Debouncer1|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt~7_combout\,
	ena => \Debouncer1|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(17));

-- Location: LCCOMB_X90_Y28_N14
\Debouncer1|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~36_combout\ = (\Debouncer1|s_debounceCnt\(18) & ((GND) # (!\Debouncer1|Add0~35\))) # (!\Debouncer1|s_debounceCnt\(18) & (\Debouncer1|Add0~35\ $ (GND)))
-- \Debouncer1|Add0~37\ = CARRY((\Debouncer1|s_debounceCnt\(18)) # (!\Debouncer1|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(18),
	datad => VCC,
	cin => \Debouncer1|Add0~35\,
	combout => \Debouncer1|Add0~36_combout\,
	cout => \Debouncer1|Add0~37\);

-- Location: LCCOMB_X88_Y29_N26
\Debouncer1|s_debounceCnt[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt[18]~18_combout\ = (\Debouncer1|s_debounceCnt[13]~3_combout\ & (\Debouncer1|s_debounceCnt[13]~0_combout\ & ((\Debouncer1|Add0~36_combout\) # (!\Debouncer1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_previousIn~q\,
	datab => \Debouncer1|s_debounceCnt[13]~3_combout\,
	datac => \Debouncer1|s_debounceCnt[13]~0_combout\,
	datad => \Debouncer1|Add0~36_combout\,
	combout => \Debouncer1|s_debounceCnt[18]~18_combout\);

-- Location: FF_X88_Y29_N27
\Debouncer1|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(18));

-- Location: LCCOMB_X90_Y28_N16
\Debouncer1|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~38_combout\ = (\Debouncer1|s_debounceCnt\(19) & (\Debouncer1|Add0~37\ & VCC)) # (!\Debouncer1|s_debounceCnt\(19) & (!\Debouncer1|Add0~37\))
-- \Debouncer1|Add0~39\ = CARRY((!\Debouncer1|s_debounceCnt\(19) & !\Debouncer1|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(19),
	datad => VCC,
	cin => \Debouncer1|Add0~37\,
	combout => \Debouncer1|Add0~38_combout\,
	cout => \Debouncer1|Add0~39\);

-- Location: LCCOMB_X88_Y29_N8
\Debouncer1|s_debounceCnt[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt[19]~19_combout\ = (\Debouncer1|s_debounceCnt[13]~3_combout\ & (\Debouncer1|s_debounceCnt[13]~0_combout\ & ((\Debouncer1|Add0~38_combout\) # (!\Debouncer1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_previousIn~q\,
	datab => \Debouncer1|s_debounceCnt[13]~3_combout\,
	datac => \Debouncer1|s_debounceCnt[13]~0_combout\,
	datad => \Debouncer1|Add0~38_combout\,
	combout => \Debouncer1|s_debounceCnt[19]~19_combout\);

-- Location: FF_X88_Y29_N9
\Debouncer1|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(19));

-- Location: LCCOMB_X89_Y28_N4
\Debouncer1|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|LessThan0~4_combout\ = (\Debouncer1|s_debounceCnt\(16)) # ((\Debouncer1|s_debounceCnt\(15)) # (\Debouncer1|s_debounceCnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer1|s_debounceCnt\(16),
	datac => \Debouncer1|s_debounceCnt\(15),
	datad => \Debouncer1|s_debounceCnt\(17),
	combout => \Debouncer1|LessThan0~4_combout\);

-- Location: LCCOMB_X89_Y29_N28
\Debouncer1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|LessThan0~0_combout\ = (\Debouncer1|s_debounceCnt\(6) & ((\Debouncer1|s_debounceCnt\(5)) # ((\Debouncer1|s_debounceCnt\(0)) # (!\Debouncer1|s_pulsedOut~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(5),
	datab => \Debouncer1|s_debounceCnt\(0),
	datac => \Debouncer1|s_debounceCnt\(6),
	datad => \Debouncer1|s_pulsedOut~5_combout\,
	combout => \Debouncer1|LessThan0~0_combout\);

-- Location: LCCOMB_X88_Y29_N20
\Debouncer1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|LessThan0~1_combout\ = (\Debouncer1|s_debounceCnt\(9) & ((\Debouncer1|s_debounceCnt\(7)) # (\Debouncer1|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(9),
	datac => \Debouncer1|s_debounceCnt\(7),
	datad => \Debouncer1|LessThan0~0_combout\,
	combout => \Debouncer1|LessThan0~1_combout\);

-- Location: LCCOMB_X88_Y29_N6
\Debouncer1|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|LessThan0~2_combout\ = (\Debouncer1|s_debounceCnt\(11) & ((\Debouncer1|s_debounceCnt\(10)) # ((\Debouncer1|s_debounceCnt\(8) & \Debouncer1|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(11),
	datab => \Debouncer1|s_debounceCnt\(8),
	datac => \Debouncer1|s_debounceCnt\(10),
	datad => \Debouncer1|LessThan0~1_combout\,
	combout => \Debouncer1|LessThan0~2_combout\);

-- Location: LCCOMB_X88_Y29_N0
\Debouncer1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|LessThan0~3_combout\ = (\Debouncer1|s_debounceCnt\(14) & ((\Debouncer1|s_debounceCnt\(12)) # ((\Debouncer1|s_debounceCnt\(13)) # (\Debouncer1|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(12),
	datab => \Debouncer1|s_debounceCnt\(14),
	datac => \Debouncer1|s_debounceCnt\(13),
	datad => \Debouncer1|LessThan0~2_combout\,
	combout => \Debouncer1|LessThan0~3_combout\);

-- Location: LCCOMB_X88_Y29_N10
\Debouncer1|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|LessThan0~5_combout\ = (\Debouncer1|s_debounceCnt\(19) & ((\Debouncer1|LessThan0~4_combout\) # (\Debouncer1|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer1|s_debounceCnt\(19),
	datac => \Debouncer1|LessThan0~4_combout\,
	datad => \Debouncer1|LessThan0~3_combout\,
	combout => \Debouncer1|LessThan0~5_combout\);

-- Location: LCCOMB_X88_Y29_N12
\Debouncer1|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|LessThan0~6_combout\ = (\Debouncer1|s_debounceCnt\(21)) # ((\Debouncer1|s_debounceCnt\(20)) # ((\Debouncer1|s_debounceCnt\(18) & \Debouncer1|LessThan0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(18),
	datab => \Debouncer1|s_debounceCnt\(21),
	datac => \Debouncer1|s_debounceCnt\(20),
	datad => \Debouncer1|LessThan0~5_combout\,
	combout => \Debouncer1|LessThan0~6_combout\);

-- Location: LCCOMB_X88_Y29_N14
\Debouncer1|s_debounceCnt[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt[13]~0_combout\ = (\Debouncer1|s_dirtyIn~q\ & ((!\Debouncer1|LessThan0~6_combout\) # (!\Debouncer1|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer1|s_dirtyIn~q\,
	datac => \Debouncer1|s_debounceCnt\(22),
	datad => \Debouncer1|LessThan0~6_combout\,
	combout => \Debouncer1|s_debounceCnt[13]~0_combout\);

-- Location: LCCOMB_X88_Y29_N30
\Debouncer1|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt~16_combout\ = (\Debouncer1|s_debounceCnt[13]~0_combout\ & ((\Debouncer1|Add0~22_combout\) # (!\Debouncer1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_previousIn~q\,
	datac => \Debouncer1|s_debounceCnt[13]~0_combout\,
	datad => \Debouncer1|Add0~22_combout\,
	combout => \Debouncer1|s_debounceCnt~16_combout\);

-- Location: FF_X88_Y29_N31
\Debouncer1|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt~16_combout\,
	ena => \Debouncer1|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(11));

-- Location: LCCOMB_X88_Y29_N2
\Debouncer1|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_pulsedOut~3_combout\ = (!\Debouncer1|s_debounceCnt\(11) & (!\Debouncer1|s_debounceCnt\(19) & (!\Debouncer1|s_debounceCnt\(18) & !\Debouncer1|s_debounceCnt\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(11),
	datab => \Debouncer1|s_debounceCnt\(19),
	datac => \Debouncer1|s_debounceCnt\(18),
	datad => \Debouncer1|s_debounceCnt\(14),
	combout => \Debouncer1|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X88_Y29_N24
\Debouncer1|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_pulsedOut~2_combout\ = (!\Debouncer1|s_debounceCnt\(9) & (!\Debouncer1|s_debounceCnt\(7) & (!\Debouncer1|s_debounceCnt\(10) & !\Debouncer1|s_debounceCnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(9),
	datab => \Debouncer1|s_debounceCnt\(7),
	datac => \Debouncer1|s_debounceCnt\(10),
	datad => \Debouncer1|s_debounceCnt\(8),
	combout => \Debouncer1|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X89_Y28_N18
\Debouncer1|s_pulsedOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_pulsedOut~0_combout\ = (!\Debouncer1|s_debounceCnt\(15) & (!\Debouncer1|s_debounceCnt\(17) & (!\Debouncer1|s_debounceCnt\(6) & !\Debouncer1|s_debounceCnt\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(15),
	datab => \Debouncer1|s_debounceCnt\(17),
	datac => \Debouncer1|s_debounceCnt\(6),
	datad => \Debouncer1|s_debounceCnt\(16),
	combout => \Debouncer1|s_pulsedOut~0_combout\);

-- Location: LCCOMB_X89_Y29_N0
\Debouncer1|s_pulsedOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_pulsedOut~1_combout\ = (!\Debouncer1|s_debounceCnt\(20) & (!\Debouncer1|s_debounceCnt\(12) & (!\Debouncer1|s_debounceCnt\(13) & !\Debouncer1|s_debounceCnt\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(20),
	datab => \Debouncer1|s_debounceCnt\(12),
	datac => \Debouncer1|s_debounceCnt\(13),
	datad => \Debouncer1|s_debounceCnt\(21),
	combout => \Debouncer1|s_pulsedOut~1_combout\);

-- Location: LCCOMB_X89_Y29_N10
\Debouncer1|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_pulsedOut~4_combout\ = (\Debouncer1|s_pulsedOut~3_combout\ & (\Debouncer1|s_pulsedOut~2_combout\ & (\Debouncer1|s_pulsedOut~0_combout\ & \Debouncer1|s_pulsedOut~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_pulsedOut~3_combout\,
	datab => \Debouncer1|s_pulsedOut~2_combout\,
	datac => \Debouncer1|s_pulsedOut~0_combout\,
	datad => \Debouncer1|s_pulsedOut~1_combout\,
	combout => \Debouncer1|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X89_Y29_N2
\Debouncer1|s_debounceCnt[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt[13]~2_combout\ = ((\Debouncer1|s_debounceCnt\(0)) # ((\Debouncer1|s_debounceCnt\(5)) # (!\Debouncer1|s_pulsedOut~4_combout\))) # (!\Debouncer1|s_pulsedOut~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_pulsedOut~5_combout\,
	datab => \Debouncer1|s_debounceCnt\(0),
	datac => \Debouncer1|s_debounceCnt\(5),
	datad => \Debouncer1|s_pulsedOut~4_combout\,
	combout => \Debouncer1|s_debounceCnt[13]~2_combout\);

-- Location: LCCOMB_X89_Y29_N4
\Debouncer1|s_debounceCnt[13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt[13]~3_combout\ = (\Debouncer1|s_debounceCnt\(22)) # (((\Debouncer1|s_debounceCnt[13]~2_combout\) # (!\Debouncer1|s_dirtyIn~q\)) # (!\Debouncer1|s_previousIn~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(22),
	datab => \Debouncer1|s_previousIn~q\,
	datac => \Debouncer1|s_dirtyIn~q\,
	datad => \Debouncer1|s_debounceCnt[13]~2_combout\,
	combout => \Debouncer1|s_debounceCnt[13]~3_combout\);

-- Location: LCCOMB_X90_Y28_N18
\Debouncer1|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~40_combout\ = (\Debouncer1|s_debounceCnt\(20) & ((GND) # (!\Debouncer1|Add0~39\))) # (!\Debouncer1|s_debounceCnt\(20) & (\Debouncer1|Add0~39\ $ (GND)))
-- \Debouncer1|Add0~41\ = CARRY((\Debouncer1|s_debounceCnt\(20)) # (!\Debouncer1|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(20),
	datad => VCC,
	cin => \Debouncer1|Add0~39\,
	combout => \Debouncer1|Add0~40_combout\,
	cout => \Debouncer1|Add0~41\);

-- Location: LCCOMB_X89_Y29_N8
\Debouncer1|s_debounceCnt[20]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt[20]~8_combout\ = (\Debouncer1|s_debounceCnt[13]~3_combout\ & (\Debouncer1|s_debounceCnt[13]~4_combout\ & \Debouncer1|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt[13]~3_combout\,
	datac => \Debouncer1|s_debounceCnt[13]~4_combout\,
	datad => \Debouncer1|Add0~40_combout\,
	combout => \Debouncer1|s_debounceCnt[20]~8_combout\);

-- Location: FF_X89_Y29_N9
\Debouncer1|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt[20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(20));

-- Location: LCCOMB_X90_Y28_N20
\Debouncer1|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~42_combout\ = (\Debouncer1|s_debounceCnt\(21) & (\Debouncer1|Add0~41\ & VCC)) # (!\Debouncer1|s_debounceCnt\(21) & (!\Debouncer1|Add0~41\))
-- \Debouncer1|Add0~43\ = CARRY((!\Debouncer1|s_debounceCnt\(21) & !\Debouncer1|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(21),
	datad => VCC,
	cin => \Debouncer1|Add0~41\,
	combout => \Debouncer1|Add0~42_combout\,
	cout => \Debouncer1|Add0~43\);

-- Location: LCCOMB_X89_Y29_N18
\Debouncer1|s_debounceCnt[21]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt[21]~9_combout\ = (\Debouncer1|Add0~42_combout\ & (\Debouncer1|s_debounceCnt[13]~4_combout\ & \Debouncer1|s_debounceCnt[13]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|Add0~42_combout\,
	datac => \Debouncer1|s_debounceCnt[13]~4_combout\,
	datad => \Debouncer1|s_debounceCnt[13]~3_combout\,
	combout => \Debouncer1|s_debounceCnt[21]~9_combout\);

-- Location: FF_X89_Y29_N19
\Debouncer1|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt[21]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(21));

-- Location: LCCOMB_X90_Y28_N22
\Debouncer1|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~44_combout\ = \Debouncer1|Add0~43\ $ (\Debouncer1|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Debouncer1|s_debounceCnt\(22),
	cin => \Debouncer1|Add0~43\,
	combout => \Debouncer1|Add0~44_combout\);

-- Location: LCCOMB_X89_Y29_N6
\Debouncer1|s_debounceCnt[22]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt[22]~25_combout\ = (\Debouncer1|s_debounceCnt\(22) & (((!\Debouncer1|LessThan0~6_combout\)))) # (!\Debouncer1|s_debounceCnt\(22) & ((\Debouncer1|s_debounceCnt[13]~2_combout\) # ((!\Debouncer1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(22),
	datab => \Debouncer1|s_debounceCnt[13]~2_combout\,
	datac => \Debouncer1|s_previousIn~q\,
	datad => \Debouncer1|LessThan0~6_combout\,
	combout => \Debouncer1|s_debounceCnt[22]~25_combout\);

-- Location: LCCOMB_X89_Y29_N12
\Debouncer1|s_debounceCnt[22]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt[22]~26_combout\ = (\Debouncer1|s_dirtyIn~q\ & (\Debouncer1|s_debounceCnt[22]~25_combout\ & ((\Debouncer1|Add0~44_combout\) # (!\Debouncer1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_dirtyIn~q\,
	datab => \Debouncer1|s_previousIn~q\,
	datac => \Debouncer1|Add0~44_combout\,
	datad => \Debouncer1|s_debounceCnt[22]~25_combout\,
	combout => \Debouncer1|s_debounceCnt[22]~26_combout\);

-- Location: FF_X89_Y29_N13
\Debouncer1|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(22));

-- Location: LCCOMB_X89_Y29_N30
\Debouncer1|s_debounceCnt[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt[13]~4_combout\ = (\Debouncer1|s_dirtyIn~q\ & (\Debouncer1|s_previousIn~q\ & ((!\Debouncer1|LessThan0~6_combout\) # (!\Debouncer1|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_dirtyIn~q\,
	datab => \Debouncer1|s_debounceCnt\(22),
	datac => \Debouncer1|s_previousIn~q\,
	datad => \Debouncer1|LessThan0~6_combout\,
	combout => \Debouncer1|s_debounceCnt[13]~4_combout\);

-- Location: LCCOMB_X89_Y29_N16
\Debouncer1|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt~24_combout\ = (\Debouncer1|Add0~0_combout\ & \Debouncer1|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer1|Add0~0_combout\,
	datac => \Debouncer1|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer1|s_debounceCnt~24_combout\);

-- Location: FF_X89_Y29_N17
\Debouncer1|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt~24_combout\,
	ena => \Debouncer1|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(0));

-- Location: LCCOMB_X90_Y29_N12
\Debouncer1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~2_combout\ = (\Debouncer1|s_debounceCnt\(1) & (\Debouncer1|Add0~1\ & VCC)) # (!\Debouncer1|s_debounceCnt\(1) & (!\Debouncer1|Add0~1\))
-- \Debouncer1|Add0~3\ = CARRY((!\Debouncer1|s_debounceCnt\(1) & !\Debouncer1|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer1|s_debounceCnt\(1),
	datad => VCC,
	cin => \Debouncer1|Add0~1\,
	combout => \Debouncer1|Add0~2_combout\,
	cout => \Debouncer1|Add0~3\);

-- Location: LCCOMB_X90_Y29_N0
\Debouncer1|s_debounceCnt~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt~20_combout\ = (\Debouncer1|Add0~2_combout\ & \Debouncer1|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|Add0~2_combout\,
	datad => \Debouncer1|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer1|s_debounceCnt~20_combout\);

-- Location: FF_X90_Y29_N1
\Debouncer1|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt~20_combout\,
	ena => \Debouncer1|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(1));

-- Location: LCCOMB_X90_Y29_N14
\Debouncer1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~4_combout\ = (\Debouncer1|s_debounceCnt\(2) & ((GND) # (!\Debouncer1|Add0~3\))) # (!\Debouncer1|s_debounceCnt\(2) & (\Debouncer1|Add0~3\ $ (GND)))
-- \Debouncer1|Add0~5\ = CARRY((\Debouncer1|s_debounceCnt\(2)) # (!\Debouncer1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer1|s_debounceCnt\(2),
	datad => VCC,
	cin => \Debouncer1|Add0~3\,
	combout => \Debouncer1|Add0~4_combout\,
	cout => \Debouncer1|Add0~5\);

-- Location: LCCOMB_X90_Y29_N2
\Debouncer1|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt~21_combout\ = (\Debouncer1|Add0~4_combout\ & \Debouncer1|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer1|Add0~4_combout\,
	datad => \Debouncer1|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer1|s_debounceCnt~21_combout\);

-- Location: FF_X90_Y29_N3
\Debouncer1|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt~21_combout\,
	ena => \Debouncer1|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(2));

-- Location: LCCOMB_X90_Y29_N16
\Debouncer1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|Add0~6_combout\ = (\Debouncer1|s_debounceCnt\(3) & (\Debouncer1|Add0~5\ & VCC)) # (!\Debouncer1|s_debounceCnt\(3) & (!\Debouncer1|Add0~5\))
-- \Debouncer1|Add0~7\ = CARRY((!\Debouncer1|s_debounceCnt\(3) & !\Debouncer1|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer1|s_debounceCnt\(3),
	datad => VCC,
	cin => \Debouncer1|Add0~5\,
	combout => \Debouncer1|Add0~6_combout\,
	cout => \Debouncer1|Add0~7\);

-- Location: LCCOMB_X90_Y29_N8
\Debouncer1|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt~22_combout\ = (\Debouncer1|Add0~6_combout\ & \Debouncer1|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer1|Add0~6_combout\,
	datad => \Debouncer1|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer1|s_debounceCnt~22_combout\);

-- Location: FF_X90_Y29_N9
\Debouncer1|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt~22_combout\,
	ena => \Debouncer1|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(3));

-- Location: LCCOMB_X90_Y29_N6
\Debouncer1|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_debounceCnt~23_combout\ = (\Debouncer1|Add0~8_combout\ & \Debouncer1|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer1|Add0~8_combout\,
	datad => \Debouncer1|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer1|s_debounceCnt~23_combout\);

-- Location: FF_X90_Y29_N7
\Debouncer1|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_debounceCnt~23_combout\,
	ena => \Debouncer1|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_debounceCnt\(4));

-- Location: LCCOMB_X90_Y29_N4
\Debouncer1|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_pulsedOut~5_combout\ = (!\Debouncer1|s_debounceCnt\(4) & (!\Debouncer1|s_debounceCnt\(1) & (!\Debouncer1|s_debounceCnt\(3) & !\Debouncer1|s_debounceCnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(4),
	datab => \Debouncer1|s_debounceCnt\(1),
	datac => \Debouncer1|s_debounceCnt\(3),
	datad => \Debouncer1|s_debounceCnt\(2),
	combout => \Debouncer1|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X88_Y29_N18
\Debouncer1|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_pulsedOut~6_combout\ = (\Debouncer1|s_debounceCnt\(0) & (\Debouncer1|s_dirtyIn~q\ & (!\Debouncer1|s_debounceCnt\(22) & \Debouncer1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_debounceCnt\(0),
	datab => \Debouncer1|s_dirtyIn~q\,
	datac => \Debouncer1|s_debounceCnt\(22),
	datad => \Debouncer1|s_previousIn~q\,
	combout => \Debouncer1|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X89_Y29_N24
\Debouncer1|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer1|s_pulsedOut~7_combout\ = (\Debouncer1|s_pulsedOut~5_combout\ & (\Debouncer1|s_pulsedOut~6_combout\ & (!\Debouncer1|s_debounceCnt\(5) & \Debouncer1|s_pulsedOut~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_pulsedOut~5_combout\,
	datab => \Debouncer1|s_pulsedOut~6_combout\,
	datac => \Debouncer1|s_debounceCnt\(5),
	datad => \Debouncer1|s_pulsedOut~4_combout\,
	combout => \Debouncer1|s_pulsedOut~7_combout\);

-- Location: FF_X89_Y29_N25
\Debouncer1|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer1|s_pulsedOut~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer1|s_pulsedOut~q\);

-- Location: LCCOMB_X82_Y21_N8
\changeTemp|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add4~0_combout\ = \changeTemp|tempFrezze\(0) $ (VCC)
-- \changeTemp|Add4~1\ = CARRY(\changeTemp|tempFrezze\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \changeTemp|tempFrezze\(0),
	datad => VCC,
	combout => \changeTemp|Add4~0_combout\,
	cout => \changeTemp|Add4~1\);

-- Location: LCCOMB_X79_Y23_N12
\tempMode|state.Mode2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempMode|state.Mode2~0_combout\ = !\tempMode|state.Mode1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tempMode|state.Mode1~q\,
	combout => \tempMode|state.Mode2~0_combout\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LCCOMB_X68_Y30_N4
\Debouncer3|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_dirtyIn~0_combout\ = !\KEY[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[3]~input_o\,
	combout => \Debouncer3|s_dirtyIn~0_combout\);

-- Location: FF_X68_Y30_N5
\Debouncer3|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_dirtyIn~q\);

-- Location: FF_X60_Y30_N25
\Debouncer3|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Debouncer3|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_previousIn~q\);

-- Location: LCCOMB_X61_Y30_N2
\Debouncer3|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|LessThan0~4_combout\ = (\Debouncer3|s_debounceCnt\(17)) # ((\Debouncer3|s_debounceCnt\(16)) # (\Debouncer3|s_debounceCnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|s_debounceCnt\(17),
	datac => \Debouncer3|s_debounceCnt\(16),
	datad => \Debouncer3|s_debounceCnt\(15),
	combout => \Debouncer3|LessThan0~4_combout\);

-- Location: LCCOMB_X62_Y30_N10
\Debouncer3|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~0_combout\ = \Debouncer3|s_debounceCnt\(0) $ (VCC)
-- \Debouncer3|Add0~1\ = CARRY(\Debouncer3|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(0),
	datad => VCC,
	combout => \Debouncer3|Add0~0_combout\,
	cout => \Debouncer3|Add0~1\);

-- Location: LCCOMB_X61_Y30_N16
\Debouncer3|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt~24_combout\ = (\Debouncer3|Add0~0_combout\ & \Debouncer3|s_debounceCnt[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|Add0~0_combout\,
	datac => \Debouncer3|s_debounceCnt[6]~4_combout\,
	combout => \Debouncer3|s_debounceCnt~24_combout\);

-- Location: LCCOMB_X62_Y30_N0
\Debouncer3|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_pulsedOut~5_combout\ = (!\Debouncer3|s_debounceCnt\(4) & (!\Debouncer3|s_debounceCnt\(1) & (!\Debouncer3|s_debounceCnt\(3) & !\Debouncer3|s_debounceCnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(4),
	datab => \Debouncer3|s_debounceCnt\(1),
	datac => \Debouncer3|s_debounceCnt\(3),
	datad => \Debouncer3|s_debounceCnt\(2),
	combout => \Debouncer3|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X61_Y30_N12
\Debouncer3|s_debounceCnt[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt[6]~2_combout\ = (\Debouncer3|s_debounceCnt\(5)) # ((\Debouncer3|s_debounceCnt\(0)) # ((!\Debouncer3|s_pulsedOut~4_combout\) # (!\Debouncer3|s_pulsedOut~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(5),
	datab => \Debouncer3|s_debounceCnt\(0),
	datac => \Debouncer3|s_pulsedOut~5_combout\,
	datad => \Debouncer3|s_pulsedOut~4_combout\,
	combout => \Debouncer3|s_debounceCnt[6]~2_combout\);

-- Location: LCCOMB_X61_Y30_N26
\Debouncer3|s_debounceCnt[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt[6]~3_combout\ = (\Debouncer3|s_debounceCnt\(22)) # (((\Debouncer3|s_debounceCnt[6]~2_combout\) # (!\Debouncer3|s_dirtyIn~q\)) # (!\Debouncer3|s_previousIn~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(22),
	datab => \Debouncer3|s_previousIn~q\,
	datac => \Debouncer3|s_dirtyIn~q\,
	datad => \Debouncer3|s_debounceCnt[6]~2_combout\,
	combout => \Debouncer3|s_debounceCnt[6]~3_combout\);

-- Location: FF_X61_Y30_N17
\Debouncer3|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt~24_combout\,
	ena => \Debouncer3|s_debounceCnt[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(0));

-- Location: LCCOMB_X62_Y30_N12
\Debouncer3|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~2_combout\ = (\Debouncer3|s_debounceCnt\(1) & (\Debouncer3|Add0~1\ & VCC)) # (!\Debouncer3|s_debounceCnt\(1) & (!\Debouncer3|Add0~1\))
-- \Debouncer3|Add0~3\ = CARRY((!\Debouncer3|s_debounceCnt\(1) & !\Debouncer3|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|s_debounceCnt\(1),
	datad => VCC,
	cin => \Debouncer3|Add0~1\,
	combout => \Debouncer3|Add0~2_combout\,
	cout => \Debouncer3|Add0~3\);

-- Location: LCCOMB_X62_Y30_N4
\Debouncer3|s_debounceCnt~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt~20_combout\ = (\Debouncer3|s_debounceCnt[6]~4_combout\ & \Debouncer3|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer3|s_debounceCnt[6]~4_combout\,
	datad => \Debouncer3|Add0~2_combout\,
	combout => \Debouncer3|s_debounceCnt~20_combout\);

-- Location: FF_X62_Y30_N5
\Debouncer3|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt~20_combout\,
	ena => \Debouncer3|s_debounceCnt[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(1));

-- Location: LCCOMB_X62_Y30_N14
\Debouncer3|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~4_combout\ = (\Debouncer3|s_debounceCnt\(2) & ((GND) # (!\Debouncer3|Add0~3\))) # (!\Debouncer3|s_debounceCnt\(2) & (\Debouncer3|Add0~3\ $ (GND)))
-- \Debouncer3|Add0~5\ = CARRY((\Debouncer3|s_debounceCnt\(2)) # (!\Debouncer3|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|s_debounceCnt\(2),
	datad => VCC,
	cin => \Debouncer3|Add0~3\,
	combout => \Debouncer3|Add0~4_combout\,
	cout => \Debouncer3|Add0~5\);

-- Location: LCCOMB_X62_Y30_N2
\Debouncer3|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt~21_combout\ = (\Debouncer3|Add0~4_combout\ & \Debouncer3|s_debounceCnt[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|Add0~4_combout\,
	datac => \Debouncer3|s_debounceCnt[6]~4_combout\,
	combout => \Debouncer3|s_debounceCnt~21_combout\);

-- Location: FF_X62_Y30_N3
\Debouncer3|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt~21_combout\,
	ena => \Debouncer3|s_debounceCnt[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(2));

-- Location: LCCOMB_X62_Y30_N16
\Debouncer3|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~6_combout\ = (\Debouncer3|s_debounceCnt\(3) & (\Debouncer3|Add0~5\ & VCC)) # (!\Debouncer3|s_debounceCnt\(3) & (!\Debouncer3|Add0~5\))
-- \Debouncer3|Add0~7\ = CARRY((!\Debouncer3|s_debounceCnt\(3) & !\Debouncer3|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|s_debounceCnt\(3),
	datad => VCC,
	cin => \Debouncer3|Add0~5\,
	combout => \Debouncer3|Add0~6_combout\,
	cout => \Debouncer3|Add0~7\);

-- Location: LCCOMB_X62_Y30_N8
\Debouncer3|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt~22_combout\ = (\Debouncer3|s_debounceCnt[6]~4_combout\ & \Debouncer3|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer3|s_debounceCnt[6]~4_combout\,
	datad => \Debouncer3|Add0~6_combout\,
	combout => \Debouncer3|s_debounceCnt~22_combout\);

-- Location: FF_X62_Y30_N9
\Debouncer3|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt~22_combout\,
	ena => \Debouncer3|s_debounceCnt[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(3));

-- Location: LCCOMB_X62_Y30_N18
\Debouncer3|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~8_combout\ = (\Debouncer3|s_debounceCnt\(4) & ((GND) # (!\Debouncer3|Add0~7\))) # (!\Debouncer3|s_debounceCnt\(4) & (\Debouncer3|Add0~7\ $ (GND)))
-- \Debouncer3|Add0~9\ = CARRY((\Debouncer3|s_debounceCnt\(4)) # (!\Debouncer3|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(4),
	datad => VCC,
	cin => \Debouncer3|Add0~7\,
	combout => \Debouncer3|Add0~8_combout\,
	cout => \Debouncer3|Add0~9\);

-- Location: LCCOMB_X62_Y30_N6
\Debouncer3|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt~23_combout\ = (\Debouncer3|s_debounceCnt[6]~4_combout\ & \Debouncer3|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer3|s_debounceCnt[6]~4_combout\,
	datad => \Debouncer3|Add0~8_combout\,
	combout => \Debouncer3|s_debounceCnt~23_combout\);

-- Location: FF_X62_Y30_N7
\Debouncer3|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt~23_combout\,
	ena => \Debouncer3|s_debounceCnt[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(4));

-- Location: LCCOMB_X62_Y30_N20
\Debouncer3|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~10_combout\ = (\Debouncer3|s_debounceCnt\(5) & (\Debouncer3|Add0~9\ & VCC)) # (!\Debouncer3|s_debounceCnt\(5) & (!\Debouncer3|Add0~9\))
-- \Debouncer3|Add0~11\ = CARRY((!\Debouncer3|s_debounceCnt\(5) & !\Debouncer3|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|s_debounceCnt\(5),
	datad => VCC,
	cin => \Debouncer3|Add0~9\,
	combout => \Debouncer3|Add0~10_combout\,
	cout => \Debouncer3|Add0~11\);

-- Location: LCCOMB_X61_Y30_N22
\Debouncer3|s_debounceCnt~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt~27_combout\ = (\Debouncer3|Add0~10_combout\ & \Debouncer3|s_debounceCnt[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|Add0~10_combout\,
	datac => \Debouncer3|s_debounceCnt[6]~4_combout\,
	combout => \Debouncer3|s_debounceCnt~27_combout\);

-- Location: FF_X61_Y30_N23
\Debouncer3|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt~27_combout\,
	ena => \Debouncer3|s_debounceCnt[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(5));

-- Location: LCCOMB_X62_Y30_N22
\Debouncer3|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~12_combout\ = (\Debouncer3|s_debounceCnt\(6) & ((GND) # (!\Debouncer3|Add0~11\))) # (!\Debouncer3|s_debounceCnt\(6) & (\Debouncer3|Add0~11\ $ (GND)))
-- \Debouncer3|Add0~13\ = CARRY((\Debouncer3|s_debounceCnt\(6)) # (!\Debouncer3|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|s_debounceCnt\(6),
	datad => VCC,
	cin => \Debouncer3|Add0~11\,
	combout => \Debouncer3|Add0~12_combout\,
	cout => \Debouncer3|Add0~13\);

-- Location: LCCOMB_X61_Y30_N18
\Debouncer3|s_debounceCnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt~1_combout\ = (\Debouncer3|s_debounceCnt[6]~0_combout\ & ((\Debouncer3|Add0~12_combout\) # (!\Debouncer3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|s_previousIn~q\,
	datac => \Debouncer3|Add0~12_combout\,
	datad => \Debouncer3|s_debounceCnt[6]~0_combout\,
	combout => \Debouncer3|s_debounceCnt~1_combout\);

-- Location: FF_X61_Y30_N19
\Debouncer3|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt~1_combout\,
	ena => \Debouncer3|s_debounceCnt[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(6));

-- Location: LCCOMB_X62_Y30_N24
\Debouncer3|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~14_combout\ = (\Debouncer3|s_debounceCnt\(7) & (\Debouncer3|Add0~13\ & VCC)) # (!\Debouncer3|s_debounceCnt\(7) & (!\Debouncer3|Add0~13\))
-- \Debouncer3|Add0~15\ = CARRY((!\Debouncer3|s_debounceCnt\(7) & !\Debouncer3|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(7),
	datad => VCC,
	cin => \Debouncer3|Add0~13\,
	combout => \Debouncer3|Add0~14_combout\,
	cout => \Debouncer3|Add0~15\);

-- Location: LCCOMB_X60_Y30_N12
\Debouncer3|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt~12_combout\ = (\Debouncer3|Add0~14_combout\ & \Debouncer3|s_debounceCnt[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer3|Add0~14_combout\,
	datad => \Debouncer3|s_debounceCnt[6]~4_combout\,
	combout => \Debouncer3|s_debounceCnt~12_combout\);

-- Location: FF_X60_Y30_N13
\Debouncer3|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt~12_combout\,
	ena => \Debouncer3|s_debounceCnt[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(7));

-- Location: LCCOMB_X62_Y30_N26
\Debouncer3|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~16_combout\ = (\Debouncer3|s_debounceCnt\(8) & ((GND) # (!\Debouncer3|Add0~15\))) # (!\Debouncer3|s_debounceCnt\(8) & (\Debouncer3|Add0~15\ $ (GND)))
-- \Debouncer3|Add0~17\ = CARRY((\Debouncer3|s_debounceCnt\(8)) # (!\Debouncer3|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|s_debounceCnt\(8),
	datad => VCC,
	cin => \Debouncer3|Add0~15\,
	combout => \Debouncer3|Add0~16_combout\,
	cout => \Debouncer3|Add0~17\);

-- Location: LCCOMB_X60_Y30_N6
\Debouncer3|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt~13_combout\ = (\Debouncer3|s_debounceCnt[6]~0_combout\ & ((\Debouncer3|Add0~16_combout\) # (!\Debouncer3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_previousIn~q\,
	datac => \Debouncer3|s_debounceCnt[6]~0_combout\,
	datad => \Debouncer3|Add0~16_combout\,
	combout => \Debouncer3|s_debounceCnt~13_combout\);

-- Location: FF_X60_Y30_N7
\Debouncer3|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt~13_combout\,
	ena => \Debouncer3|s_debounceCnt[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(8));

-- Location: LCCOMB_X62_Y30_N28
\Debouncer3|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~18_combout\ = (\Debouncer3|s_debounceCnt\(9) & (\Debouncer3|Add0~17\ & VCC)) # (!\Debouncer3|s_debounceCnt\(9) & (!\Debouncer3|Add0~17\))
-- \Debouncer3|Add0~19\ = CARRY((!\Debouncer3|s_debounceCnt\(9) & !\Debouncer3|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|s_debounceCnt\(9),
	datad => VCC,
	cin => \Debouncer3|Add0~17\,
	combout => \Debouncer3|Add0~18_combout\,
	cout => \Debouncer3|Add0~19\);

-- Location: LCCOMB_X60_Y30_N0
\Debouncer3|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt~14_combout\ = (\Debouncer3|s_debounceCnt[6]~0_combout\ & ((\Debouncer3|Add0~18_combout\) # (!\Debouncer3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_previousIn~q\,
	datac => \Debouncer3|s_debounceCnt[6]~0_combout\,
	datad => \Debouncer3|Add0~18_combout\,
	combout => \Debouncer3|s_debounceCnt~14_combout\);

-- Location: FF_X60_Y30_N1
\Debouncer3|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt~14_combout\,
	ena => \Debouncer3|s_debounceCnt[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(9));

-- Location: LCCOMB_X62_Y30_N30
\Debouncer3|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~20_combout\ = (\Debouncer3|s_debounceCnt\(10) & ((GND) # (!\Debouncer3|Add0~19\))) # (!\Debouncer3|s_debounceCnt\(10) & (\Debouncer3|Add0~19\ $ (GND)))
-- \Debouncer3|Add0~21\ = CARRY((\Debouncer3|s_debounceCnt\(10)) # (!\Debouncer3|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|s_debounceCnt\(10),
	datad => VCC,
	cin => \Debouncer3|Add0~19\,
	combout => \Debouncer3|Add0~20_combout\,
	cout => \Debouncer3|Add0~21\);

-- Location: LCCOMB_X60_Y30_N22
\Debouncer3|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt~15_combout\ = (\Debouncer3|Add0~20_combout\ & \Debouncer3|s_debounceCnt[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer3|Add0~20_combout\,
	datad => \Debouncer3|s_debounceCnt[6]~4_combout\,
	combout => \Debouncer3|s_debounceCnt~15_combout\);

-- Location: FF_X60_Y30_N23
\Debouncer3|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt~15_combout\,
	ena => \Debouncer3|s_debounceCnt[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(10));

-- Location: LCCOMB_X62_Y29_N0
\Debouncer3|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~22_combout\ = (\Debouncer3|s_debounceCnt\(11) & (\Debouncer3|Add0~21\ & VCC)) # (!\Debouncer3|s_debounceCnt\(11) & (!\Debouncer3|Add0~21\))
-- \Debouncer3|Add0~23\ = CARRY((!\Debouncer3|s_debounceCnt\(11) & !\Debouncer3|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|s_debounceCnt\(11),
	datad => VCC,
	cin => \Debouncer3|Add0~21\,
	combout => \Debouncer3|Add0~22_combout\,
	cout => \Debouncer3|Add0~23\);

-- Location: LCCOMB_X62_Y29_N2
\Debouncer3|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~24_combout\ = (\Debouncer3|s_debounceCnt\(12) & ((GND) # (!\Debouncer3|Add0~23\))) # (!\Debouncer3|s_debounceCnt\(12) & (\Debouncer3|Add0~23\ $ (GND)))
-- \Debouncer3|Add0~25\ = CARRY((\Debouncer3|s_debounceCnt\(12)) # (!\Debouncer3|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(12),
	datad => VCC,
	cin => \Debouncer3|Add0~23\,
	combout => \Debouncer3|Add0~24_combout\,
	cout => \Debouncer3|Add0~25\);

-- Location: LCCOMB_X63_Y30_N16
\Debouncer3|s_debounceCnt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt~10_combout\ = (\Debouncer3|Add0~24_combout\ & \Debouncer3|s_debounceCnt[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer3|Add0~24_combout\,
	datad => \Debouncer3|s_debounceCnt[6]~4_combout\,
	combout => \Debouncer3|s_debounceCnt~10_combout\);

-- Location: FF_X63_Y30_N17
\Debouncer3|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt~10_combout\,
	ena => \Debouncer3|s_debounceCnt[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(12));

-- Location: LCCOMB_X62_Y29_N4
\Debouncer3|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~26_combout\ = (\Debouncer3|s_debounceCnt\(13) & (\Debouncer3|Add0~25\ & VCC)) # (!\Debouncer3|s_debounceCnt\(13) & (!\Debouncer3|Add0~25\))
-- \Debouncer3|Add0~27\ = CARRY((!\Debouncer3|s_debounceCnt\(13) & !\Debouncer3|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(13),
	datad => VCC,
	cin => \Debouncer3|Add0~25\,
	combout => \Debouncer3|Add0~26_combout\,
	cout => \Debouncer3|Add0~27\);

-- Location: LCCOMB_X62_Y29_N26
\Debouncer3|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt~11_combout\ = (\Debouncer3|Add0~26_combout\ & \Debouncer3|s_debounceCnt[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer3|Add0~26_combout\,
	datad => \Debouncer3|s_debounceCnt[6]~4_combout\,
	combout => \Debouncer3|s_debounceCnt~11_combout\);

-- Location: FF_X62_Y29_N27
\Debouncer3|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt~11_combout\,
	ena => \Debouncer3|s_debounceCnt[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(13));

-- Location: LCCOMB_X62_Y29_N6
\Debouncer3|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~28_combout\ = (\Debouncer3|s_debounceCnt\(14) & ((GND) # (!\Debouncer3|Add0~27\))) # (!\Debouncer3|s_debounceCnt\(14) & (\Debouncer3|Add0~27\ $ (GND)))
-- \Debouncer3|Add0~29\ = CARRY((\Debouncer3|s_debounceCnt\(14)) # (!\Debouncer3|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|s_debounceCnt\(14),
	datad => VCC,
	cin => \Debouncer3|Add0~27\,
	combout => \Debouncer3|Add0~28_combout\,
	cout => \Debouncer3|Add0~29\);

-- Location: LCCOMB_X60_Y30_N20
\Debouncer3|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt~17_combout\ = (\Debouncer3|s_debounceCnt[6]~0_combout\ & ((\Debouncer3|Add0~28_combout\) # (!\Debouncer3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_previousIn~q\,
	datac => \Debouncer3|s_debounceCnt[6]~0_combout\,
	datad => \Debouncer3|Add0~28_combout\,
	combout => \Debouncer3|s_debounceCnt~17_combout\);

-- Location: FF_X60_Y30_N21
\Debouncer3|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt~17_combout\,
	ena => \Debouncer3|s_debounceCnt[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(14));

-- Location: LCCOMB_X61_Y30_N28
\Debouncer3|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|LessThan0~0_combout\ = (\Debouncer3|s_debounceCnt\(6) & ((\Debouncer3|s_debounceCnt\(5)) # ((\Debouncer3|s_debounceCnt\(0)) # (!\Debouncer3|s_pulsedOut~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(5),
	datab => \Debouncer3|s_debounceCnt\(6),
	datac => \Debouncer3|s_pulsedOut~5_combout\,
	datad => \Debouncer3|s_debounceCnt\(0),
	combout => \Debouncer3|LessThan0~0_combout\);

-- Location: LCCOMB_X60_Y30_N18
\Debouncer3|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|LessThan0~1_combout\ = (\Debouncer3|s_debounceCnt\(9) & ((\Debouncer3|s_debounceCnt\(7)) # (\Debouncer3|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(7),
	datab => \Debouncer3|s_debounceCnt\(9),
	datad => \Debouncer3|LessThan0~0_combout\,
	combout => \Debouncer3|LessThan0~1_combout\);

-- Location: LCCOMB_X60_Y30_N28
\Debouncer3|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|LessThan0~2_combout\ = (\Debouncer3|s_debounceCnt\(11) & ((\Debouncer3|s_debounceCnt\(10)) # ((\Debouncer3|s_debounceCnt\(8) & \Debouncer3|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(8),
	datab => \Debouncer3|s_debounceCnt\(10),
	datac => \Debouncer3|s_debounceCnt\(11),
	datad => \Debouncer3|LessThan0~1_combout\,
	combout => \Debouncer3|LessThan0~2_combout\);

-- Location: LCCOMB_X60_Y30_N10
\Debouncer3|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|LessThan0~3_combout\ = (\Debouncer3|s_debounceCnt\(14) & ((\Debouncer3|s_debounceCnt\(13)) # ((\Debouncer3|s_debounceCnt\(12)) # (\Debouncer3|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(13),
	datab => \Debouncer3|s_debounceCnt\(14),
	datac => \Debouncer3|s_debounceCnt\(12),
	datad => \Debouncer3|LessThan0~2_combout\,
	combout => \Debouncer3|LessThan0~3_combout\);

-- Location: LCCOMB_X60_Y30_N24
\Debouncer3|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|LessThan0~5_combout\ = (\Debouncer3|s_debounceCnt\(19) & ((\Debouncer3|LessThan0~4_combout\) # (\Debouncer3|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|LessThan0~4_combout\,
	datab => \Debouncer3|s_debounceCnt\(19),
	datad => \Debouncer3|LessThan0~3_combout\,
	combout => \Debouncer3|LessThan0~5_combout\);

-- Location: LCCOMB_X60_Y30_N8
\Debouncer3|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|LessThan0~6_combout\ = (\Debouncer3|s_debounceCnt\(20)) # ((\Debouncer3|s_debounceCnt\(21)) # ((\Debouncer3|s_debounceCnt\(18) & \Debouncer3|LessThan0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(20),
	datab => \Debouncer3|s_debounceCnt\(18),
	datac => \Debouncer3|s_debounceCnt\(21),
	datad => \Debouncer3|LessThan0~5_combout\,
	combout => \Debouncer3|LessThan0~6_combout\);

-- Location: LCCOMB_X61_Y30_N4
\Debouncer3|s_debounceCnt[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt[6]~4_combout\ = (\Debouncer3|s_previousIn~q\ & (\Debouncer3|s_dirtyIn~q\ & ((!\Debouncer3|LessThan0~6_combout\) # (!\Debouncer3|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(22),
	datab => \Debouncer3|s_previousIn~q\,
	datac => \Debouncer3|s_dirtyIn~q\,
	datad => \Debouncer3|LessThan0~6_combout\,
	combout => \Debouncer3|s_debounceCnt[6]~4_combout\);

-- Location: LCCOMB_X62_Y29_N8
\Debouncer3|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~30_combout\ = (\Debouncer3|s_debounceCnt\(15) & (\Debouncer3|Add0~29\ & VCC)) # (!\Debouncer3|s_debounceCnt\(15) & (!\Debouncer3|Add0~29\))
-- \Debouncer3|Add0~31\ = CARRY((!\Debouncer3|s_debounceCnt\(15) & !\Debouncer3|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(15),
	datad => VCC,
	cin => \Debouncer3|Add0~29\,
	combout => \Debouncer3|Add0~30_combout\,
	cout => \Debouncer3|Add0~31\);

-- Location: LCCOMB_X61_Y30_N24
\Debouncer3|s_debounceCnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt~5_combout\ = (\Debouncer3|s_debounceCnt[6]~4_combout\ & \Debouncer3|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer3|s_debounceCnt[6]~4_combout\,
	datad => \Debouncer3|Add0~30_combout\,
	combout => \Debouncer3|s_debounceCnt~5_combout\);

-- Location: FF_X61_Y30_N25
\Debouncer3|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt~5_combout\,
	ena => \Debouncer3|s_debounceCnt[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(15));

-- Location: LCCOMB_X62_Y29_N10
\Debouncer3|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~32_combout\ = (\Debouncer3|s_debounceCnt\(16) & ((GND) # (!\Debouncer3|Add0~31\))) # (!\Debouncer3|s_debounceCnt\(16) & (\Debouncer3|Add0~31\ $ (GND)))
-- \Debouncer3|Add0~33\ = CARRY((\Debouncer3|s_debounceCnt\(16)) # (!\Debouncer3|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|s_debounceCnt\(16),
	datad => VCC,
	cin => \Debouncer3|Add0~31\,
	combout => \Debouncer3|Add0~32_combout\,
	cout => \Debouncer3|Add0~33\);

-- Location: LCCOMB_X62_Y29_N28
\Debouncer3|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt~6_combout\ = (\Debouncer3|Add0~32_combout\ & \Debouncer3|s_debounceCnt[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|Add0~32_combout\,
	datad => \Debouncer3|s_debounceCnt[6]~4_combout\,
	combout => \Debouncer3|s_debounceCnt~6_combout\);

-- Location: FF_X62_Y29_N29
\Debouncer3|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt~6_combout\,
	ena => \Debouncer3|s_debounceCnt[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(16));

-- Location: LCCOMB_X62_Y29_N12
\Debouncer3|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~34_combout\ = (\Debouncer3|s_debounceCnt\(17) & (\Debouncer3|Add0~33\ & VCC)) # (!\Debouncer3|s_debounceCnt\(17) & (!\Debouncer3|Add0~33\))
-- \Debouncer3|Add0~35\ = CARRY((!\Debouncer3|s_debounceCnt\(17) & !\Debouncer3|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(17),
	datad => VCC,
	cin => \Debouncer3|Add0~33\,
	combout => \Debouncer3|Add0~34_combout\,
	cout => \Debouncer3|Add0~35\);

-- Location: LCCOMB_X61_Y30_N14
\Debouncer3|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt~7_combout\ = (\Debouncer3|Add0~34_combout\ & \Debouncer3|s_debounceCnt[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|Add0~34_combout\,
	datac => \Debouncer3|s_debounceCnt[6]~4_combout\,
	combout => \Debouncer3|s_debounceCnt~7_combout\);

-- Location: FF_X61_Y30_N15
\Debouncer3|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt~7_combout\,
	ena => \Debouncer3|s_debounceCnt[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(17));

-- Location: LCCOMB_X62_Y29_N14
\Debouncer3|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~36_combout\ = (\Debouncer3|s_debounceCnt\(18) & ((GND) # (!\Debouncer3|Add0~35\))) # (!\Debouncer3|s_debounceCnt\(18) & (\Debouncer3|Add0~35\ $ (GND)))
-- \Debouncer3|Add0~37\ = CARRY((\Debouncer3|s_debounceCnt\(18)) # (!\Debouncer3|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|s_debounceCnt\(18),
	datad => VCC,
	cin => \Debouncer3|Add0~35\,
	combout => \Debouncer3|Add0~36_combout\,
	cout => \Debouncer3|Add0~37\);

-- Location: LCCOMB_X60_Y30_N2
\Debouncer3|s_debounceCnt[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt[18]~18_combout\ = (\Debouncer3|s_debounceCnt[6]~0_combout\ & (\Debouncer3|s_debounceCnt[6]~3_combout\ & ((\Debouncer3|Add0~36_combout\) # (!\Debouncer3|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_previousIn~q\,
	datab => \Debouncer3|Add0~36_combout\,
	datac => \Debouncer3|s_debounceCnt[6]~0_combout\,
	datad => \Debouncer3|s_debounceCnt[6]~3_combout\,
	combout => \Debouncer3|s_debounceCnt[18]~18_combout\);

-- Location: FF_X60_Y30_N3
\Debouncer3|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(18));

-- Location: LCCOMB_X62_Y29_N16
\Debouncer3|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~38_combout\ = (\Debouncer3|s_debounceCnt\(19) & (\Debouncer3|Add0~37\ & VCC)) # (!\Debouncer3|s_debounceCnt\(19) & (!\Debouncer3|Add0~37\))
-- \Debouncer3|Add0~39\ = CARRY((!\Debouncer3|s_debounceCnt\(19) & !\Debouncer3|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|s_debounceCnt\(19),
	datad => VCC,
	cin => \Debouncer3|Add0~37\,
	combout => \Debouncer3|Add0~38_combout\,
	cout => \Debouncer3|Add0~39\);

-- Location: LCCOMB_X60_Y30_N4
\Debouncer3|s_debounceCnt[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt[19]~19_combout\ = (\Debouncer3|s_debounceCnt[6]~0_combout\ & (\Debouncer3|s_debounceCnt[6]~3_combout\ & ((\Debouncer3|Add0~38_combout\) # (!\Debouncer3|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_previousIn~q\,
	datab => \Debouncer3|s_debounceCnt[6]~0_combout\,
	datac => \Debouncer3|Add0~38_combout\,
	datad => \Debouncer3|s_debounceCnt[6]~3_combout\,
	combout => \Debouncer3|s_debounceCnt[19]~19_combout\);

-- Location: FF_X60_Y30_N5
\Debouncer3|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(19));

-- Location: LCCOMB_X62_Y29_N18
\Debouncer3|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~40_combout\ = (\Debouncer3|s_debounceCnt\(20) & ((GND) # (!\Debouncer3|Add0~39\))) # (!\Debouncer3|s_debounceCnt\(20) & (\Debouncer3|Add0~39\ $ (GND)))
-- \Debouncer3|Add0~41\ = CARRY((\Debouncer3|s_debounceCnt\(20)) # (!\Debouncer3|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(20),
	datad => VCC,
	cin => \Debouncer3|Add0~39\,
	combout => \Debouncer3|Add0~40_combout\,
	cout => \Debouncer3|Add0~41\);

-- Location: LCCOMB_X62_Y29_N30
\Debouncer3|s_debounceCnt[20]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt[20]~8_combout\ = (\Debouncer3|Add0~40_combout\ & (\Debouncer3|s_debounceCnt[6]~3_combout\ & \Debouncer3|s_debounceCnt[6]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|Add0~40_combout\,
	datac => \Debouncer3|s_debounceCnt[6]~3_combout\,
	datad => \Debouncer3|s_debounceCnt[6]~4_combout\,
	combout => \Debouncer3|s_debounceCnt[20]~8_combout\);

-- Location: FF_X62_Y29_N31
\Debouncer3|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt[20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(20));

-- Location: LCCOMB_X62_Y29_N20
\Debouncer3|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~42_combout\ = (\Debouncer3|s_debounceCnt\(21) & (\Debouncer3|Add0~41\ & VCC)) # (!\Debouncer3|s_debounceCnt\(21) & (!\Debouncer3|Add0~41\))
-- \Debouncer3|Add0~43\ = CARRY((!\Debouncer3|s_debounceCnt\(21) & !\Debouncer3|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|s_debounceCnt\(21),
	datad => VCC,
	cin => \Debouncer3|Add0~41\,
	combout => \Debouncer3|Add0~42_combout\,
	cout => \Debouncer3|Add0~43\);

-- Location: LCCOMB_X62_Y29_N24
\Debouncer3|s_debounceCnt[21]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt[21]~9_combout\ = (\Debouncer3|Add0~42_combout\ & (\Debouncer3|s_debounceCnt[6]~3_combout\ & \Debouncer3|s_debounceCnt[6]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|Add0~42_combout\,
	datac => \Debouncer3|s_debounceCnt[6]~3_combout\,
	datad => \Debouncer3|s_debounceCnt[6]~4_combout\,
	combout => \Debouncer3|s_debounceCnt[21]~9_combout\);

-- Location: FF_X62_Y29_N25
\Debouncer3|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt[21]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(21));

-- Location: LCCOMB_X62_Y29_N22
\Debouncer3|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|Add0~44_combout\ = \Debouncer3|s_debounceCnt\(22) $ (\Debouncer3|Add0~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer3|s_debounceCnt\(22),
	cin => \Debouncer3|Add0~43\,
	combout => \Debouncer3|Add0~44_combout\);

-- Location: LCCOMB_X61_Y30_N10
\Debouncer3|s_debounceCnt[22]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt[22]~25_combout\ = (\Debouncer3|s_debounceCnt\(22) & (((!\Debouncer3|LessThan0~6_combout\)))) # (!\Debouncer3|s_debounceCnt\(22) & ((\Debouncer3|s_debounceCnt[6]~2_combout\) # ((!\Debouncer3|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt[6]~2_combout\,
	datab => \Debouncer3|s_previousIn~q\,
	datac => \Debouncer3|s_debounceCnt\(22),
	datad => \Debouncer3|LessThan0~6_combout\,
	combout => \Debouncer3|s_debounceCnt[22]~25_combout\);

-- Location: LCCOMB_X61_Y30_N30
\Debouncer3|s_debounceCnt[22]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt[22]~26_combout\ = (\Debouncer3|s_dirtyIn~q\ & (\Debouncer3|s_debounceCnt[22]~25_combout\ & ((\Debouncer3|Add0~44_combout\) # (!\Debouncer3|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_dirtyIn~q\,
	datab => \Debouncer3|s_previousIn~q\,
	datac => \Debouncer3|Add0~44_combout\,
	datad => \Debouncer3|s_debounceCnt[22]~25_combout\,
	combout => \Debouncer3|s_debounceCnt[22]~26_combout\);

-- Location: FF_X61_Y30_N31
\Debouncer3|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(22));

-- Location: LCCOMB_X60_Y30_N14
\Debouncer3|s_debounceCnt[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt[6]~0_combout\ = (\Debouncer3|s_dirtyIn~q\ & ((!\Debouncer3|LessThan0~6_combout\) # (!\Debouncer3|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(22),
	datac => \Debouncer3|LessThan0~6_combout\,
	datad => \Debouncer3|s_dirtyIn~q\,
	combout => \Debouncer3|s_debounceCnt[6]~0_combout\);

-- Location: LCCOMB_X60_Y30_N30
\Debouncer3|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_debounceCnt~16_combout\ = (\Debouncer3|s_debounceCnt[6]~0_combout\ & ((\Debouncer3|Add0~22_combout\) # (!\Debouncer3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_previousIn~q\,
	datac => \Debouncer3|s_debounceCnt[6]~0_combout\,
	datad => \Debouncer3|Add0~22_combout\,
	combout => \Debouncer3|s_debounceCnt~16_combout\);

-- Location: FF_X60_Y30_N31
\Debouncer3|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_debounceCnt~16_combout\,
	ena => \Debouncer3|s_debounceCnt[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_debounceCnt\(11));

-- Location: LCCOMB_X60_Y30_N26
\Debouncer3|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_pulsedOut~3_combout\ = (!\Debouncer3|s_debounceCnt\(11) & (!\Debouncer3|s_debounceCnt\(18) & (!\Debouncer3|s_debounceCnt\(19) & !\Debouncer3|s_debounceCnt\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(11),
	datab => \Debouncer3|s_debounceCnt\(18),
	datac => \Debouncer3|s_debounceCnt\(19),
	datad => \Debouncer3|s_debounceCnt\(14),
	combout => \Debouncer3|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X61_Y30_N20
\Debouncer3|s_pulsedOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_pulsedOut~0_combout\ = (!\Debouncer3|s_debounceCnt\(17) & (!\Debouncer3|s_debounceCnt\(15) & (!\Debouncer3|s_debounceCnt\(16) & !\Debouncer3|s_debounceCnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(17),
	datab => \Debouncer3|s_debounceCnt\(15),
	datac => \Debouncer3|s_debounceCnt\(16),
	datad => \Debouncer3|s_debounceCnt\(6),
	combout => \Debouncer3|s_pulsedOut~0_combout\);

-- Location: LCCOMB_X60_Y30_N16
\Debouncer3|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_pulsedOut~2_combout\ = (!\Debouncer3|s_debounceCnt\(7) & (!\Debouncer3|s_debounceCnt\(9) & (!\Debouncer3|s_debounceCnt\(10) & !\Debouncer3|s_debounceCnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(7),
	datab => \Debouncer3|s_debounceCnt\(9),
	datac => \Debouncer3|s_debounceCnt\(10),
	datad => \Debouncer3|s_debounceCnt\(8),
	combout => \Debouncer3|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X63_Y30_N14
\Debouncer3|s_pulsedOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_pulsedOut~1_combout\ = (!\Debouncer3|s_debounceCnt\(12) & (!\Debouncer3|s_debounceCnt\(20) & (!\Debouncer3|s_debounceCnt\(13) & !\Debouncer3|s_debounceCnt\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(12),
	datab => \Debouncer3|s_debounceCnt\(20),
	datac => \Debouncer3|s_debounceCnt\(13),
	datad => \Debouncer3|s_debounceCnt\(21),
	combout => \Debouncer3|s_pulsedOut~1_combout\);

-- Location: LCCOMB_X61_Y30_N6
\Debouncer3|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_pulsedOut~4_combout\ = (\Debouncer3|s_pulsedOut~3_combout\ & (\Debouncer3|s_pulsedOut~0_combout\ & (\Debouncer3|s_pulsedOut~2_combout\ & \Debouncer3|s_pulsedOut~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_pulsedOut~3_combout\,
	datab => \Debouncer3|s_pulsedOut~0_combout\,
	datac => \Debouncer3|s_pulsedOut~2_combout\,
	datad => \Debouncer3|s_pulsedOut~1_combout\,
	combout => \Debouncer3|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X61_Y30_N0
\Debouncer3|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_pulsedOut~6_combout\ = (!\Debouncer3|s_debounceCnt\(22) & (\Debouncer3|s_debounceCnt\(0) & (\Debouncer3|s_dirtyIn~q\ & \Debouncer3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_debounceCnt\(22),
	datab => \Debouncer3|s_debounceCnt\(0),
	datac => \Debouncer3|s_dirtyIn~q\,
	datad => \Debouncer3|s_previousIn~q\,
	combout => \Debouncer3|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X61_Y30_N8
\Debouncer3|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer3|s_pulsedOut~7_combout\ = (\Debouncer3|s_pulsedOut~4_combout\ & (\Debouncer3|s_pulsedOut~5_combout\ & (!\Debouncer3|s_debounceCnt\(5) & \Debouncer3|s_pulsedOut~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer3|s_pulsedOut~4_combout\,
	datab => \Debouncer3|s_pulsedOut~5_combout\,
	datac => \Debouncer3|s_debounceCnt\(5),
	datad => \Debouncer3|s_pulsedOut~6_combout\,
	combout => \Debouncer3|s_pulsedOut~7_combout\);

-- Location: FF_X61_Y30_N9
\Debouncer3|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer3|s_pulsedOut~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer3|s_pulsedOut~q\);

-- Location: LCCOMB_X79_Y23_N30
\tempMode|prevChangeMode~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempMode|prevChangeMode~0_combout\ = !\Debouncer3|s_pulsedOut~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Debouncer3|s_pulsedOut~q\,
	combout => \tempMode|prevChangeMode~0_combout\);

-- Location: FF_X79_Y23_N31
\tempMode|prevChangeMode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \tempMode|prevChangeMode~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempMode|prevChangeMode~q\);

-- Location: LCCOMB_X79_Y23_N10
\tempMode|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempMode|process_0~0_combout\ = (!\tempMode|prevChangeMode~q\ & !\Debouncer3|s_pulsedOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempMode|prevChangeMode~q\,
	datad => \Debouncer3|s_pulsedOut~q\,
	combout => \tempMode|process_0~0_combout\);

-- Location: FF_X79_Y23_N13
\tempMode|state.Mode2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \tempMode|state.Mode2~0_combout\,
	ena => \tempMode|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempMode|state.Mode2~q\);

-- Location: LCCOMB_X79_Y23_N14
\tempMode|state.Mode3~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempMode|state.Mode3~feeder_combout\ = \tempMode|state.Mode2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tempMode|state.Mode2~q\,
	combout => \tempMode|state.Mode3~feeder_combout\);

-- Location: FF_X79_Y23_N15
\tempMode|state.Mode3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \tempMode|state.Mode3~feeder_combout\,
	ena => \tempMode|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempMode|state.Mode3~q\);

-- Location: FF_X79_Y23_N27
\tempMode|state.Mode4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \tempMode|state.Mode3~q\,
	sload => VCC,
	ena => \tempMode|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempMode|state.Mode4~q\);

-- Location: LCCOMB_X79_Y23_N28
\tempMode|state.Mode1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempMode|state.Mode1~0_combout\ = !\tempMode|state.Mode4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tempMode|state.Mode4~q\,
	combout => \tempMode|state.Mode1~0_combout\);

-- Location: FF_X79_Y23_N29
\tempMode|state.Mode1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \tempMode|state.Mode1~0_combout\,
	ena => \tempMode|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempMode|state.Mode1~q\);

-- Location: LCCOMB_X79_Y23_N24
\tempMode|mode~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempMode|mode~3_combout\ = (\tempMode|state.Mode1~q\ & !\tempMode|state.Mode3~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tempMode|state.Mode1~q\,
	datac => \tempMode|state.Mode3~q\,
	combout => \tempMode|mode~3_combout\);

-- Location: FF_X79_Y23_N25
\tempMode|mode[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \tempMode|mode~3_combout\,
	ena => \tempMode|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempMode|mode\(0));

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X91_Y24_N8
\Debouncer0|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_dirtyIn~0_combout\ = !\KEY[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[0]~input_o\,
	combout => \Debouncer0|s_dirtyIn~0_combout\);

-- Location: FF_X91_Y24_N9
\Debouncer0|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_dirtyIn~q\);

-- Location: FF_X89_Y24_N15
\Debouncer0|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Debouncer0|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_previousIn~q\);

-- Location: LCCOMB_X88_Y24_N10
\Debouncer0|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~0_combout\ = \Debouncer0|s_debounceCnt\(0) $ (VCC)
-- \Debouncer0|Add0~1\ = CARRY(\Debouncer0|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|s_debounceCnt\(0),
	datad => VCC,
	combout => \Debouncer0|Add0~0_combout\,
	cout => \Debouncer0|Add0~1\);

-- Location: LCCOMB_X89_Y24_N8
\Debouncer0|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt~24_combout\ = (\Debouncer0|s_debounceCnt[13]~4_combout\ & \Debouncer0|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer0|s_debounceCnt[13]~4_combout\,
	datad => \Debouncer0|Add0~0_combout\,
	combout => \Debouncer0|s_debounceCnt~24_combout\);

-- Location: FF_X89_Y24_N9
\Debouncer0|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt~24_combout\,
	ena => \Debouncer0|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(0));

-- Location: LCCOMB_X88_Y24_N12
\Debouncer0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~2_combout\ = (\Debouncer0|s_debounceCnt\(1) & (\Debouncer0|Add0~1\ & VCC)) # (!\Debouncer0|s_debounceCnt\(1) & (!\Debouncer0|Add0~1\))
-- \Debouncer0|Add0~3\ = CARRY((!\Debouncer0|s_debounceCnt\(1) & !\Debouncer0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|s_debounceCnt\(1),
	datad => VCC,
	cin => \Debouncer0|Add0~1\,
	combout => \Debouncer0|Add0~2_combout\,
	cout => \Debouncer0|Add0~3\);

-- Location: LCCOMB_X88_Y24_N4
\Debouncer0|s_debounceCnt~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt~20_combout\ = (\Debouncer0|Add0~2_combout\ & \Debouncer0|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|Add0~2_combout\,
	datac => \Debouncer0|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer0|s_debounceCnt~20_combout\);

-- Location: FF_X88_Y24_N5
\Debouncer0|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt~20_combout\,
	ena => \Debouncer0|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(1));

-- Location: LCCOMB_X88_Y24_N14
\Debouncer0|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~4_combout\ = (\Debouncer0|s_debounceCnt\(2) & ((GND) # (!\Debouncer0|Add0~3\))) # (!\Debouncer0|s_debounceCnt\(2) & (\Debouncer0|Add0~3\ $ (GND)))
-- \Debouncer0|Add0~5\ = CARRY((\Debouncer0|s_debounceCnt\(2)) # (!\Debouncer0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|s_debounceCnt\(2),
	datad => VCC,
	cin => \Debouncer0|Add0~3\,
	combout => \Debouncer0|Add0~4_combout\,
	cout => \Debouncer0|Add0~5\);

-- Location: LCCOMB_X88_Y24_N2
\Debouncer0|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt~21_combout\ = (\Debouncer0|Add0~4_combout\ & \Debouncer0|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|Add0~4_combout\,
	datac => \Debouncer0|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer0|s_debounceCnt~21_combout\);

-- Location: FF_X88_Y24_N3
\Debouncer0|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt~21_combout\,
	ena => \Debouncer0|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(2));

-- Location: LCCOMB_X88_Y24_N16
\Debouncer0|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~6_combout\ = (\Debouncer0|s_debounceCnt\(3) & (\Debouncer0|Add0~5\ & VCC)) # (!\Debouncer0|s_debounceCnt\(3) & (!\Debouncer0|Add0~5\))
-- \Debouncer0|Add0~7\ = CARRY((!\Debouncer0|s_debounceCnt\(3) & !\Debouncer0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|s_debounceCnt\(3),
	datad => VCC,
	cin => \Debouncer0|Add0~5\,
	combout => \Debouncer0|Add0~6_combout\,
	cout => \Debouncer0|Add0~7\);

-- Location: LCCOMB_X88_Y24_N8
\Debouncer0|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt~22_combout\ = (\Debouncer0|Add0~6_combout\ & \Debouncer0|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|Add0~6_combout\,
	datac => \Debouncer0|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer0|s_debounceCnt~22_combout\);

-- Location: FF_X88_Y24_N9
\Debouncer0|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt~22_combout\,
	ena => \Debouncer0|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(3));

-- Location: LCCOMB_X88_Y24_N18
\Debouncer0|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~8_combout\ = (\Debouncer0|s_debounceCnt\(4) & ((GND) # (!\Debouncer0|Add0~7\))) # (!\Debouncer0|s_debounceCnt\(4) & (\Debouncer0|Add0~7\ $ (GND)))
-- \Debouncer0|Add0~9\ = CARRY((\Debouncer0|s_debounceCnt\(4)) # (!\Debouncer0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt\(4),
	datad => VCC,
	cin => \Debouncer0|Add0~7\,
	combout => \Debouncer0|Add0~8_combout\,
	cout => \Debouncer0|Add0~9\);

-- Location: LCCOMB_X88_Y24_N6
\Debouncer0|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt~23_combout\ = (\Debouncer0|Add0~8_combout\ & \Debouncer0|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|Add0~8_combout\,
	datac => \Debouncer0|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer0|s_debounceCnt~23_combout\);

-- Location: FF_X88_Y24_N7
\Debouncer0|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt~23_combout\,
	ena => \Debouncer0|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(4));

-- Location: LCCOMB_X88_Y24_N0
\Debouncer0|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_pulsedOut~5_combout\ = (!\Debouncer0|s_debounceCnt\(4) & (!\Debouncer0|s_debounceCnt\(1) & (!\Debouncer0|s_debounceCnt\(3) & !\Debouncer0|s_debounceCnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt\(4),
	datab => \Debouncer0|s_debounceCnt\(1),
	datac => \Debouncer0|s_debounceCnt\(3),
	datad => \Debouncer0|s_debounceCnt\(2),
	combout => \Debouncer0|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X88_Y24_N20
\Debouncer0|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~10_combout\ = (\Debouncer0|s_debounceCnt\(5) & (\Debouncer0|Add0~9\ & VCC)) # (!\Debouncer0|s_debounceCnt\(5) & (!\Debouncer0|Add0~9\))
-- \Debouncer0|Add0~11\ = CARRY((!\Debouncer0|s_debounceCnt\(5) & !\Debouncer0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt\(5),
	datad => VCC,
	cin => \Debouncer0|Add0~9\,
	combout => \Debouncer0|Add0~10_combout\,
	cout => \Debouncer0|Add0~11\);

-- Location: LCCOMB_X88_Y24_N22
\Debouncer0|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~12_combout\ = (\Debouncer0|s_debounceCnt\(6) & ((GND) # (!\Debouncer0|Add0~11\))) # (!\Debouncer0|s_debounceCnt\(6) & (\Debouncer0|Add0~11\ $ (GND)))
-- \Debouncer0|Add0~13\ = CARRY((\Debouncer0|s_debounceCnt\(6)) # (!\Debouncer0|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt\(6),
	datad => VCC,
	cin => \Debouncer0|Add0~11\,
	combout => \Debouncer0|Add0~12_combout\,
	cout => \Debouncer0|Add0~13\);

-- Location: LCCOMB_X88_Y24_N30
\Debouncer0|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~20_combout\ = (\Debouncer0|s_debounceCnt\(10) & ((GND) # (!\Debouncer0|Add0~19\))) # (!\Debouncer0|s_debounceCnt\(10) & (\Debouncer0|Add0~19\ $ (GND)))
-- \Debouncer0|Add0~21\ = CARRY((\Debouncer0|s_debounceCnt\(10)) # (!\Debouncer0|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt\(10),
	datad => VCC,
	cin => \Debouncer0|Add0~19\,
	combout => \Debouncer0|Add0~20_combout\,
	cout => \Debouncer0|Add0~21\);

-- Location: LCCOMB_X88_Y23_N0
\Debouncer0|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~22_combout\ = (\Debouncer0|s_debounceCnt\(11) & (\Debouncer0|Add0~21\ & VCC)) # (!\Debouncer0|s_debounceCnt\(11) & (!\Debouncer0|Add0~21\))
-- \Debouncer0|Add0~23\ = CARRY((!\Debouncer0|s_debounceCnt\(11) & !\Debouncer0|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt\(11),
	datad => VCC,
	cin => \Debouncer0|Add0~21\,
	combout => \Debouncer0|Add0~22_combout\,
	cout => \Debouncer0|Add0~23\);

-- Location: LCCOMB_X89_Y24_N10
\Debouncer0|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt~16_combout\ = (\Debouncer0|s_debounceCnt[13]~0_combout\ & ((\Debouncer0|Add0~22_combout\) # (!\Debouncer0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|s_previousIn~q\,
	datac => \Debouncer0|Add0~22_combout\,
	datad => \Debouncer0|s_debounceCnt[13]~0_combout\,
	combout => \Debouncer0|s_debounceCnt~16_combout\);

-- Location: FF_X89_Y24_N11
\Debouncer0|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt~16_combout\,
	ena => \Debouncer0|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(11));

-- Location: LCCOMB_X88_Y23_N2
\Debouncer0|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~24_combout\ = (\Debouncer0|s_debounceCnt\(12) & ((GND) # (!\Debouncer0|Add0~23\))) # (!\Debouncer0|s_debounceCnt\(12) & (\Debouncer0|Add0~23\ $ (GND)))
-- \Debouncer0|Add0~25\ = CARRY((\Debouncer0|s_debounceCnt\(12)) # (!\Debouncer0|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|s_debounceCnt\(12),
	datad => VCC,
	cin => \Debouncer0|Add0~23\,
	combout => \Debouncer0|Add0~24_combout\,
	cout => \Debouncer0|Add0~25\);

-- Location: LCCOMB_X88_Y23_N24
\Debouncer0|s_debounceCnt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt~10_combout\ = (\Debouncer0|Add0~24_combout\ & \Debouncer0|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|Add0~24_combout\,
	datad => \Debouncer0|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer0|s_debounceCnt~10_combout\);

-- Location: FF_X88_Y23_N25
\Debouncer0|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt~10_combout\,
	ena => \Debouncer0|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(12));

-- Location: LCCOMB_X88_Y23_N4
\Debouncer0|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~26_combout\ = (\Debouncer0|s_debounceCnt\(13) & (\Debouncer0|Add0~25\ & VCC)) # (!\Debouncer0|s_debounceCnt\(13) & (!\Debouncer0|Add0~25\))
-- \Debouncer0|Add0~27\ = CARRY((!\Debouncer0|s_debounceCnt\(13) & !\Debouncer0|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt\(13),
	datad => VCC,
	cin => \Debouncer0|Add0~25\,
	combout => \Debouncer0|Add0~26_combout\,
	cout => \Debouncer0|Add0~27\);

-- Location: LCCOMB_X89_Y23_N30
\Debouncer0|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt~11_combout\ = (\Debouncer0|s_debounceCnt[13]~4_combout\ & \Debouncer0|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt[13]~4_combout\,
	datac => \Debouncer0|Add0~26_combout\,
	combout => \Debouncer0|s_debounceCnt~11_combout\);

-- Location: FF_X89_Y23_N31
\Debouncer0|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt~11_combout\,
	ena => \Debouncer0|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(13));

-- Location: LCCOMB_X88_Y23_N6
\Debouncer0|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~28_combout\ = (\Debouncer0|s_debounceCnt\(14) & ((GND) # (!\Debouncer0|Add0~27\))) # (!\Debouncer0|s_debounceCnt\(14) & (\Debouncer0|Add0~27\ $ (GND)))
-- \Debouncer0|Add0~29\ = CARRY((\Debouncer0|s_debounceCnt\(14)) # (!\Debouncer0|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|s_debounceCnt\(14),
	datad => VCC,
	cin => \Debouncer0|Add0~27\,
	combout => \Debouncer0|Add0~28_combout\,
	cout => \Debouncer0|Add0~29\);

-- Location: LCCOMB_X89_Y24_N16
\Debouncer0|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt~17_combout\ = (\Debouncer0|s_debounceCnt[13]~0_combout\ & ((\Debouncer0|Add0~28_combout\) # (!\Debouncer0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|s_previousIn~q\,
	datac => \Debouncer0|Add0~28_combout\,
	datad => \Debouncer0|s_debounceCnt[13]~0_combout\,
	combout => \Debouncer0|s_debounceCnt~17_combout\);

-- Location: FF_X89_Y24_N17
\Debouncer0|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt~17_combout\,
	ena => \Debouncer0|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(14));

-- Location: LCCOMB_X88_Y23_N8
\Debouncer0|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~30_combout\ = (\Debouncer0|s_debounceCnt\(15) & (\Debouncer0|Add0~29\ & VCC)) # (!\Debouncer0|s_debounceCnt\(15) & (!\Debouncer0|Add0~29\))
-- \Debouncer0|Add0~31\ = CARRY((!\Debouncer0|s_debounceCnt\(15) & !\Debouncer0|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|s_debounceCnt\(15),
	datad => VCC,
	cin => \Debouncer0|Add0~29\,
	combout => \Debouncer0|Add0~30_combout\,
	cout => \Debouncer0|Add0~31\);

-- Location: LCCOMB_X88_Y23_N28
\Debouncer0|s_debounceCnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt~5_combout\ = (\Debouncer0|Add0~30_combout\ & \Debouncer0|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer0|Add0~30_combout\,
	datad => \Debouncer0|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer0|s_debounceCnt~5_combout\);

-- Location: FF_X88_Y23_N29
\Debouncer0|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt~5_combout\,
	ena => \Debouncer0|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(15));

-- Location: LCCOMB_X88_Y23_N10
\Debouncer0|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~32_combout\ = (\Debouncer0|s_debounceCnt\(16) & ((GND) # (!\Debouncer0|Add0~31\))) # (!\Debouncer0|s_debounceCnt\(16) & (\Debouncer0|Add0~31\ $ (GND)))
-- \Debouncer0|Add0~33\ = CARRY((\Debouncer0|s_debounceCnt\(16)) # (!\Debouncer0|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt\(16),
	datad => VCC,
	cin => \Debouncer0|Add0~31\,
	combout => \Debouncer0|Add0~32_combout\,
	cout => \Debouncer0|Add0~33\);

-- Location: LCCOMB_X88_Y23_N26
\Debouncer0|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt~6_combout\ = (\Debouncer0|Add0~32_combout\ & \Debouncer0|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|Add0~32_combout\,
	datad => \Debouncer0|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer0|s_debounceCnt~6_combout\);

-- Location: FF_X88_Y23_N27
\Debouncer0|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt~6_combout\,
	ena => \Debouncer0|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(16));

-- Location: LCCOMB_X88_Y23_N12
\Debouncer0|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~34_combout\ = (\Debouncer0|s_debounceCnt\(17) & (\Debouncer0|Add0~33\ & VCC)) # (!\Debouncer0|s_debounceCnt\(17) & (!\Debouncer0|Add0~33\))
-- \Debouncer0|Add0~35\ = CARRY((!\Debouncer0|s_debounceCnt\(17) & !\Debouncer0|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|s_debounceCnt\(17),
	datad => VCC,
	cin => \Debouncer0|Add0~33\,
	combout => \Debouncer0|Add0~34_combout\,
	cout => \Debouncer0|Add0~35\);

-- Location: LCCOMB_X89_Y23_N0
\Debouncer0|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt~7_combout\ = (\Debouncer0|s_debounceCnt[13]~4_combout\ & \Debouncer0|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer0|s_debounceCnt[13]~4_combout\,
	datad => \Debouncer0|Add0~34_combout\,
	combout => \Debouncer0|s_debounceCnt~7_combout\);

-- Location: FF_X89_Y23_N1
\Debouncer0|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt~7_combout\,
	ena => \Debouncer0|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(17));

-- Location: LCCOMB_X88_Y23_N14
\Debouncer0|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~36_combout\ = (\Debouncer0|s_debounceCnt\(18) & ((GND) # (!\Debouncer0|Add0~35\))) # (!\Debouncer0|s_debounceCnt\(18) & (\Debouncer0|Add0~35\ $ (GND)))
-- \Debouncer0|Add0~37\ = CARRY((\Debouncer0|s_debounceCnt\(18)) # (!\Debouncer0|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|s_debounceCnt\(18),
	datad => VCC,
	cin => \Debouncer0|Add0~35\,
	combout => \Debouncer0|Add0~36_combout\,
	cout => \Debouncer0|Add0~37\);

-- Location: LCCOMB_X89_Y24_N22
\Debouncer0|s_debounceCnt[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt[18]~18_combout\ = (\Debouncer0|s_debounceCnt[13]~3_combout\ & (\Debouncer0|s_debounceCnt[13]~0_combout\ & ((\Debouncer0|Add0~36_combout\) # (!\Debouncer0|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|Add0~36_combout\,
	datab => \Debouncer0|s_debounceCnt[13]~3_combout\,
	datac => \Debouncer0|s_previousIn~q\,
	datad => \Debouncer0|s_debounceCnt[13]~0_combout\,
	combout => \Debouncer0|s_debounceCnt[18]~18_combout\);

-- Location: FF_X89_Y24_N23
\Debouncer0|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(18));

-- Location: LCCOMB_X88_Y23_N16
\Debouncer0|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~38_combout\ = (\Debouncer0|s_debounceCnt\(19) & (\Debouncer0|Add0~37\ & VCC)) # (!\Debouncer0|s_debounceCnt\(19) & (!\Debouncer0|Add0~37\))
-- \Debouncer0|Add0~39\ = CARRY((!\Debouncer0|s_debounceCnt\(19) & !\Debouncer0|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|s_debounceCnt\(19),
	datad => VCC,
	cin => \Debouncer0|Add0~37\,
	combout => \Debouncer0|Add0~38_combout\,
	cout => \Debouncer0|Add0~39\);

-- Location: LCCOMB_X90_Y24_N4
\Debouncer0|s_debounceCnt[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt[19]~19_combout\ = (\Debouncer0|s_debounceCnt[13]~3_combout\ & (\Debouncer0|s_debounceCnt[13]~0_combout\ & ((\Debouncer0|Add0~38_combout\) # (!\Debouncer0|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_previousIn~q\,
	datab => \Debouncer0|Add0~38_combout\,
	datac => \Debouncer0|s_debounceCnt[13]~3_combout\,
	datad => \Debouncer0|s_debounceCnt[13]~0_combout\,
	combout => \Debouncer0|s_debounceCnt[19]~19_combout\);

-- Location: FF_X90_Y24_N5
\Debouncer0|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(19));

-- Location: LCCOMB_X88_Y23_N18
\Debouncer0|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~40_combout\ = (\Debouncer0|s_debounceCnt\(20) & ((GND) # (!\Debouncer0|Add0~39\))) # (!\Debouncer0|s_debounceCnt\(20) & (\Debouncer0|Add0~39\ $ (GND)))
-- \Debouncer0|Add0~41\ = CARRY((\Debouncer0|s_debounceCnt\(20)) # (!\Debouncer0|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt\(20),
	datad => VCC,
	cin => \Debouncer0|Add0~39\,
	combout => \Debouncer0|Add0~40_combout\,
	cout => \Debouncer0|Add0~41\);

-- Location: LCCOMB_X89_Y24_N6
\Debouncer0|s_debounceCnt[20]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt[20]~8_combout\ = (\Debouncer0|s_debounceCnt[13]~3_combout\ & (\Debouncer0|s_debounceCnt[13]~4_combout\ & \Debouncer0|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|s_debounceCnt[13]~3_combout\,
	datac => \Debouncer0|s_debounceCnt[13]~4_combout\,
	datad => \Debouncer0|Add0~40_combout\,
	combout => \Debouncer0|s_debounceCnt[20]~8_combout\);

-- Location: FF_X89_Y24_N7
\Debouncer0|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt[20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(20));

-- Location: LCCOMB_X90_Y24_N22
\Debouncer0|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|LessThan0~4_combout\ = (\Debouncer0|s_debounceCnt\(16)) # ((\Debouncer0|s_debounceCnt\(17)) # (\Debouncer0|s_debounceCnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|s_debounceCnt\(16),
	datac => \Debouncer0|s_debounceCnt\(17),
	datad => \Debouncer0|s_debounceCnt\(15),
	combout => \Debouncer0|LessThan0~4_combout\);

-- Location: LCCOMB_X90_Y24_N10
\Debouncer0|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|LessThan0~0_combout\ = (\Debouncer0|s_debounceCnt\(6) & ((\Debouncer0|s_debounceCnt\(5)) # ((\Debouncer0|s_debounceCnt\(0)) # (!\Debouncer0|s_pulsedOut~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt\(5),
	datab => \Debouncer0|s_debounceCnt\(6),
	datac => \Debouncer0|s_pulsedOut~5_combout\,
	datad => \Debouncer0|s_debounceCnt\(0),
	combout => \Debouncer0|LessThan0~0_combout\);

-- Location: LCCOMB_X90_Y24_N8
\Debouncer0|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|LessThan0~1_combout\ = (\Debouncer0|s_debounceCnt\(9) & ((\Debouncer0|s_debounceCnt\(7)) # (\Debouncer0|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|s_debounceCnt\(9),
	datac => \Debouncer0|s_debounceCnt\(7),
	datad => \Debouncer0|LessThan0~0_combout\,
	combout => \Debouncer0|LessThan0~1_combout\);

-- Location: LCCOMB_X90_Y24_N2
\Debouncer0|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|LessThan0~2_combout\ = (\Debouncer0|s_debounceCnt\(11) & ((\Debouncer0|s_debounceCnt\(10)) # ((\Debouncer0|s_debounceCnt\(8) & \Debouncer0|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt\(10),
	datab => \Debouncer0|s_debounceCnt\(8),
	datac => \Debouncer0|LessThan0~1_combout\,
	datad => \Debouncer0|s_debounceCnt\(11),
	combout => \Debouncer0|LessThan0~2_combout\);

-- Location: LCCOMB_X90_Y24_N0
\Debouncer0|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|LessThan0~3_combout\ = (\Debouncer0|s_debounceCnt\(14) & ((\Debouncer0|s_debounceCnt\(13)) # ((\Debouncer0|s_debounceCnt\(12)) # (\Debouncer0|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt\(13),
	datab => \Debouncer0|s_debounceCnt\(12),
	datac => \Debouncer0|s_debounceCnt\(14),
	datad => \Debouncer0|LessThan0~2_combout\,
	combout => \Debouncer0|LessThan0~3_combout\);

-- Location: LCCOMB_X90_Y24_N16
\Debouncer0|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|LessThan0~5_combout\ = (\Debouncer0|s_debounceCnt\(19) & ((\Debouncer0|LessThan0~4_combout\) # (\Debouncer0|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|s_debounceCnt\(19),
	datac => \Debouncer0|LessThan0~4_combout\,
	datad => \Debouncer0|LessThan0~3_combout\,
	combout => \Debouncer0|LessThan0~5_combout\);

-- Location: LCCOMB_X90_Y24_N18
\Debouncer0|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|LessThan0~6_combout\ = (\Debouncer0|s_debounceCnt\(21)) # ((\Debouncer0|s_debounceCnt\(20)) # ((\Debouncer0|s_debounceCnt\(18) & \Debouncer0|LessThan0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt\(21),
	datab => \Debouncer0|s_debounceCnt\(18),
	datac => \Debouncer0|s_debounceCnt\(20),
	datad => \Debouncer0|LessThan0~5_combout\,
	combout => \Debouncer0|LessThan0~6_combout\);

-- Location: LCCOMB_X89_Y24_N24
\Debouncer0|s_debounceCnt[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt[13]~0_combout\ = (\Debouncer0|s_dirtyIn~q\ & ((!\Debouncer0|LessThan0~6_combout\) # (!\Debouncer0|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_dirtyIn~q\,
	datab => \Debouncer0|s_debounceCnt\(22),
	datad => \Debouncer0|LessThan0~6_combout\,
	combout => \Debouncer0|s_debounceCnt[13]~0_combout\);

-- Location: LCCOMB_X89_Y24_N4
\Debouncer0|s_debounceCnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt~1_combout\ = (\Debouncer0|s_debounceCnt[13]~0_combout\ & ((\Debouncer0|Add0~12_combout\) # (!\Debouncer0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|Add0~12_combout\,
	datac => \Debouncer0|s_previousIn~q\,
	datad => \Debouncer0|s_debounceCnt[13]~0_combout\,
	combout => \Debouncer0|s_debounceCnt~1_combout\);

-- Location: FF_X89_Y24_N5
\Debouncer0|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt~1_combout\,
	ena => \Debouncer0|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(6));

-- Location: LCCOMB_X88_Y24_N24
\Debouncer0|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~14_combout\ = (\Debouncer0|s_debounceCnt\(7) & (\Debouncer0|Add0~13\ & VCC)) # (!\Debouncer0|s_debounceCnt\(7) & (!\Debouncer0|Add0~13\))
-- \Debouncer0|Add0~15\ = CARRY((!\Debouncer0|s_debounceCnt\(7) & !\Debouncer0|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt\(7),
	datad => VCC,
	cin => \Debouncer0|Add0~13\,
	combout => \Debouncer0|Add0~14_combout\,
	cout => \Debouncer0|Add0~15\);

-- Location: LCCOMB_X90_Y24_N26
\Debouncer0|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt~12_combout\ = (\Debouncer0|Add0~14_combout\ & \Debouncer0|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer0|Add0~14_combout\,
	datad => \Debouncer0|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer0|s_debounceCnt~12_combout\);

-- Location: FF_X90_Y24_N27
\Debouncer0|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt~12_combout\,
	ena => \Debouncer0|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(7));

-- Location: LCCOMB_X88_Y24_N26
\Debouncer0|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~16_combout\ = (\Debouncer0|s_debounceCnt\(8) & ((GND) # (!\Debouncer0|Add0~15\))) # (!\Debouncer0|s_debounceCnt\(8) & (\Debouncer0|Add0~15\ $ (GND)))
-- \Debouncer0|Add0~17\ = CARRY((\Debouncer0|s_debounceCnt\(8)) # (!\Debouncer0|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|s_debounceCnt\(8),
	datad => VCC,
	cin => \Debouncer0|Add0~15\,
	combout => \Debouncer0|Add0~16_combout\,
	cout => \Debouncer0|Add0~17\);

-- Location: LCCOMB_X89_Y24_N18
\Debouncer0|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt~13_combout\ = (\Debouncer0|s_debounceCnt[13]~0_combout\ & ((\Debouncer0|Add0~16_combout\) # (!\Debouncer0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|s_previousIn~q\,
	datac => \Debouncer0|Add0~16_combout\,
	datad => \Debouncer0|s_debounceCnt[13]~0_combout\,
	combout => \Debouncer0|s_debounceCnt~13_combout\);

-- Location: FF_X89_Y24_N19
\Debouncer0|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt~13_combout\,
	ena => \Debouncer0|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(8));

-- Location: LCCOMB_X88_Y24_N28
\Debouncer0|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~18_combout\ = (\Debouncer0|s_debounceCnt\(9) & (\Debouncer0|Add0~17\ & VCC)) # (!\Debouncer0|s_debounceCnt\(9) & (!\Debouncer0|Add0~17\))
-- \Debouncer0|Add0~19\ = CARRY((!\Debouncer0|s_debounceCnt\(9) & !\Debouncer0|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|s_debounceCnt\(9),
	datad => VCC,
	cin => \Debouncer0|Add0~17\,
	combout => \Debouncer0|Add0~18_combout\,
	cout => \Debouncer0|Add0~19\);

-- Location: LCCOMB_X89_Y24_N28
\Debouncer0|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt~14_combout\ = (\Debouncer0|s_debounceCnt[13]~0_combout\ & ((\Debouncer0|Add0~18_combout\) # (!\Debouncer0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|Add0~18_combout\,
	datac => \Debouncer0|s_previousIn~q\,
	datad => \Debouncer0|s_debounceCnt[13]~0_combout\,
	combout => \Debouncer0|s_debounceCnt~14_combout\);

-- Location: FF_X89_Y24_N29
\Debouncer0|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt~14_combout\,
	ena => \Debouncer0|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(9));

-- Location: LCCOMB_X90_Y24_N12
\Debouncer0|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt~15_combout\ = (\Debouncer0|Add0~20_combout\ & \Debouncer0|s_debounceCnt[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer0|Add0~20_combout\,
	datad => \Debouncer0|s_debounceCnt[13]~4_combout\,
	combout => \Debouncer0|s_debounceCnt~15_combout\);

-- Location: FF_X90_Y24_N13
\Debouncer0|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt~15_combout\,
	ena => \Debouncer0|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(10));

-- Location: LCCOMB_X90_Y24_N30
\Debouncer0|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_pulsedOut~2_combout\ = (!\Debouncer0|s_debounceCnt\(10) & (!\Debouncer0|s_debounceCnt\(9) & (!\Debouncer0|s_debounceCnt\(7) & !\Debouncer0|s_debounceCnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt\(10),
	datab => \Debouncer0|s_debounceCnt\(9),
	datac => \Debouncer0|s_debounceCnt\(7),
	datad => \Debouncer0|s_debounceCnt\(8),
	combout => \Debouncer0|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X90_Y24_N28
\Debouncer0|s_pulsedOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_pulsedOut~1_combout\ = (!\Debouncer0|s_debounceCnt\(21) & (!\Debouncer0|s_debounceCnt\(20) & (!\Debouncer0|s_debounceCnt\(13) & !\Debouncer0|s_debounceCnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt\(21),
	datab => \Debouncer0|s_debounceCnt\(20),
	datac => \Debouncer0|s_debounceCnt\(13),
	datad => \Debouncer0|s_debounceCnt\(12),
	combout => \Debouncer0|s_pulsedOut~1_combout\);

-- Location: LCCOMB_X90_Y24_N14
\Debouncer0|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_pulsedOut~3_combout\ = (!\Debouncer0|s_debounceCnt\(14) & (!\Debouncer0|s_debounceCnt\(18) & (!\Debouncer0|s_debounceCnt\(19) & !\Debouncer0|s_debounceCnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt\(14),
	datab => \Debouncer0|s_debounceCnt\(18),
	datac => \Debouncer0|s_debounceCnt\(19),
	datad => \Debouncer0|s_debounceCnt\(11),
	combout => \Debouncer0|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X90_Y24_N6
\Debouncer0|s_pulsedOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_pulsedOut~0_combout\ = (!\Debouncer0|s_debounceCnt\(17) & (!\Debouncer0|s_debounceCnt\(6) & (!\Debouncer0|s_debounceCnt\(16) & !\Debouncer0|s_debounceCnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt\(17),
	datab => \Debouncer0|s_debounceCnt\(6),
	datac => \Debouncer0|s_debounceCnt\(16),
	datad => \Debouncer0|s_debounceCnt\(15),
	combout => \Debouncer0|s_pulsedOut~0_combout\);

-- Location: LCCOMB_X90_Y24_N24
\Debouncer0|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_pulsedOut~4_combout\ = (\Debouncer0|s_pulsedOut~2_combout\ & (\Debouncer0|s_pulsedOut~1_combout\ & (\Debouncer0|s_pulsedOut~3_combout\ & \Debouncer0|s_pulsedOut~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_pulsedOut~2_combout\,
	datab => \Debouncer0|s_pulsedOut~1_combout\,
	datac => \Debouncer0|s_pulsedOut~3_combout\,
	datad => \Debouncer0|s_pulsedOut~0_combout\,
	combout => \Debouncer0|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X89_Y24_N26
\Debouncer0|s_debounceCnt[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt[13]~2_combout\ = ((\Debouncer0|s_debounceCnt\(5)) # ((\Debouncer0|s_debounceCnt\(0)) # (!\Debouncer0|s_pulsedOut~4_combout\))) # (!\Debouncer0|s_pulsedOut~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_pulsedOut~5_combout\,
	datab => \Debouncer0|s_debounceCnt\(5),
	datac => \Debouncer0|s_debounceCnt\(0),
	datad => \Debouncer0|s_pulsedOut~4_combout\,
	combout => \Debouncer0|s_debounceCnt[13]~2_combout\);

-- Location: LCCOMB_X89_Y24_N0
\Debouncer0|s_debounceCnt[13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt[13]~3_combout\ = (\Debouncer0|s_debounceCnt[13]~2_combout\) # (((\Debouncer0|s_debounceCnt\(22)) # (!\Debouncer0|s_previousIn~q\)) # (!\Debouncer0|s_dirtyIn~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt[13]~2_combout\,
	datab => \Debouncer0|s_dirtyIn~q\,
	datac => \Debouncer0|s_previousIn~q\,
	datad => \Debouncer0|s_debounceCnt\(22),
	combout => \Debouncer0|s_debounceCnt[13]~3_combout\);

-- Location: LCCOMB_X88_Y23_N20
\Debouncer0|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~42_combout\ = (\Debouncer0|s_debounceCnt\(21) & (\Debouncer0|Add0~41\ & VCC)) # (!\Debouncer0|s_debounceCnt\(21) & (!\Debouncer0|Add0~41\))
-- \Debouncer0|Add0~43\ = CARRY((!\Debouncer0|s_debounceCnt\(21) & !\Debouncer0|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|s_debounceCnt\(21),
	datad => VCC,
	cin => \Debouncer0|Add0~41\,
	combout => \Debouncer0|Add0~42_combout\,
	cout => \Debouncer0|Add0~43\);

-- Location: LCCOMB_X89_Y24_N12
\Debouncer0|s_debounceCnt[21]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt[21]~9_combout\ = (\Debouncer0|s_debounceCnt[13]~3_combout\ & (\Debouncer0|s_debounceCnt[13]~4_combout\ & \Debouncer0|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer0|s_debounceCnt[13]~3_combout\,
	datac => \Debouncer0|s_debounceCnt[13]~4_combout\,
	datad => \Debouncer0|Add0~42_combout\,
	combout => \Debouncer0|s_debounceCnt[21]~9_combout\);

-- Location: FF_X89_Y24_N13
\Debouncer0|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt[21]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(21));

-- Location: LCCOMB_X88_Y23_N22
\Debouncer0|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|Add0~44_combout\ = \Debouncer0|Add0~43\ $ (\Debouncer0|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Debouncer0|s_debounceCnt\(22),
	cin => \Debouncer0|Add0~43\,
	combout => \Debouncer0|Add0~44_combout\);

-- Location: LCCOMB_X89_Y24_N14
\Debouncer0|s_debounceCnt[22]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt[22]~25_combout\ = (\Debouncer0|s_debounceCnt\(22) & (((!\Debouncer0|LessThan0~6_combout\)))) # (!\Debouncer0|s_debounceCnt\(22) & ((\Debouncer0|s_debounceCnt[13]~2_combout\) # ((!\Debouncer0|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt[13]~2_combout\,
	datab => \Debouncer0|s_debounceCnt\(22),
	datac => \Debouncer0|s_previousIn~q\,
	datad => \Debouncer0|LessThan0~6_combout\,
	combout => \Debouncer0|s_debounceCnt[22]~25_combout\);

-- Location: LCCOMB_X89_Y24_N20
\Debouncer0|s_debounceCnt[22]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt[22]~26_combout\ = (\Debouncer0|s_dirtyIn~q\ & (\Debouncer0|s_debounceCnt[22]~25_combout\ & ((\Debouncer0|Add0~44_combout\) # (!\Debouncer0|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_dirtyIn~q\,
	datab => \Debouncer0|s_previousIn~q\,
	datac => \Debouncer0|Add0~44_combout\,
	datad => \Debouncer0|s_debounceCnt[22]~25_combout\,
	combout => \Debouncer0|s_debounceCnt[22]~26_combout\);

-- Location: FF_X89_Y24_N21
\Debouncer0|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(22));

-- Location: LCCOMB_X89_Y24_N30
\Debouncer0|s_debounceCnt[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt[13]~4_combout\ = (\Debouncer0|s_dirtyIn~q\ & (\Debouncer0|s_previousIn~q\ & ((!\Debouncer0|LessThan0~6_combout\) # (!\Debouncer0|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_dirtyIn~q\,
	datab => \Debouncer0|s_debounceCnt\(22),
	datac => \Debouncer0|s_previousIn~q\,
	datad => \Debouncer0|LessThan0~6_combout\,
	combout => \Debouncer0|s_debounceCnt[13]~4_combout\);

-- Location: LCCOMB_X89_Y24_N2
\Debouncer0|s_debounceCnt~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_debounceCnt~27_combout\ = (\Debouncer0|s_debounceCnt[13]~4_combout\ & \Debouncer0|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer0|s_debounceCnt[13]~4_combout\,
	datad => \Debouncer0|Add0~10_combout\,
	combout => \Debouncer0|s_debounceCnt~27_combout\);

-- Location: FF_X89_Y24_N3
\Debouncer0|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_debounceCnt~27_combout\,
	ena => \Debouncer0|s_debounceCnt[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_debounceCnt\(5));

-- Location: LCCOMB_X91_Y24_N26
\Debouncer0|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_pulsedOut~6_combout\ = (\Debouncer0|s_previousIn~q\ & (!\Debouncer0|s_debounceCnt\(22) & (\Debouncer0|s_debounceCnt\(0) & \Debouncer0|s_dirtyIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_previousIn~q\,
	datab => \Debouncer0|s_debounceCnt\(22),
	datac => \Debouncer0|s_debounceCnt\(0),
	datad => \Debouncer0|s_dirtyIn~q\,
	combout => \Debouncer0|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X90_Y24_N20
\Debouncer0|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer0|s_pulsedOut~7_combout\ = (!\Debouncer0|s_debounceCnt\(5) & (\Debouncer0|s_pulsedOut~6_combout\ & (\Debouncer0|s_pulsedOut~5_combout\ & \Debouncer0|s_pulsedOut~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer0|s_debounceCnt\(5),
	datab => \Debouncer0|s_pulsedOut~6_combout\,
	datac => \Debouncer0|s_pulsedOut~5_combout\,
	datad => \Debouncer0|s_pulsedOut~4_combout\,
	combout => \Debouncer0|s_pulsedOut~7_combout\);

-- Location: FF_X90_Y24_N21
\Debouncer0|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer0|s_pulsedOut~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer0|s_pulsedOut~q\);

-- Location: LCCOMB_X79_Y23_N22
\tempMode|mode~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempMode|mode~4_combout\ = (!\tempMode|state.Mode2~q\ & \tempMode|state.Mode1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempMode|state.Mode2~q\,
	datad => \tempMode|state.Mode1~q\,
	combout => \tempMode|mode~4_combout\);

-- Location: FF_X79_Y23_N23
\tempMode|mode[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \tempMode|mode~4_combout\,
	ena => \tempMode|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempMode|mode\(1));

-- Location: LCCOMB_X82_Y21_N28
\changeTemp|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Equal1~1_combout\ = (\tempMode|mode\(0) & (\tempMode|mode\(1) & ((\Debouncer0|s_pulsedOut~q\) # (\Debouncer1|s_pulsedOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempMode|mode\(0),
	datab => \Debouncer0|s_pulsedOut~q\,
	datac => \Debouncer1|s_pulsedOut~q\,
	datad => \tempMode|mode\(1),
	combout => \changeTemp|Equal1~1_combout\);

-- Location: FF_X83_Y21_N13
\changeTemp|tempFrezze[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \changeTemp|Add4~0_combout\,
	sload => VCC,
	ena => \changeTemp|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempFrezze\(0));

-- Location: LCCOMB_X82_Y21_N10
\changeTemp|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add4~2_combout\ = (\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempFrezze\(1) & (!\changeTemp|Add4~1\)) # (!\changeTemp|tempFrezze\(1) & ((\changeTemp|Add4~1\) # (GND))))) # (!\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempFrezze\(1) & 
-- (\changeTemp|Add4~1\ & VCC)) # (!\changeTemp|tempFrezze\(1) & (!\changeTemp|Add4~1\))))
-- \changeTemp|Add4~3\ = CARRY((\Debouncer1|s_pulsedOut~q\ & ((!\changeTemp|Add4~1\) # (!\changeTemp|tempFrezze\(1)))) # (!\Debouncer1|s_pulsedOut~q\ & (!\changeTemp|tempFrezze\(1) & !\changeTemp|Add4~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_pulsedOut~q\,
	datab => \changeTemp|tempFrezze\(1),
	datad => VCC,
	cin => \changeTemp|Add4~1\,
	combout => \changeTemp|Add4~2_combout\,
	cout => \changeTemp|Add4~3\);

-- Location: FF_X82_Y21_N11
\changeTemp|tempFrezze[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|Add4~2_combout\,
	ena => \changeTemp|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempFrezze\(1));

-- Location: LCCOMB_X82_Y21_N12
\changeTemp|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add4~4_combout\ = ((\Debouncer1|s_pulsedOut~q\ $ (\changeTemp|tempFrezze\(2) $ (\changeTemp|Add4~3\)))) # (GND)
-- \changeTemp|Add4~5\ = CARRY((\Debouncer1|s_pulsedOut~q\ & (\changeTemp|tempFrezze\(2) & !\changeTemp|Add4~3\)) # (!\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempFrezze\(2)) # (!\changeTemp|Add4~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_pulsedOut~q\,
	datab => \changeTemp|tempFrezze\(2),
	datad => VCC,
	cin => \changeTemp|Add4~3\,
	combout => \changeTemp|Add4~4_combout\,
	cout => \changeTemp|Add4~5\);

-- Location: FF_X82_Y21_N13
\changeTemp|tempFrezze[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|Add4~4_combout\,
	ena => \changeTemp|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempFrezze\(2));

-- Location: LCCOMB_X82_Y21_N14
\changeTemp|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add4~6_combout\ = (\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempFrezze\(3) & ((\changeTemp|Add4~5\) # (GND))) # (!\changeTemp|tempFrezze\(3) & (!\changeTemp|Add4~5\)))) # (!\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempFrezze\(3) & 
-- (!\changeTemp|Add4~5\)) # (!\changeTemp|tempFrezze\(3) & (\changeTemp|Add4~5\ & VCC))))
-- \changeTemp|Add4~7\ = CARRY((\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempFrezze\(3)) # (!\changeTemp|Add4~5\))) # (!\Debouncer1|s_pulsedOut~q\ & (\changeTemp|tempFrezze\(3) & !\changeTemp|Add4~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_pulsedOut~q\,
	datab => \changeTemp|tempFrezze\(3),
	datad => VCC,
	cin => \changeTemp|Add4~5\,
	combout => \changeTemp|Add4~6_combout\,
	cout => \changeTemp|Add4~7\);

-- Location: LCCOMB_X82_Y23_N0
\changeTemp|tempFrezze[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|tempFrezze[3]~1_combout\ = !\changeTemp|Add4~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \changeTemp|Add4~6_combout\,
	combout => \changeTemp|tempFrezze[3]~1_combout\);

-- Location: FF_X82_Y23_N1
\changeTemp|tempFrezze[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|tempFrezze[3]~1_combout\,
	ena => \changeTemp|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempFrezze\(3));

-- Location: LCCOMB_X82_Y21_N16
\changeTemp|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add4~8_combout\ = ((\Debouncer1|s_pulsedOut~q\ $ (\changeTemp|tempFrezze\(4) $ (\changeTemp|Add4~7\)))) # (GND)
-- \changeTemp|Add4~9\ = CARRY((\Debouncer1|s_pulsedOut~q\ & (\changeTemp|tempFrezze\(4) & !\changeTemp|Add4~7\)) # (!\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempFrezze\(4)) # (!\changeTemp|Add4~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_pulsedOut~q\,
	datab => \changeTemp|tempFrezze\(4),
	datad => VCC,
	cin => \changeTemp|Add4~7\,
	combout => \changeTemp|Add4~8_combout\,
	cout => \changeTemp|Add4~9\);

-- Location: FF_X82_Y21_N17
\changeTemp|tempFrezze[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|Add4~8_combout\,
	ena => \changeTemp|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempFrezze\(4));

-- Location: LCCOMB_X82_Y21_N18
\changeTemp|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add4~10_combout\ = (\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempFrezze\(5) & ((\changeTemp|Add4~9\) # (GND))) # (!\changeTemp|tempFrezze\(5) & (!\changeTemp|Add4~9\)))) # (!\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempFrezze\(5) & 
-- (!\changeTemp|Add4~9\)) # (!\changeTemp|tempFrezze\(5) & (\changeTemp|Add4~9\ & VCC))))
-- \changeTemp|Add4~11\ = CARRY((\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempFrezze\(5)) # (!\changeTemp|Add4~9\))) # (!\Debouncer1|s_pulsedOut~q\ & (\changeTemp|tempFrezze\(5) & !\changeTemp|Add4~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_pulsedOut~q\,
	datab => \changeTemp|tempFrezze\(5),
	datad => VCC,
	cin => \changeTemp|Add4~9\,
	combout => \changeTemp|Add4~10_combout\,
	cout => \changeTemp|Add4~11\);

-- Location: LCCOMB_X82_Y21_N0
\changeTemp|tempFrezze[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|tempFrezze[5]~0_combout\ = !\changeTemp|Add4~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \changeTemp|Add4~10_combout\,
	combout => \changeTemp|tempFrezze[5]~0_combout\);

-- Location: FF_X82_Y21_N1
\changeTemp|tempFrezze[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|tempFrezze[5]~0_combout\,
	ena => \changeTemp|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempFrezze\(5));

-- Location: LCCOMB_X82_Y21_N20
\changeTemp|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add4~12_combout\ = ((\Debouncer1|s_pulsedOut~q\ $ (\changeTemp|tempFrezze\(6) $ (\changeTemp|Add4~11\)))) # (GND)
-- \changeTemp|Add4~13\ = CARRY((\Debouncer1|s_pulsedOut~q\ & (\changeTemp|tempFrezze\(6) & !\changeTemp|Add4~11\)) # (!\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempFrezze\(6)) # (!\changeTemp|Add4~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_pulsedOut~q\,
	datab => \changeTemp|tempFrezze\(6),
	datad => VCC,
	cin => \changeTemp|Add4~11\,
	combout => \changeTemp|Add4~12_combout\,
	cout => \changeTemp|Add4~13\);

-- Location: FF_X82_Y21_N21
\changeTemp|tempFrezze[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|Add4~12_combout\,
	ena => \changeTemp|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempFrezze\(6));

-- Location: LCCOMB_X82_Y21_N22
\changeTemp|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add4~14_combout\ = (\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempFrezze\(7) & (!\changeTemp|Add4~13\)) # (!\changeTemp|tempFrezze\(7) & ((\changeTemp|Add4~13\) # (GND))))) # (!\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempFrezze\(7) & 
-- (\changeTemp|Add4~13\ & VCC)) # (!\changeTemp|tempFrezze\(7) & (!\changeTemp|Add4~13\))))
-- \changeTemp|Add4~15\ = CARRY((\Debouncer1|s_pulsedOut~q\ & ((!\changeTemp|Add4~13\) # (!\changeTemp|tempFrezze\(7)))) # (!\Debouncer1|s_pulsedOut~q\ & (!\changeTemp|tempFrezze\(7) & !\changeTemp|Add4~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_pulsedOut~q\,
	datab => \changeTemp|tempFrezze\(7),
	datad => VCC,
	cin => \changeTemp|Add4~13\,
	combout => \changeTemp|Add4~14_combout\,
	cout => \changeTemp|Add4~15\);

-- Location: FF_X82_Y21_N23
\changeTemp|tempFrezze[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|Add4~14_combout\,
	ena => \changeTemp|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempFrezze\(7));

-- Location: LCCOMB_X82_Y21_N24
\changeTemp|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add4~16_combout\ = \Debouncer1|s_pulsedOut~q\ $ (\changeTemp|Add4~15\ $ (\changeTemp|tempFrezze\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_pulsedOut~q\,
	datad => \changeTemp|tempFrezze\(8),
	cin => \changeTemp|Add4~15\,
	combout => \changeTemp|Add4~16_combout\);

-- Location: FF_X82_Y21_N25
\changeTemp|tempFrezze[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|Add4~16_combout\,
	ena => \changeTemp|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempFrezze\(8));

-- Location: LCCOMB_X83_Y22_N10
\changeTemp|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add2~0_combout\ = \changeTemp|tempEconomy\(0) $ (VCC)
-- \changeTemp|Add2~1\ = CARRY(\changeTemp|tempEconomy\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempEconomy\(0),
	datad => VCC,
	combout => \changeTemp|Add2~0_combout\,
	cout => \changeTemp|Add2~1\);

-- Location: LCCOMB_X82_Y21_N4
\changeTemp|tempEconomy[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|tempEconomy[0]~feeder_combout\ = \changeTemp|Add2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \changeTemp|Add2~0_combout\,
	combout => \changeTemp|tempEconomy[0]~feeder_combout\);

-- Location: LCCOMB_X82_Y21_N2
\changeTemp|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Equal1~2_combout\ = (!\tempMode|mode\(0) & (\tempMode|mode\(1) & ((\Debouncer0|s_pulsedOut~q\) # (\Debouncer1|s_pulsedOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempMode|mode\(0),
	datab => \Debouncer0|s_pulsedOut~q\,
	datac => \Debouncer1|s_pulsedOut~q\,
	datad => \tempMode|mode\(1),
	combout => \changeTemp|Equal1~2_combout\);

-- Location: FF_X82_Y21_N5
\changeTemp|tempEconomy[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|tempEconomy[0]~feeder_combout\,
	ena => \changeTemp|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempEconomy\(0));

-- Location: LCCOMB_X83_Y22_N12
\changeTemp|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add2~2_combout\ = (\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempEconomy\(1) & (!\changeTemp|Add2~1\)) # (!\changeTemp|tempEconomy\(1) & ((\changeTemp|Add2~1\) # (GND))))) # (!\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempEconomy\(1) & 
-- (\changeTemp|Add2~1\ & VCC)) # (!\changeTemp|tempEconomy\(1) & (!\changeTemp|Add2~1\))))
-- \changeTemp|Add2~3\ = CARRY((\Debouncer1|s_pulsedOut~q\ & ((!\changeTemp|Add2~1\) # (!\changeTemp|tempEconomy\(1)))) # (!\Debouncer1|s_pulsedOut~q\ & (!\changeTemp|tempEconomy\(1) & !\changeTemp|Add2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_pulsedOut~q\,
	datab => \changeTemp|tempEconomy\(1),
	datad => VCC,
	cin => \changeTemp|Add2~1\,
	combout => \changeTemp|Add2~2_combout\,
	cout => \changeTemp|Add2~3\);

-- Location: FF_X82_Y21_N9
\changeTemp|tempEconomy[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \changeTemp|Add2~2_combout\,
	sload => VCC,
	ena => \changeTemp|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempEconomy\(1));

-- Location: LCCOMB_X83_Y22_N14
\changeTemp|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add2~4_combout\ = ((\changeTemp|tempEconomy\(2) $ (\Debouncer1|s_pulsedOut~q\ $ (\changeTemp|Add2~3\)))) # (GND)
-- \changeTemp|Add2~5\ = CARRY((\changeTemp|tempEconomy\(2) & ((!\changeTemp|Add2~3\) # (!\Debouncer1|s_pulsedOut~q\))) # (!\changeTemp|tempEconomy\(2) & (!\Debouncer1|s_pulsedOut~q\ & !\changeTemp|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempEconomy\(2),
	datab => \Debouncer1|s_pulsedOut~q\,
	datad => VCC,
	cin => \changeTemp|Add2~3\,
	combout => \changeTemp|Add2~4_combout\,
	cout => \changeTemp|Add2~5\);

-- Location: FF_X82_Y21_N15
\changeTemp|tempEconomy[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \changeTemp|Add2~4_combout\,
	sload => VCC,
	ena => \changeTemp|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempEconomy\(2));

-- Location: LCCOMB_X83_Y22_N16
\changeTemp|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add2~6_combout\ = (\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempEconomy\(3) & (!\changeTemp|Add2~5\)) # (!\changeTemp|tempEconomy\(3) & ((\changeTemp|Add2~5\) # (GND))))) # (!\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempEconomy\(3) & 
-- (\changeTemp|Add2~5\ & VCC)) # (!\changeTemp|tempEconomy\(3) & (!\changeTemp|Add2~5\))))
-- \changeTemp|Add2~7\ = CARRY((\Debouncer1|s_pulsedOut~q\ & ((!\changeTemp|Add2~5\) # (!\changeTemp|tempEconomy\(3)))) # (!\Debouncer1|s_pulsedOut~q\ & (!\changeTemp|tempEconomy\(3) & !\changeTemp|Add2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_pulsedOut~q\,
	datab => \changeTemp|tempEconomy\(3),
	datad => VCC,
	cin => \changeTemp|Add2~5\,
	combout => \changeTemp|Add2~6_combout\,
	cout => \changeTemp|Add2~7\);

-- Location: FF_X83_Y22_N17
\changeTemp|tempEconomy[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|Add2~6_combout\,
	ena => \changeTemp|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempEconomy\(3));

-- Location: LCCOMB_X83_Y22_N18
\changeTemp|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add2~8_combout\ = ((\Debouncer1|s_pulsedOut~q\ $ (\changeTemp|tempEconomy\(4) $ (\changeTemp|Add2~7\)))) # (GND)
-- \changeTemp|Add2~9\ = CARRY((\Debouncer1|s_pulsedOut~q\ & (\changeTemp|tempEconomy\(4) & !\changeTemp|Add2~7\)) # (!\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempEconomy\(4)) # (!\changeTemp|Add2~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_pulsedOut~q\,
	datab => \changeTemp|tempEconomy\(4),
	datad => VCC,
	cin => \changeTemp|Add2~7\,
	combout => \changeTemp|Add2~8_combout\,
	cout => \changeTemp|Add2~9\);

-- Location: FF_X83_Y22_N19
\changeTemp|tempEconomy[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|Add2~8_combout\,
	ena => \changeTemp|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempEconomy\(4));

-- Location: LCCOMB_X83_Y22_N20
\changeTemp|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add2~10_combout\ = (\changeTemp|tempEconomy\(5) & ((\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|Add2~9\) # (GND))) # (!\Debouncer1|s_pulsedOut~q\ & (!\changeTemp|Add2~9\)))) # (!\changeTemp|tempEconomy\(5) & ((\Debouncer1|s_pulsedOut~q\ & 
-- (!\changeTemp|Add2~9\)) # (!\Debouncer1|s_pulsedOut~q\ & (\changeTemp|Add2~9\ & VCC))))
-- \changeTemp|Add2~11\ = CARRY((\changeTemp|tempEconomy\(5) & ((\Debouncer1|s_pulsedOut~q\) # (!\changeTemp|Add2~9\))) # (!\changeTemp|tempEconomy\(5) & (\Debouncer1|s_pulsedOut~q\ & !\changeTemp|Add2~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempEconomy\(5),
	datab => \Debouncer1|s_pulsedOut~q\,
	datad => VCC,
	cin => \changeTemp|Add2~9\,
	combout => \changeTemp|Add2~10_combout\,
	cout => \changeTemp|Add2~11\);

-- Location: LCCOMB_X83_Y22_N0
\changeTemp|tempEconomy[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|tempEconomy[5]~1_combout\ = !\changeTemp|Add2~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \changeTemp|Add2~10_combout\,
	combout => \changeTemp|tempEconomy[5]~1_combout\);

-- Location: FF_X83_Y22_N1
\changeTemp|tempEconomy[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|tempEconomy[5]~1_combout\,
	ena => \changeTemp|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempEconomy\(5));

-- Location: LCCOMB_X83_Y22_N22
\changeTemp|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add2~12_combout\ = ((\changeTemp|tempEconomy\(6) $ (\Debouncer1|s_pulsedOut~q\ $ (\changeTemp|Add2~11\)))) # (GND)
-- \changeTemp|Add2~13\ = CARRY((\changeTemp|tempEconomy\(6) & ((!\changeTemp|Add2~11\) # (!\Debouncer1|s_pulsedOut~q\))) # (!\changeTemp|tempEconomy\(6) & (!\Debouncer1|s_pulsedOut~q\ & !\changeTemp|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempEconomy\(6),
	datab => \Debouncer1|s_pulsedOut~q\,
	datad => VCC,
	cin => \changeTemp|Add2~11\,
	combout => \changeTemp|Add2~12_combout\,
	cout => \changeTemp|Add2~13\);

-- Location: FF_X83_Y22_N23
\changeTemp|tempEconomy[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|Add2~12_combout\,
	ena => \changeTemp|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempEconomy\(6));

-- Location: LCCOMB_X83_Y22_N24
\changeTemp|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add2~14_combout\ = (\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempEconomy\(7) & ((\changeTemp|Add2~13\) # (GND))) # (!\changeTemp|tempEconomy\(7) & (!\changeTemp|Add2~13\)))) # (!\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempEconomy\(7) & 
-- (!\changeTemp|Add2~13\)) # (!\changeTemp|tempEconomy\(7) & (\changeTemp|Add2~13\ & VCC))))
-- \changeTemp|Add2~15\ = CARRY((\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempEconomy\(7)) # (!\changeTemp|Add2~13\))) # (!\Debouncer1|s_pulsedOut~q\ & (\changeTemp|tempEconomy\(7) & !\changeTemp|Add2~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_pulsedOut~q\,
	datab => \changeTemp|tempEconomy\(7),
	datad => VCC,
	cin => \changeTemp|Add2~13\,
	combout => \changeTemp|Add2~14_combout\,
	cout => \changeTemp|Add2~15\);

-- Location: LCCOMB_X83_Y22_N28
\changeTemp|tempEconomy[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|tempEconomy[7]~0_combout\ = !\changeTemp|Add2~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \changeTemp|Add2~14_combout\,
	combout => \changeTemp|tempEconomy[7]~0_combout\);

-- Location: FF_X83_Y22_N29
\changeTemp|tempEconomy[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|tempEconomy[7]~0_combout\,
	ena => \changeTemp|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempEconomy\(7));

-- Location: LCCOMB_X83_Y22_N26
\changeTemp|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add2~16_combout\ = \changeTemp|tempEconomy\(8) $ (\changeTemp|Add2~15\ $ (\Debouncer1|s_pulsedOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempEconomy\(8),
	datad => \Debouncer1|s_pulsedOut~q\,
	cin => \changeTemp|Add2~15\,
	combout => \changeTemp|Add2~16_combout\);

-- Location: FF_X83_Y22_N27
\changeTemp|tempEconomy[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|Add2~16_combout\,
	ena => \changeTemp|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempEconomy\(8));

-- Location: LCCOMB_X92_Y21_N14
\modeClk|state.Mode2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \modeClk|state.Mode2~0_combout\ = !\modeClk|mode\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \modeClk|mode\(1),
	combout => \modeClk|state.Mode2~0_combout\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: LCCOMB_X108_Y34_N28
\Debouncer2|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_dirtyIn~0_combout\ = !\KEY[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[2]~input_o\,
	combout => \Debouncer2|s_dirtyIn~0_combout\);

-- Location: FF_X108_Y34_N29
\Debouncer2|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_dirtyIn~q\);

-- Location: FF_X101_Y30_N31
\Debouncer2|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Debouncer2|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_previousIn~q\);

-- Location: LCCOMB_X100_Y30_N10
\Debouncer2|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~0_combout\ = \Debouncer2|s_debounceCnt\(0) $ (VCC)
-- \Debouncer2|Add0~1\ = CARRY(\Debouncer2|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(0),
	datad => VCC,
	combout => \Debouncer2|Add0~0_combout\,
	cout => \Debouncer2|Add0~1\);

-- Location: LCCOMB_X100_Y30_N12
\Debouncer2|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~2_combout\ = (\Debouncer2|s_debounceCnt\(1) & (\Debouncer2|Add0~1\ & VCC)) # (!\Debouncer2|s_debounceCnt\(1) & (!\Debouncer2|Add0~1\))
-- \Debouncer2|Add0~3\ = CARRY((!\Debouncer2|s_debounceCnt\(1) & !\Debouncer2|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer2|s_debounceCnt\(1),
	datad => VCC,
	cin => \Debouncer2|Add0~1\,
	combout => \Debouncer2|Add0~2_combout\,
	cout => \Debouncer2|Add0~3\);

-- Location: LCCOMB_X100_Y30_N8
\Debouncer2|s_debounceCnt~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt~20_combout\ = (\Debouncer2|s_debounceCnt[0]~4_combout\ & \Debouncer2|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer2|s_debounceCnt[0]~4_combout\,
	datad => \Debouncer2|Add0~2_combout\,
	combout => \Debouncer2|s_debounceCnt~20_combout\);

-- Location: FF_X100_Y30_N9
\Debouncer2|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt~20_combout\,
	ena => \Debouncer2|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(1));

-- Location: LCCOMB_X100_Y30_N14
\Debouncer2|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~4_combout\ = (\Debouncer2|s_debounceCnt\(2) & ((GND) # (!\Debouncer2|Add0~3\))) # (!\Debouncer2|s_debounceCnt\(2) & (\Debouncer2|Add0~3\ $ (GND)))
-- \Debouncer2|Add0~5\ = CARRY((\Debouncer2|s_debounceCnt\(2)) # (!\Debouncer2|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer2|s_debounceCnt\(2),
	datad => VCC,
	cin => \Debouncer2|Add0~3\,
	combout => \Debouncer2|Add0~4_combout\,
	cout => \Debouncer2|Add0~5\);

-- Location: LCCOMB_X100_Y30_N2
\Debouncer2|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt~21_combout\ = (\Debouncer2|Add0~4_combout\ & \Debouncer2|s_debounceCnt[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer2|Add0~4_combout\,
	datac => \Debouncer2|s_debounceCnt[0]~4_combout\,
	combout => \Debouncer2|s_debounceCnt~21_combout\);

-- Location: FF_X100_Y30_N3
\Debouncer2|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt~21_combout\,
	ena => \Debouncer2|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(2));

-- Location: LCCOMB_X100_Y30_N16
\Debouncer2|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~6_combout\ = (\Debouncer2|s_debounceCnt\(3) & (\Debouncer2|Add0~5\ & VCC)) # (!\Debouncer2|s_debounceCnt\(3) & (!\Debouncer2|Add0~5\))
-- \Debouncer2|Add0~7\ = CARRY((!\Debouncer2|s_debounceCnt\(3) & !\Debouncer2|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer2|s_debounceCnt\(3),
	datad => VCC,
	cin => \Debouncer2|Add0~5\,
	combout => \Debouncer2|Add0~6_combout\,
	cout => \Debouncer2|Add0~7\);

-- Location: LCCOMB_X100_Y30_N4
\Debouncer2|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt~22_combout\ = (\Debouncer2|s_debounceCnt[0]~4_combout\ & \Debouncer2|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer2|s_debounceCnt[0]~4_combout\,
	datad => \Debouncer2|Add0~6_combout\,
	combout => \Debouncer2|s_debounceCnt~22_combout\);

-- Location: FF_X100_Y30_N5
\Debouncer2|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt~22_combout\,
	ena => \Debouncer2|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(3));

-- Location: LCCOMB_X100_Y30_N18
\Debouncer2|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~8_combout\ = (\Debouncer2|s_debounceCnt\(4) & ((GND) # (!\Debouncer2|Add0~7\))) # (!\Debouncer2|s_debounceCnt\(4) & (\Debouncer2|Add0~7\ $ (GND)))
-- \Debouncer2|Add0~9\ = CARRY((\Debouncer2|s_debounceCnt\(4)) # (!\Debouncer2|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(4),
	datad => VCC,
	cin => \Debouncer2|Add0~7\,
	combout => \Debouncer2|Add0~8_combout\,
	cout => \Debouncer2|Add0~9\);

-- Location: LCCOMB_X100_Y30_N6
\Debouncer2|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt~23_combout\ = (\Debouncer2|s_debounceCnt[0]~4_combout\ & \Debouncer2|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer2|s_debounceCnt[0]~4_combout\,
	datad => \Debouncer2|Add0~8_combout\,
	combout => \Debouncer2|s_debounceCnt~23_combout\);

-- Location: FF_X100_Y30_N7
\Debouncer2|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt~23_combout\,
	ena => \Debouncer2|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(4));

-- Location: LCCOMB_X100_Y30_N20
\Debouncer2|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~10_combout\ = (\Debouncer2|s_debounceCnt\(5) & (\Debouncer2|Add0~9\ & VCC)) # (!\Debouncer2|s_debounceCnt\(5) & (!\Debouncer2|Add0~9\))
-- \Debouncer2|Add0~11\ = CARRY((!\Debouncer2|s_debounceCnt\(5) & !\Debouncer2|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer2|s_debounceCnt\(5),
	datad => VCC,
	cin => \Debouncer2|Add0~9\,
	combout => \Debouncer2|Add0~10_combout\,
	cout => \Debouncer2|Add0~11\);

-- Location: LCCOMB_X102_Y30_N0
\Debouncer2|s_debounceCnt~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt~27_combout\ = (\Debouncer2|Add0~10_combout\ & \Debouncer2|s_debounceCnt[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer2|Add0~10_combout\,
	datad => \Debouncer2|s_debounceCnt[0]~4_combout\,
	combout => \Debouncer2|s_debounceCnt~27_combout\);

-- Location: FF_X102_Y30_N1
\Debouncer2|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt~27_combout\,
	ena => \Debouncer2|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(5));

-- Location: LCCOMB_X100_Y30_N22
\Debouncer2|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~12_combout\ = (\Debouncer2|s_debounceCnt\(6) & ((GND) # (!\Debouncer2|Add0~11\))) # (!\Debouncer2|s_debounceCnt\(6) & (\Debouncer2|Add0~11\ $ (GND)))
-- \Debouncer2|Add0~13\ = CARRY((\Debouncer2|s_debounceCnt\(6)) # (!\Debouncer2|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer2|s_debounceCnt\(6),
	datad => VCC,
	cin => \Debouncer2|Add0~11\,
	combout => \Debouncer2|Add0~12_combout\,
	cout => \Debouncer2|Add0~13\);

-- Location: LCCOMB_X101_Y30_N6
\Debouncer2|s_debounceCnt[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt[0]~0_combout\ = (\Debouncer2|s_dirtyIn~q\ & ((!\Debouncer2|LessThan0~6_combout\) # (!\Debouncer2|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer2|s_debounceCnt\(22),
	datac => \Debouncer2|s_dirtyIn~q\,
	datad => \Debouncer2|LessThan0~6_combout\,
	combout => \Debouncer2|s_debounceCnt[0]~0_combout\);

-- Location: LCCOMB_X101_Y30_N0
\Debouncer2|s_debounceCnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt~1_combout\ = (\Debouncer2|s_debounceCnt[0]~0_combout\ & ((\Debouncer2|Add0~12_combout\) # (!\Debouncer2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|Add0~12_combout\,
	datac => \Debouncer2|s_previousIn~q\,
	datad => \Debouncer2|s_debounceCnt[0]~0_combout\,
	combout => \Debouncer2|s_debounceCnt~1_combout\);

-- Location: FF_X101_Y30_N1
\Debouncer2|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt~1_combout\,
	ena => \Debouncer2|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(6));

-- Location: LCCOMB_X100_Y30_N24
\Debouncer2|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~14_combout\ = (\Debouncer2|s_debounceCnt\(7) & (\Debouncer2|Add0~13\ & VCC)) # (!\Debouncer2|s_debounceCnt\(7) & (!\Debouncer2|Add0~13\))
-- \Debouncer2|Add0~15\ = CARRY((!\Debouncer2|s_debounceCnt\(7) & !\Debouncer2|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(7),
	datad => VCC,
	cin => \Debouncer2|Add0~13\,
	combout => \Debouncer2|Add0~14_combout\,
	cout => \Debouncer2|Add0~15\);

-- Location: LCCOMB_X102_Y30_N16
\Debouncer2|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt~12_combout\ = (\Debouncer2|Add0~14_combout\ & \Debouncer2|s_debounceCnt[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer2|Add0~14_combout\,
	datad => \Debouncer2|s_debounceCnt[0]~4_combout\,
	combout => \Debouncer2|s_debounceCnt~12_combout\);

-- Location: FF_X102_Y30_N17
\Debouncer2|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt~12_combout\,
	ena => \Debouncer2|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(7));

-- Location: LCCOMB_X100_Y30_N26
\Debouncer2|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~16_combout\ = (\Debouncer2|s_debounceCnt\(8) & ((GND) # (!\Debouncer2|Add0~15\))) # (!\Debouncer2|s_debounceCnt\(8) & (\Debouncer2|Add0~15\ $ (GND)))
-- \Debouncer2|Add0~17\ = CARRY((\Debouncer2|s_debounceCnt\(8)) # (!\Debouncer2|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer2|s_debounceCnt\(8),
	datad => VCC,
	cin => \Debouncer2|Add0~15\,
	combout => \Debouncer2|Add0~16_combout\,
	cout => \Debouncer2|Add0~17\);

-- Location: LCCOMB_X101_Y30_N26
\Debouncer2|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt~13_combout\ = (\Debouncer2|s_debounceCnt[0]~0_combout\ & ((\Debouncer2|Add0~16_combout\) # (!\Debouncer2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_previousIn~q\,
	datac => \Debouncer2|Add0~16_combout\,
	datad => \Debouncer2|s_debounceCnt[0]~0_combout\,
	combout => \Debouncer2|s_debounceCnt~13_combout\);

-- Location: FF_X101_Y30_N27
\Debouncer2|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt~13_combout\,
	ena => \Debouncer2|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(8));

-- Location: LCCOMB_X100_Y30_N28
\Debouncer2|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~18_combout\ = (\Debouncer2|s_debounceCnt\(9) & (\Debouncer2|Add0~17\ & VCC)) # (!\Debouncer2|s_debounceCnt\(9) & (!\Debouncer2|Add0~17\))
-- \Debouncer2|Add0~19\ = CARRY((!\Debouncer2|s_debounceCnt\(9) & !\Debouncer2|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(9),
	datad => VCC,
	cin => \Debouncer2|Add0~17\,
	combout => \Debouncer2|Add0~18_combout\,
	cout => \Debouncer2|Add0~19\);

-- Location: LCCOMB_X101_Y30_N4
\Debouncer2|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt~14_combout\ = (\Debouncer2|s_debounceCnt[0]~0_combout\ & ((\Debouncer2|Add0~18_combout\) # (!\Debouncer2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer2|Add0~18_combout\,
	datac => \Debouncer2|s_previousIn~q\,
	datad => \Debouncer2|s_debounceCnt[0]~0_combout\,
	combout => \Debouncer2|s_debounceCnt~14_combout\);

-- Location: FF_X101_Y30_N5
\Debouncer2|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt~14_combout\,
	ena => \Debouncer2|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(9));

-- Location: LCCOMB_X100_Y30_N30
\Debouncer2|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~20_combout\ = (\Debouncer2|s_debounceCnt\(10) & ((GND) # (!\Debouncer2|Add0~19\))) # (!\Debouncer2|s_debounceCnt\(10) & (\Debouncer2|Add0~19\ $ (GND)))
-- \Debouncer2|Add0~21\ = CARRY((\Debouncer2|s_debounceCnt\(10)) # (!\Debouncer2|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer2|s_debounceCnt\(10),
	datad => VCC,
	cin => \Debouncer2|Add0~19\,
	combout => \Debouncer2|Add0~20_combout\,
	cout => \Debouncer2|Add0~21\);

-- Location: LCCOMB_X102_Y30_N22
\Debouncer2|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt~15_combout\ = (\Debouncer2|Add0~20_combout\ & \Debouncer2|s_debounceCnt[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer2|Add0~20_combout\,
	datad => \Debouncer2|s_debounceCnt[0]~4_combout\,
	combout => \Debouncer2|s_debounceCnt~15_combout\);

-- Location: FF_X102_Y30_N23
\Debouncer2|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt~15_combout\,
	ena => \Debouncer2|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(10));

-- Location: LCCOMB_X100_Y29_N0
\Debouncer2|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~22_combout\ = (\Debouncer2|s_debounceCnt\(11) & (\Debouncer2|Add0~21\ & VCC)) # (!\Debouncer2|s_debounceCnt\(11) & (!\Debouncer2|Add0~21\))
-- \Debouncer2|Add0~23\ = CARRY((!\Debouncer2|s_debounceCnt\(11) & !\Debouncer2|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(11),
	datad => VCC,
	cin => \Debouncer2|Add0~21\,
	combout => \Debouncer2|Add0~22_combout\,
	cout => \Debouncer2|Add0~23\);

-- Location: LCCOMB_X101_Y30_N22
\Debouncer2|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt~16_combout\ = (\Debouncer2|s_debounceCnt[0]~0_combout\ & ((\Debouncer2|Add0~22_combout\) # (!\Debouncer2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer2|Add0~22_combout\,
	datac => \Debouncer2|s_previousIn~q\,
	datad => \Debouncer2|s_debounceCnt[0]~0_combout\,
	combout => \Debouncer2|s_debounceCnt~16_combout\);

-- Location: FF_X101_Y30_N23
\Debouncer2|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt~16_combout\,
	ena => \Debouncer2|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(11));

-- Location: LCCOMB_X100_Y29_N2
\Debouncer2|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~24_combout\ = (\Debouncer2|s_debounceCnt\(12) & ((GND) # (!\Debouncer2|Add0~23\))) # (!\Debouncer2|s_debounceCnt\(12) & (\Debouncer2|Add0~23\ $ (GND)))
-- \Debouncer2|Add0~25\ = CARRY((\Debouncer2|s_debounceCnt\(12)) # (!\Debouncer2|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer2|s_debounceCnt\(12),
	datad => VCC,
	cin => \Debouncer2|Add0~23\,
	combout => \Debouncer2|Add0~24_combout\,
	cout => \Debouncer2|Add0~25\);

-- Location: LCCOMB_X100_Y29_N28
\Debouncer2|s_debounceCnt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt~10_combout\ = (\Debouncer2|Add0~24_combout\ & \Debouncer2|s_debounceCnt[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer2|Add0~24_combout\,
	datad => \Debouncer2|s_debounceCnt[0]~4_combout\,
	combout => \Debouncer2|s_debounceCnt~10_combout\);

-- Location: FF_X100_Y29_N29
\Debouncer2|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt~10_combout\,
	ena => \Debouncer2|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(12));

-- Location: LCCOMB_X100_Y29_N4
\Debouncer2|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~26_combout\ = (\Debouncer2|s_debounceCnt\(13) & (\Debouncer2|Add0~25\ & VCC)) # (!\Debouncer2|s_debounceCnt\(13) & (!\Debouncer2|Add0~25\))
-- \Debouncer2|Add0~27\ = CARRY((!\Debouncer2|s_debounceCnt\(13) & !\Debouncer2|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(13),
	datad => VCC,
	cin => \Debouncer2|Add0~25\,
	combout => \Debouncer2|Add0~26_combout\,
	cout => \Debouncer2|Add0~27\);

-- Location: LCCOMB_X100_Y29_N26
\Debouncer2|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt~11_combout\ = (\Debouncer2|Add0~26_combout\ & \Debouncer2|s_debounceCnt[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer2|Add0~26_combout\,
	datad => \Debouncer2|s_debounceCnt[0]~4_combout\,
	combout => \Debouncer2|s_debounceCnt~11_combout\);

-- Location: FF_X100_Y29_N27
\Debouncer2|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt~11_combout\,
	ena => \Debouncer2|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(13));

-- Location: LCCOMB_X100_Y29_N6
\Debouncer2|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~28_combout\ = (\Debouncer2|s_debounceCnt\(14) & ((GND) # (!\Debouncer2|Add0~27\))) # (!\Debouncer2|s_debounceCnt\(14) & (\Debouncer2|Add0~27\ $ (GND)))
-- \Debouncer2|Add0~29\ = CARRY((\Debouncer2|s_debounceCnt\(14)) # (!\Debouncer2|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(14),
	datad => VCC,
	cin => \Debouncer2|Add0~27\,
	combout => \Debouncer2|Add0~28_combout\,
	cout => \Debouncer2|Add0~29\);

-- Location: LCCOMB_X101_Y30_N16
\Debouncer2|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt~17_combout\ = (\Debouncer2|s_debounceCnt[0]~0_combout\ & ((\Debouncer2|Add0~28_combout\) # (!\Debouncer2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer2|Add0~28_combout\,
	datac => \Debouncer2|s_previousIn~q\,
	datad => \Debouncer2|s_debounceCnt[0]~0_combout\,
	combout => \Debouncer2|s_debounceCnt~17_combout\);

-- Location: FF_X101_Y30_N17
\Debouncer2|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt~17_combout\,
	ena => \Debouncer2|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(14));

-- Location: LCCOMB_X100_Y29_N8
\Debouncer2|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~30_combout\ = (\Debouncer2|s_debounceCnt\(15) & (\Debouncer2|Add0~29\ & VCC)) # (!\Debouncer2|s_debounceCnt\(15) & (!\Debouncer2|Add0~29\))
-- \Debouncer2|Add0~31\ = CARRY((!\Debouncer2|s_debounceCnt\(15) & !\Debouncer2|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer2|s_debounceCnt\(15),
	datad => VCC,
	cin => \Debouncer2|Add0~29\,
	combout => \Debouncer2|Add0~30_combout\,
	cout => \Debouncer2|Add0~31\);

-- Location: LCCOMB_X102_Y30_N8
\Debouncer2|s_debounceCnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt~5_combout\ = (\Debouncer2|Add0~30_combout\ & \Debouncer2|s_debounceCnt[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer2|Add0~30_combout\,
	datad => \Debouncer2|s_debounceCnt[0]~4_combout\,
	combout => \Debouncer2|s_debounceCnt~5_combout\);

-- Location: FF_X102_Y30_N9
\Debouncer2|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt~5_combout\,
	ena => \Debouncer2|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(15));

-- Location: LCCOMB_X100_Y29_N10
\Debouncer2|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~32_combout\ = (\Debouncer2|s_debounceCnt\(16) & ((GND) # (!\Debouncer2|Add0~31\))) # (!\Debouncer2|s_debounceCnt\(16) & (\Debouncer2|Add0~31\ $ (GND)))
-- \Debouncer2|Add0~33\ = CARRY((\Debouncer2|s_debounceCnt\(16)) # (!\Debouncer2|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(16),
	datad => VCC,
	cin => \Debouncer2|Add0~31\,
	combout => \Debouncer2|Add0~32_combout\,
	cout => \Debouncer2|Add0~33\);

-- Location: LCCOMB_X101_Y29_N20
\Debouncer2|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt~6_combout\ = (\Debouncer2|s_debounceCnt[0]~4_combout\ & \Debouncer2|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer2|s_debounceCnt[0]~4_combout\,
	datad => \Debouncer2|Add0~32_combout\,
	combout => \Debouncer2|s_debounceCnt~6_combout\);

-- Location: FF_X101_Y29_N21
\Debouncer2|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt~6_combout\,
	ena => \Debouncer2|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(16));

-- Location: LCCOMB_X100_Y29_N12
\Debouncer2|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~34_combout\ = (\Debouncer2|s_debounceCnt\(17) & (\Debouncer2|Add0~33\ & VCC)) # (!\Debouncer2|s_debounceCnt\(17) & (!\Debouncer2|Add0~33\))
-- \Debouncer2|Add0~35\ = CARRY((!\Debouncer2|s_debounceCnt\(17) & !\Debouncer2|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer2|s_debounceCnt\(17),
	datad => VCC,
	cin => \Debouncer2|Add0~33\,
	combout => \Debouncer2|Add0~34_combout\,
	cout => \Debouncer2|Add0~35\);

-- Location: LCCOMB_X100_Y29_N24
\Debouncer2|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt~7_combout\ = (\Debouncer2|Add0~34_combout\ & \Debouncer2|s_debounceCnt[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|Add0~34_combout\,
	datad => \Debouncer2|s_debounceCnt[0]~4_combout\,
	combout => \Debouncer2|s_debounceCnt~7_combout\);

-- Location: FF_X100_Y29_N25
\Debouncer2|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt~7_combout\,
	ena => \Debouncer2|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(17));

-- Location: LCCOMB_X100_Y29_N14
\Debouncer2|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~36_combout\ = (\Debouncer2|s_debounceCnt\(18) & ((GND) # (!\Debouncer2|Add0~35\))) # (!\Debouncer2|s_debounceCnt\(18) & (\Debouncer2|Add0~35\ $ (GND)))
-- \Debouncer2|Add0~37\ = CARRY((\Debouncer2|s_debounceCnt\(18)) # (!\Debouncer2|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(18),
	datad => VCC,
	cin => \Debouncer2|Add0~35\,
	combout => \Debouncer2|Add0~36_combout\,
	cout => \Debouncer2|Add0~37\);

-- Location: LCCOMB_X101_Y30_N18
\Debouncer2|s_debounceCnt[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt[18]~18_combout\ = (\Debouncer2|s_debounceCnt[0]~3_combout\ & (\Debouncer2|s_debounceCnt[0]~0_combout\ & ((\Debouncer2|Add0~36_combout\) # (!\Debouncer2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|Add0~36_combout\,
	datab => \Debouncer2|s_debounceCnt[0]~3_combout\,
	datac => \Debouncer2|s_previousIn~q\,
	datad => \Debouncer2|s_debounceCnt[0]~0_combout\,
	combout => \Debouncer2|s_debounceCnt[18]~18_combout\);

-- Location: FF_X101_Y30_N19
\Debouncer2|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(18));

-- Location: LCCOMB_X100_Y29_N16
\Debouncer2|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~38_combout\ = (\Debouncer2|s_debounceCnt\(19) & (\Debouncer2|Add0~37\ & VCC)) # (!\Debouncer2|s_debounceCnt\(19) & (!\Debouncer2|Add0~37\))
-- \Debouncer2|Add0~39\ = CARRY((!\Debouncer2|s_debounceCnt\(19) & !\Debouncer2|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(19),
	datad => VCC,
	cin => \Debouncer2|Add0~37\,
	combout => \Debouncer2|Add0~38_combout\,
	cout => \Debouncer2|Add0~39\);

-- Location: LCCOMB_X101_Y30_N12
\Debouncer2|s_debounceCnt[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt[19]~19_combout\ = (\Debouncer2|s_debounceCnt[0]~3_combout\ & (\Debouncer2|s_debounceCnt[0]~0_combout\ & ((\Debouncer2|Add0~38_combout\) # (!\Debouncer2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_previousIn~q\,
	datab => \Debouncer2|s_debounceCnt[0]~3_combout\,
	datac => \Debouncer2|Add0~38_combout\,
	datad => \Debouncer2|s_debounceCnt[0]~0_combout\,
	combout => \Debouncer2|s_debounceCnt[19]~19_combout\);

-- Location: FF_X101_Y30_N13
\Debouncer2|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(19));

-- Location: LCCOMB_X100_Y29_N18
\Debouncer2|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~40_combout\ = (\Debouncer2|s_debounceCnt\(20) & ((GND) # (!\Debouncer2|Add0~39\))) # (!\Debouncer2|s_debounceCnt\(20) & (\Debouncer2|Add0~39\ $ (GND)))
-- \Debouncer2|Add0~41\ = CARRY((\Debouncer2|s_debounceCnt\(20)) # (!\Debouncer2|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(20),
	datad => VCC,
	cin => \Debouncer2|Add0~39\,
	combout => \Debouncer2|Add0~40_combout\,
	cout => \Debouncer2|Add0~41\);

-- Location: LCCOMB_X100_Y29_N30
\Debouncer2|s_debounceCnt[20]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt[20]~8_combout\ = (\Debouncer2|Add0~40_combout\ & (\Debouncer2|s_debounceCnt[0]~3_combout\ & \Debouncer2|s_debounceCnt[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer2|Add0~40_combout\,
	datac => \Debouncer2|s_debounceCnt[0]~3_combout\,
	datad => \Debouncer2|s_debounceCnt[0]~4_combout\,
	combout => \Debouncer2|s_debounceCnt[20]~8_combout\);

-- Location: FF_X100_Y29_N31
\Debouncer2|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt[20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(20));

-- Location: LCCOMB_X102_Y30_N30
\Debouncer2|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|LessThan0~4_combout\ = (\Debouncer2|s_debounceCnt\(17)) # ((\Debouncer2|s_debounceCnt\(15)) # (\Debouncer2|s_debounceCnt\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(17),
	datac => \Debouncer2|s_debounceCnt\(15),
	datad => \Debouncer2|s_debounceCnt\(16),
	combout => \Debouncer2|LessThan0~4_combout\);

-- Location: LCCOMB_X100_Y30_N0
\Debouncer2|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_pulsedOut~5_combout\ = (!\Debouncer2|s_debounceCnt\(4) & (!\Debouncer2|s_debounceCnt\(1) & (!\Debouncer2|s_debounceCnt\(3) & !\Debouncer2|s_debounceCnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(4),
	datab => \Debouncer2|s_debounceCnt\(1),
	datac => \Debouncer2|s_debounceCnt\(3),
	datad => \Debouncer2|s_debounceCnt\(2),
	combout => \Debouncer2|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X102_Y30_N2
\Debouncer2|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|LessThan0~0_combout\ = (\Debouncer2|s_debounceCnt\(6) & ((\Debouncer2|s_debounceCnt\(5)) # ((\Debouncer2|s_debounceCnt\(0)) # (!\Debouncer2|s_pulsedOut~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(6),
	datab => \Debouncer2|s_debounceCnt\(5),
	datac => \Debouncer2|s_pulsedOut~5_combout\,
	datad => \Debouncer2|s_debounceCnt\(0),
	combout => \Debouncer2|LessThan0~0_combout\);

-- Location: LCCOMB_X102_Y30_N20
\Debouncer2|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|LessThan0~1_combout\ = (\Debouncer2|s_debounceCnt\(9) & ((\Debouncer2|s_debounceCnt\(7)) # (\Debouncer2|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer2|s_debounceCnt\(7),
	datac => \Debouncer2|s_debounceCnt\(9),
	datad => \Debouncer2|LessThan0~0_combout\,
	combout => \Debouncer2|LessThan0~1_combout\);

-- Location: LCCOMB_X102_Y30_N10
\Debouncer2|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|LessThan0~2_combout\ = (\Debouncer2|s_debounceCnt\(11) & ((\Debouncer2|s_debounceCnt\(10)) # ((\Debouncer2|s_debounceCnt\(8) & \Debouncer2|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(8),
	datab => \Debouncer2|s_debounceCnt\(11),
	datac => \Debouncer2|s_debounceCnt\(10),
	datad => \Debouncer2|LessThan0~1_combout\,
	combout => \Debouncer2|LessThan0~2_combout\);

-- Location: LCCOMB_X102_Y30_N24
\Debouncer2|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|LessThan0~3_combout\ = (\Debouncer2|s_debounceCnt\(14) & ((\Debouncer2|s_debounceCnt\(13)) # ((\Debouncer2|s_debounceCnt\(12)) # (\Debouncer2|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(13),
	datab => \Debouncer2|s_debounceCnt\(12),
	datac => \Debouncer2|s_debounceCnt\(14),
	datad => \Debouncer2|LessThan0~2_combout\,
	combout => \Debouncer2|LessThan0~3_combout\);

-- Location: LCCOMB_X102_Y30_N28
\Debouncer2|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|LessThan0~5_combout\ = (\Debouncer2|s_debounceCnt\(19) & ((\Debouncer2|LessThan0~4_combout\) # (\Debouncer2|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(19),
	datac => \Debouncer2|LessThan0~4_combout\,
	datad => \Debouncer2|LessThan0~3_combout\,
	combout => \Debouncer2|LessThan0~5_combout\);

-- Location: LCCOMB_X101_Y30_N20
\Debouncer2|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|LessThan0~6_combout\ = (\Debouncer2|s_debounceCnt\(20)) # ((\Debouncer2|s_debounceCnt\(21)) # ((\Debouncer2|s_debounceCnt\(18) & \Debouncer2|LessThan0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(18),
	datab => \Debouncer2|s_debounceCnt\(20),
	datac => \Debouncer2|s_debounceCnt\(21),
	datad => \Debouncer2|LessThan0~5_combout\,
	combout => \Debouncer2|LessThan0~6_combout\);

-- Location: LCCOMB_X101_Y30_N8
\Debouncer2|s_debounceCnt[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt[0]~4_combout\ = (\Debouncer2|s_dirtyIn~q\ & (\Debouncer2|s_previousIn~q\ & ((!\Debouncer2|LessThan0~6_combout\) # (!\Debouncer2|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_dirtyIn~q\,
	datab => \Debouncer2|s_debounceCnt\(22),
	datac => \Debouncer2|s_previousIn~q\,
	datad => \Debouncer2|LessThan0~6_combout\,
	combout => \Debouncer2|s_debounceCnt[0]~4_combout\);

-- Location: LCCOMB_X102_Y30_N6
\Debouncer2|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt~24_combout\ = (\Debouncer2|Add0~0_combout\ & \Debouncer2|s_debounceCnt[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debouncer2|Add0~0_combout\,
	datad => \Debouncer2|s_debounceCnt[0]~4_combout\,
	combout => \Debouncer2|s_debounceCnt~24_combout\);

-- Location: FF_X102_Y30_N7
\Debouncer2|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt~24_combout\,
	ena => \Debouncer2|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(0));

-- Location: LCCOMB_X102_Y30_N26
\Debouncer2|s_pulsedOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_pulsedOut~0_combout\ = (!\Debouncer2|s_debounceCnt\(6) & (!\Debouncer2|s_debounceCnt\(15) & (!\Debouncer2|s_debounceCnt\(17) & !\Debouncer2|s_debounceCnt\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(6),
	datab => \Debouncer2|s_debounceCnt\(15),
	datac => \Debouncer2|s_debounceCnt\(17),
	datad => \Debouncer2|s_debounceCnt\(16),
	combout => \Debouncer2|s_pulsedOut~0_combout\);

-- Location: LCCOMB_X102_Y30_N14
\Debouncer2|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_pulsedOut~3_combout\ = (!\Debouncer2|s_debounceCnt\(19) & (!\Debouncer2|s_debounceCnt\(11) & (!\Debouncer2|s_debounceCnt\(14) & !\Debouncer2|s_debounceCnt\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(19),
	datab => \Debouncer2|s_debounceCnt\(11),
	datac => \Debouncer2|s_debounceCnt\(14),
	datad => \Debouncer2|s_debounceCnt\(18),
	combout => \Debouncer2|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X102_Y30_N4
\Debouncer2|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_pulsedOut~2_combout\ = (!\Debouncer2|s_debounceCnt\(8) & (!\Debouncer2|s_debounceCnt\(9) & (!\Debouncer2|s_debounceCnt\(10) & !\Debouncer2|s_debounceCnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(8),
	datab => \Debouncer2|s_debounceCnt\(9),
	datac => \Debouncer2|s_debounceCnt\(10),
	datad => \Debouncer2|s_debounceCnt\(7),
	combout => \Debouncer2|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X101_Y30_N24
\Debouncer2|s_pulsedOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_pulsedOut~1_combout\ = (!\Debouncer2|s_debounceCnt\(21) & (!\Debouncer2|s_debounceCnt\(12) & (!\Debouncer2|s_debounceCnt\(20) & !\Debouncer2|s_debounceCnt\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(21),
	datab => \Debouncer2|s_debounceCnt\(12),
	datac => \Debouncer2|s_debounceCnt\(20),
	datad => \Debouncer2|s_debounceCnt\(13),
	combout => \Debouncer2|s_pulsedOut~1_combout\);

-- Location: LCCOMB_X102_Y30_N12
\Debouncer2|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_pulsedOut~4_combout\ = (\Debouncer2|s_pulsedOut~0_combout\ & (\Debouncer2|s_pulsedOut~3_combout\ & (\Debouncer2|s_pulsedOut~2_combout\ & \Debouncer2|s_pulsedOut~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_pulsedOut~0_combout\,
	datab => \Debouncer2|s_pulsedOut~3_combout\,
	datac => \Debouncer2|s_pulsedOut~2_combout\,
	datad => \Debouncer2|s_pulsedOut~1_combout\,
	combout => \Debouncer2|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X102_Y30_N18
\Debouncer2|s_debounceCnt[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt[0]~2_combout\ = (\Debouncer2|s_debounceCnt\(0)) # ((\Debouncer2|s_debounceCnt\(5)) # ((!\Debouncer2|s_pulsedOut~4_combout\) # (!\Debouncer2|s_pulsedOut~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(0),
	datab => \Debouncer2|s_debounceCnt\(5),
	datac => \Debouncer2|s_pulsedOut~5_combout\,
	datad => \Debouncer2|s_pulsedOut~4_combout\,
	combout => \Debouncer2|s_debounceCnt[0]~2_combout\);

-- Location: LCCOMB_X101_Y30_N30
\Debouncer2|s_debounceCnt[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt[0]~3_combout\ = ((\Debouncer2|s_debounceCnt\(22)) # ((\Debouncer2|s_debounceCnt[0]~2_combout\) # (!\Debouncer2|s_previousIn~q\))) # (!\Debouncer2|s_dirtyIn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_dirtyIn~q\,
	datab => \Debouncer2|s_debounceCnt\(22),
	datac => \Debouncer2|s_previousIn~q\,
	datad => \Debouncer2|s_debounceCnt[0]~2_combout\,
	combout => \Debouncer2|s_debounceCnt[0]~3_combout\);

-- Location: LCCOMB_X100_Y29_N20
\Debouncer2|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~42_combout\ = (\Debouncer2|s_debounceCnt\(21) & (\Debouncer2|Add0~41\ & VCC)) # (!\Debouncer2|s_debounceCnt\(21) & (!\Debouncer2|Add0~41\))
-- \Debouncer2|Add0~43\ = CARRY((!\Debouncer2|s_debounceCnt\(21) & !\Debouncer2|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer2|s_debounceCnt\(21),
	datad => VCC,
	cin => \Debouncer2|Add0~41\,
	combout => \Debouncer2|Add0~42_combout\,
	cout => \Debouncer2|Add0~43\);

-- Location: LCCOMB_X101_Y30_N14
\Debouncer2|s_debounceCnt[21]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt[21]~9_combout\ = (\Debouncer2|s_debounceCnt[0]~3_combout\ & (\Debouncer2|s_debounceCnt[0]~4_combout\ & \Debouncer2|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debouncer2|s_debounceCnt[0]~3_combout\,
	datac => \Debouncer2|s_debounceCnt[0]~4_combout\,
	datad => \Debouncer2|Add0~42_combout\,
	combout => \Debouncer2|s_debounceCnt[21]~9_combout\);

-- Location: FF_X101_Y30_N15
\Debouncer2|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt[21]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(21));

-- Location: LCCOMB_X100_Y29_N22
\Debouncer2|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|Add0~44_combout\ = \Debouncer2|Add0~43\ $ (\Debouncer2|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Debouncer2|s_debounceCnt\(22),
	cin => \Debouncer2|Add0~43\,
	combout => \Debouncer2|Add0~44_combout\);

-- Location: LCCOMB_X101_Y30_N2
\Debouncer2|s_debounceCnt[22]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt[22]~25_combout\ = (\Debouncer2|s_debounceCnt\(22) & (((!\Debouncer2|LessThan0~6_combout\)))) # (!\Debouncer2|s_debounceCnt\(22) & ((\Debouncer2|s_debounceCnt[0]~2_combout\) # ((!\Debouncer2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_debounceCnt\(22),
	datab => \Debouncer2|s_debounceCnt[0]~2_combout\,
	datac => \Debouncer2|s_previousIn~q\,
	datad => \Debouncer2|LessThan0~6_combout\,
	combout => \Debouncer2|s_debounceCnt[22]~25_combout\);

-- Location: LCCOMB_X101_Y30_N28
\Debouncer2|s_debounceCnt[22]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_debounceCnt[22]~26_combout\ = (\Debouncer2|s_dirtyIn~q\ & (\Debouncer2|s_debounceCnt[22]~25_combout\ & ((\Debouncer2|Add0~44_combout\) # (!\Debouncer2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_dirtyIn~q\,
	datab => \Debouncer2|Add0~44_combout\,
	datac => \Debouncer2|s_previousIn~q\,
	datad => \Debouncer2|s_debounceCnt[22]~25_combout\,
	combout => \Debouncer2|s_debounceCnt[22]~26_combout\);

-- Location: FF_X101_Y30_N29
\Debouncer2|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_debounceCnt[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_debounceCnt\(22));

-- Location: LCCOMB_X101_Y30_N10
\Debouncer2|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_pulsedOut~6_combout\ = (\Debouncer2|s_previousIn~q\ & (!\Debouncer2|s_debounceCnt\(22) & (\Debouncer2|s_dirtyIn~q\ & \Debouncer2|s_debounceCnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_previousIn~q\,
	datab => \Debouncer2|s_debounceCnt\(22),
	datac => \Debouncer2|s_dirtyIn~q\,
	datad => \Debouncer2|s_debounceCnt\(0),
	combout => \Debouncer2|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X99_Y30_N24
\Debouncer2|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debouncer2|s_pulsedOut~7_combout\ = (\Debouncer2|s_pulsedOut~6_combout\ & (\Debouncer2|s_pulsedOut~5_combout\ & (!\Debouncer2|s_debounceCnt\(5) & \Debouncer2|s_pulsedOut~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer2|s_pulsedOut~6_combout\,
	datab => \Debouncer2|s_pulsedOut~5_combout\,
	datac => \Debouncer2|s_debounceCnt\(5),
	datad => \Debouncer2|s_pulsedOut~4_combout\,
	combout => \Debouncer2|s_pulsedOut~7_combout\);

-- Location: FF_X99_Y30_N25
\Debouncer2|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Debouncer2|s_pulsedOut~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debouncer2|s_pulsedOut~q\);

-- Location: LCCOMB_X92_Y21_N18
\modeClk|prevChangeMode~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \modeClk|prevChangeMode~0_combout\ = !\Debouncer2|s_pulsedOut~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Debouncer2|s_pulsedOut~q\,
	combout => \modeClk|prevChangeMode~0_combout\);

-- Location: FF_X92_Y21_N19
\modeClk|prevChangeMode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \modeClk|prevChangeMode~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \modeClk|prevChangeMode~q\);

-- Location: LCCOMB_X92_Y21_N8
\modeClk|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \modeClk|process_0~0_combout\ = (!\modeClk|prevChangeMode~q\ & !\Debouncer2|s_pulsedOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \modeClk|prevChangeMode~q\,
	datad => \Debouncer2|s_pulsedOut~q\,
	combout => \modeClk|process_0~0_combout\);

-- Location: FF_X92_Y21_N15
\modeClk|state.Mode2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \modeClk|state.Mode2~0_combout\,
	ena => \modeClk|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \modeClk|state.Mode2~q\);

-- Location: FF_X92_Y21_N25
\modeClk|mode[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \modeClk|state.Mode2~q\,
	sload => VCC,
	ena => \modeClk|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \modeClk|mode\(0));

-- Location: LCCOMB_X92_Y21_N22
\modeClk|mode[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \modeClk|mode[1]~0_combout\ = !\modeClk|mode\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \modeClk|mode\(0),
	combout => \modeClk|mode[1]~0_combout\);

-- Location: FF_X92_Y21_N23
\modeClk|mode[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \modeClk|mode[1]~0_combout\,
	ena => \modeClk|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \modeClk|mode\(1));

-- Location: LCCOMB_X92_Y21_N26
\clock24|hours_count[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|hours_count[5]~3_combout\ = (\Debouncer1|s_pulsedOut~q\) # ((\modeClk|mode\(1) & !\modeClk|mode\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \modeClk|mode\(1),
	datab => \modeClk|mode\(0),
	datad => \Debouncer1|s_pulsedOut~q\,
	combout => \clock24|hours_count[5]~3_combout\);

-- Location: LCCOMB_X84_Y21_N18
\clock24|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add0~0_combout\ = \clock24|hours_count\(0) $ (VCC)
-- \clock24|Add0~1\ = CARRY(\clock24|hours_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(0),
	datad => VCC,
	combout => \clock24|Add0~0_combout\,
	cout => \clock24|Add0~1\);

-- Location: LCCOMB_X84_Y21_N4
\clock24|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add1~0_combout\ = \clock24|hours_count\(0) $ (VCC)
-- \clock24|Add1~1\ = CARRY(\clock24|hours_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(0),
	datad => VCC,
	combout => \clock24|Add1~0_combout\,
	cout => \clock24|Add1~1\);

-- Location: LCCOMB_X83_Y21_N2
\clock24|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add0~16_combout\ = (\clock24|hours_count[5]~3_combout\ & (\clock24|Add0~0_combout\)) # (!\clock24|hours_count[5]~3_combout\ & ((\clock24|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clock24|Add0~0_combout\,
	datac => \clock24|Add1~0_combout\,
	datad => \clock24|hours_count[5]~3_combout\,
	combout => \clock24|Add0~16_combout\);

-- Location: LCCOMB_X103_Y27_N4
\clock24|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add2~0_combout\ = \clock24|min_count\(0) $ (VCC)
-- \clock24|Add2~1\ = CARRY(\clock24|min_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clock24|min_count\(0),
	datad => VCC,
	combout => \clock24|Add2~0_combout\,
	cout => \clock24|Add2~1\);

-- Location: LCCOMB_X102_Y27_N0
\clock24|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add3~0_combout\ = \clock24|min_count\(0) $ (VCC)
-- \clock24|Add3~1\ = CARRY(\clock24|min_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clock24|min_count\(0),
	datad => VCC,
	combout => \clock24|Add3~0_combout\,
	cout => \clock24|Add3~1\);

-- Location: LCCOMB_X103_Y27_N16
\clock24|Add2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add2~13_combout\ = (\clock24|hours_count[5]~3_combout\ & (\clock24|Add2~0_combout\)) # (!\clock24|hours_count[5]~3_combout\ & ((\clock24|Add3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clock24|Add2~0_combout\,
	datac => \clock24|Add3~0_combout\,
	datad => \clock24|hours_count[5]~3_combout\,
	combout => \clock24|Add2~13_combout\);

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LCCOMB_X95_Y22_N6
\pulseGenerator|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~0_combout\ = \pulseGenerator|counter1\(0) $ (VCC)
-- \pulseGenerator|Add0~1\ = CARRY(\pulseGenerator|counter1\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter1\(0),
	datad => VCC,
	combout => \pulseGenerator|Add0~0_combout\,
	cout => \pulseGenerator|Add0~1\);

-- Location: FF_X95_Y22_N7
\pulseGenerator|counter1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(0));

-- Location: LCCOMB_X95_Y22_N8
\pulseGenerator|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~2_combout\ = (\pulseGenerator|counter1\(1) & (!\pulseGenerator|Add0~1\)) # (!\pulseGenerator|counter1\(1) & ((\pulseGenerator|Add0~1\) # (GND)))
-- \pulseGenerator|Add0~3\ = CARRY((!\pulseGenerator|Add0~1\) # (!\pulseGenerator|counter1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter1\(1),
	datad => VCC,
	cin => \pulseGenerator|Add0~1\,
	combout => \pulseGenerator|Add0~2_combout\,
	cout => \pulseGenerator|Add0~3\);

-- Location: FF_X95_Y22_N9
\pulseGenerator|counter1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(1));

-- Location: LCCOMB_X95_Y22_N10
\pulseGenerator|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~4_combout\ = (\pulseGenerator|counter1\(2) & (\pulseGenerator|Add0~3\ $ (GND))) # (!\pulseGenerator|counter1\(2) & (!\pulseGenerator|Add0~3\ & VCC))
-- \pulseGenerator|Add0~5\ = CARRY((\pulseGenerator|counter1\(2) & !\pulseGenerator|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter1\(2),
	datad => VCC,
	cin => \pulseGenerator|Add0~3\,
	combout => \pulseGenerator|Add0~4_combout\,
	cout => \pulseGenerator|Add0~5\);

-- Location: FF_X95_Y22_N11
\pulseGenerator|counter1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(2));

-- Location: LCCOMB_X95_Y22_N12
\pulseGenerator|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~6_combout\ = (\pulseGenerator|counter1\(3) & (!\pulseGenerator|Add0~5\)) # (!\pulseGenerator|counter1\(3) & ((\pulseGenerator|Add0~5\) # (GND)))
-- \pulseGenerator|Add0~7\ = CARRY((!\pulseGenerator|Add0~5\) # (!\pulseGenerator|counter1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter1\(3),
	datad => VCC,
	cin => \pulseGenerator|Add0~5\,
	combout => \pulseGenerator|Add0~6_combout\,
	cout => \pulseGenerator|Add0~7\);

-- Location: FF_X95_Y22_N13
\pulseGenerator|counter1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(3));

-- Location: LCCOMB_X95_Y22_N14
\pulseGenerator|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~8_combout\ = (\pulseGenerator|counter1\(4) & (\pulseGenerator|Add0~7\ $ (GND))) # (!\pulseGenerator|counter1\(4) & (!\pulseGenerator|Add0~7\ & VCC))
-- \pulseGenerator|Add0~9\ = CARRY((\pulseGenerator|counter1\(4) & !\pulseGenerator|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter1\(4),
	datad => VCC,
	cin => \pulseGenerator|Add0~7\,
	combout => \pulseGenerator|Add0~8_combout\,
	cout => \pulseGenerator|Add0~9\);

-- Location: FF_X95_Y22_N15
\pulseGenerator|counter1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(4));

-- Location: LCCOMB_X95_Y22_N16
\pulseGenerator|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~10_combout\ = (\pulseGenerator|counter1\(5) & (!\pulseGenerator|Add0~9\)) # (!\pulseGenerator|counter1\(5) & ((\pulseGenerator|Add0~9\) # (GND)))
-- \pulseGenerator|Add0~11\ = CARRY((!\pulseGenerator|Add0~9\) # (!\pulseGenerator|counter1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter1\(5),
	datad => VCC,
	cin => \pulseGenerator|Add0~9\,
	combout => \pulseGenerator|Add0~10_combout\,
	cout => \pulseGenerator|Add0~11\);

-- Location: FF_X95_Y22_N17
\pulseGenerator|counter1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(5));

-- Location: LCCOMB_X95_Y22_N18
\pulseGenerator|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~12_combout\ = (\pulseGenerator|counter1\(6) & (\pulseGenerator|Add0~11\ $ (GND))) # (!\pulseGenerator|counter1\(6) & (!\pulseGenerator|Add0~11\ & VCC))
-- \pulseGenerator|Add0~13\ = CARRY((\pulseGenerator|counter1\(6) & !\pulseGenerator|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter1\(6),
	datad => VCC,
	cin => \pulseGenerator|Add0~11\,
	combout => \pulseGenerator|Add0~12_combout\,
	cout => \pulseGenerator|Add0~13\);

-- Location: FF_X95_Y22_N19
\pulseGenerator|counter1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(6));

-- Location: LCCOMB_X95_Y22_N20
\pulseGenerator|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~14_combout\ = (\pulseGenerator|counter1\(7) & (!\pulseGenerator|Add0~13\)) # (!\pulseGenerator|counter1\(7) & ((\pulseGenerator|Add0~13\) # (GND)))
-- \pulseGenerator|Add0~15\ = CARRY((!\pulseGenerator|Add0~13\) # (!\pulseGenerator|counter1\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter1\(7),
	datad => VCC,
	cin => \pulseGenerator|Add0~13\,
	combout => \pulseGenerator|Add0~14_combout\,
	cout => \pulseGenerator|Add0~15\);

-- Location: LCCOMB_X95_Y21_N26
\pulseGenerator|counter1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter1~0_combout\ = (\pulseGenerator|Add0~14_combout\ & !\pulseGenerator|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pulseGenerator|Add0~14_combout\,
	datad => \pulseGenerator|Equal0~8_combout\,
	combout => \pulseGenerator|counter1~0_combout\);

-- Location: FF_X95_Y21_N27
\pulseGenerator|counter1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(7));

-- Location: LCCOMB_X95_Y22_N22
\pulseGenerator|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~16_combout\ = (\pulseGenerator|counter1\(8) & (\pulseGenerator|Add0~15\ $ (GND))) # (!\pulseGenerator|counter1\(8) & (!\pulseGenerator|Add0~15\ & VCC))
-- \pulseGenerator|Add0~17\ = CARRY((\pulseGenerator|counter1\(8) & !\pulseGenerator|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter1\(8),
	datad => VCC,
	cin => \pulseGenerator|Add0~15\,
	combout => \pulseGenerator|Add0~16_combout\,
	cout => \pulseGenerator|Add0~17\);

-- Location: FF_X95_Y22_N23
\pulseGenerator|counter1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(8));

-- Location: LCCOMB_X95_Y22_N24
\pulseGenerator|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~18_combout\ = (\pulseGenerator|counter1\(9) & (!\pulseGenerator|Add0~17\)) # (!\pulseGenerator|counter1\(9) & ((\pulseGenerator|Add0~17\) # (GND)))
-- \pulseGenerator|Add0~19\ = CARRY((!\pulseGenerator|Add0~17\) # (!\pulseGenerator|counter1\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter1\(9),
	datad => VCC,
	cin => \pulseGenerator|Add0~17\,
	combout => \pulseGenerator|Add0~18_combout\,
	cout => \pulseGenerator|Add0~19\);

-- Location: FF_X95_Y22_N25
\pulseGenerator|counter1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(9));

-- Location: LCCOMB_X95_Y22_N26
\pulseGenerator|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~20_combout\ = (\pulseGenerator|counter1\(10) & (\pulseGenerator|Add0~19\ $ (GND))) # (!\pulseGenerator|counter1\(10) & (!\pulseGenerator|Add0~19\ & VCC))
-- \pulseGenerator|Add0~21\ = CARRY((\pulseGenerator|counter1\(10) & !\pulseGenerator|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter1\(10),
	datad => VCC,
	cin => \pulseGenerator|Add0~19\,
	combout => \pulseGenerator|Add0~20_combout\,
	cout => \pulseGenerator|Add0~21\);

-- Location: FF_X95_Y22_N27
\pulseGenerator|counter1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(10));

-- Location: LCCOMB_X95_Y22_N28
\pulseGenerator|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~22_combout\ = (\pulseGenerator|counter1\(11) & (!\pulseGenerator|Add0~21\)) # (!\pulseGenerator|counter1\(11) & ((\pulseGenerator|Add0~21\) # (GND)))
-- \pulseGenerator|Add0~23\ = CARRY((!\pulseGenerator|Add0~21\) # (!\pulseGenerator|counter1\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter1\(11),
	datad => VCC,
	cin => \pulseGenerator|Add0~21\,
	combout => \pulseGenerator|Add0~22_combout\,
	cout => \pulseGenerator|Add0~23\);

-- Location: FF_X95_Y22_N29
\pulseGenerator|counter1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(11));

-- Location: LCCOMB_X95_Y22_N30
\pulseGenerator|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~24_combout\ = (\pulseGenerator|counter1\(12) & (\pulseGenerator|Add0~23\ $ (GND))) # (!\pulseGenerator|counter1\(12) & (!\pulseGenerator|Add0~23\ & VCC))
-- \pulseGenerator|Add0~25\ = CARRY((\pulseGenerator|counter1\(12) & !\pulseGenerator|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter1\(12),
	datad => VCC,
	cin => \pulseGenerator|Add0~23\,
	combout => \pulseGenerator|Add0~24_combout\,
	cout => \pulseGenerator|Add0~25\);

-- Location: LCCOMB_X96_Y21_N10
\pulseGenerator|counter1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter1~1_combout\ = (!\pulseGenerator|Equal0~8_combout\ & \pulseGenerator|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|Equal0~8_combout\,
	datac => \pulseGenerator|Add0~24_combout\,
	combout => \pulseGenerator|counter1~1_combout\);

-- Location: FF_X96_Y21_N11
\pulseGenerator|counter1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(12));

-- Location: LCCOMB_X95_Y21_N0
\pulseGenerator|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~26_combout\ = (\pulseGenerator|counter1\(13) & (!\pulseGenerator|Add0~25\)) # (!\pulseGenerator|counter1\(13) & ((\pulseGenerator|Add0~25\) # (GND)))
-- \pulseGenerator|Add0~27\ = CARRY((!\pulseGenerator|Add0~25\) # (!\pulseGenerator|counter1\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter1\(13),
	datad => VCC,
	cin => \pulseGenerator|Add0~25\,
	combout => \pulseGenerator|Add0~26_combout\,
	cout => \pulseGenerator|Add0~27\);

-- Location: LCCOMB_X96_Y21_N4
\pulseGenerator|counter1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter1~2_combout\ = (!\pulseGenerator|Equal0~8_combout\ & \pulseGenerator|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|Equal0~8_combout\,
	datad => \pulseGenerator|Add0~26_combout\,
	combout => \pulseGenerator|counter1~2_combout\);

-- Location: FF_X96_Y21_N5
\pulseGenerator|counter1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(13));

-- Location: LCCOMB_X95_Y21_N2
\pulseGenerator|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~28_combout\ = (\pulseGenerator|counter1\(14) & (\pulseGenerator|Add0~27\ $ (GND))) # (!\pulseGenerator|counter1\(14) & (!\pulseGenerator|Add0~27\ & VCC))
-- \pulseGenerator|Add0~29\ = CARRY((\pulseGenerator|counter1\(14) & !\pulseGenerator|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter1\(14),
	datad => VCC,
	cin => \pulseGenerator|Add0~27\,
	combout => \pulseGenerator|Add0~28_combout\,
	cout => \pulseGenerator|Add0~29\);

-- Location: LCCOMB_X96_Y21_N2
\pulseGenerator|counter1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter1~3_combout\ = (!\pulseGenerator|Equal0~8_combout\ & \pulseGenerator|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pulseGenerator|Equal0~8_combout\,
	datad => \pulseGenerator|Add0~28_combout\,
	combout => \pulseGenerator|counter1~3_combout\);

-- Location: FF_X96_Y21_N3
\pulseGenerator|counter1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(14));

-- Location: LCCOMB_X95_Y21_N4
\pulseGenerator|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~30_combout\ = (\pulseGenerator|counter1\(15) & (!\pulseGenerator|Add0~29\)) # (!\pulseGenerator|counter1\(15) & ((\pulseGenerator|Add0~29\) # (GND)))
-- \pulseGenerator|Add0~31\ = CARRY((!\pulseGenerator|Add0~29\) # (!\pulseGenerator|counter1\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter1\(15),
	datad => VCC,
	cin => \pulseGenerator|Add0~29\,
	combout => \pulseGenerator|Add0~30_combout\,
	cout => \pulseGenerator|Add0~31\);

-- Location: LCCOMB_X96_Y21_N20
\pulseGenerator|counter1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter1~4_combout\ = (!\pulseGenerator|Equal0~8_combout\ & \pulseGenerator|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|Equal0~8_combout\,
	datac => \pulseGenerator|Add0~30_combout\,
	combout => \pulseGenerator|counter1~4_combout\);

-- Location: FF_X96_Y21_N21
\pulseGenerator|counter1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(15));

-- Location: LCCOMB_X95_Y21_N6
\pulseGenerator|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~32_combout\ = (\pulseGenerator|counter1\(16) & (\pulseGenerator|Add0~31\ $ (GND))) # (!\pulseGenerator|counter1\(16) & (!\pulseGenerator|Add0~31\ & VCC))
-- \pulseGenerator|Add0~33\ = CARRY((\pulseGenerator|counter1\(16) & !\pulseGenerator|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter1\(16),
	datad => VCC,
	cin => \pulseGenerator|Add0~31\,
	combout => \pulseGenerator|Add0~32_combout\,
	cout => \pulseGenerator|Add0~33\);

-- Location: FF_X95_Y21_N7
\pulseGenerator|counter1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(16));

-- Location: LCCOMB_X95_Y21_N8
\pulseGenerator|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~34_combout\ = (\pulseGenerator|counter1\(17) & (!\pulseGenerator|Add0~33\)) # (!\pulseGenerator|counter1\(17) & ((\pulseGenerator|Add0~33\) # (GND)))
-- \pulseGenerator|Add0~35\ = CARRY((!\pulseGenerator|Add0~33\) # (!\pulseGenerator|counter1\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter1\(17),
	datad => VCC,
	cin => \pulseGenerator|Add0~33\,
	combout => \pulseGenerator|Add0~34_combout\,
	cout => \pulseGenerator|Add0~35\);

-- Location: LCCOMB_X96_Y21_N6
\pulseGenerator|counter1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter1~5_combout\ = (!\pulseGenerator|Equal0~8_combout\ & \pulseGenerator|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pulseGenerator|Equal0~8_combout\,
	datad => \pulseGenerator|Add0~34_combout\,
	combout => \pulseGenerator|counter1~5_combout\);

-- Location: FF_X96_Y21_N7
\pulseGenerator|counter1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(17));

-- Location: LCCOMB_X95_Y21_N10
\pulseGenerator|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~36_combout\ = (\pulseGenerator|counter1\(18) & (\pulseGenerator|Add0~35\ $ (GND))) # (!\pulseGenerator|counter1\(18) & (!\pulseGenerator|Add0~35\ & VCC))
-- \pulseGenerator|Add0~37\ = CARRY((\pulseGenerator|counter1\(18) & !\pulseGenerator|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter1\(18),
	datad => VCC,
	cin => \pulseGenerator|Add0~35\,
	combout => \pulseGenerator|Add0~36_combout\,
	cout => \pulseGenerator|Add0~37\);

-- Location: FF_X95_Y21_N11
\pulseGenerator|counter1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(18));

-- Location: LCCOMB_X95_Y21_N12
\pulseGenerator|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~38_combout\ = (\pulseGenerator|counter1\(19) & (!\pulseGenerator|Add0~37\)) # (!\pulseGenerator|counter1\(19) & ((\pulseGenerator|Add0~37\) # (GND)))
-- \pulseGenerator|Add0~39\ = CARRY((!\pulseGenerator|Add0~37\) # (!\pulseGenerator|counter1\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter1\(19),
	datad => VCC,
	cin => \pulseGenerator|Add0~37\,
	combout => \pulseGenerator|Add0~38_combout\,
	cout => \pulseGenerator|Add0~39\);

-- Location: LCCOMB_X96_Y21_N8
\pulseGenerator|counter1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter1~6_combout\ = (!\pulseGenerator|Equal0~8_combout\ & \pulseGenerator|Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pulseGenerator|Equal0~8_combout\,
	datad => \pulseGenerator|Add0~38_combout\,
	combout => \pulseGenerator|counter1~6_combout\);

-- Location: FF_X96_Y21_N9
\pulseGenerator|counter1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(19));

-- Location: LCCOMB_X95_Y21_N14
\pulseGenerator|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~40_combout\ = (\pulseGenerator|counter1\(20) & (\pulseGenerator|Add0~39\ $ (GND))) # (!\pulseGenerator|counter1\(20) & (!\pulseGenerator|Add0~39\ & VCC))
-- \pulseGenerator|Add0~41\ = CARRY((\pulseGenerator|counter1\(20) & !\pulseGenerator|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter1\(20),
	datad => VCC,
	cin => \pulseGenerator|Add0~39\,
	combout => \pulseGenerator|Add0~40_combout\,
	cout => \pulseGenerator|Add0~41\);

-- Location: LCCOMB_X96_Y21_N28
\pulseGenerator|counter1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter1~7_combout\ = (!\pulseGenerator|Equal0~8_combout\ & \pulseGenerator|Add0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pulseGenerator|Equal0~8_combout\,
	datad => \pulseGenerator|Add0~40_combout\,
	combout => \pulseGenerator|counter1~7_combout\);

-- Location: FF_X96_Y21_N29
\pulseGenerator|counter1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(20));

-- Location: LCCOMB_X95_Y21_N16
\pulseGenerator|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~42_combout\ = (\pulseGenerator|counter1\(21) & (!\pulseGenerator|Add0~41\)) # (!\pulseGenerator|counter1\(21) & ((\pulseGenerator|Add0~41\) # (GND)))
-- \pulseGenerator|Add0~43\ = CARRY((!\pulseGenerator|Add0~41\) # (!\pulseGenerator|counter1\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter1\(21),
	datad => VCC,
	cin => \pulseGenerator|Add0~41\,
	combout => \pulseGenerator|Add0~42_combout\,
	cout => \pulseGenerator|Add0~43\);

-- Location: LCCOMB_X96_Y21_N18
\pulseGenerator|counter1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter1~8_combout\ = (!\pulseGenerator|Equal0~8_combout\ & \pulseGenerator|Add0~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|Equal0~8_combout\,
	datac => \pulseGenerator|Add0~42_combout\,
	combout => \pulseGenerator|counter1~8_combout\);

-- Location: FF_X96_Y21_N19
\pulseGenerator|counter1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(21));

-- Location: LCCOMB_X95_Y21_N18
\pulseGenerator|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~44_combout\ = (\pulseGenerator|counter1\(22) & (\pulseGenerator|Add0~43\ $ (GND))) # (!\pulseGenerator|counter1\(22) & (!\pulseGenerator|Add0~43\ & VCC))
-- \pulseGenerator|Add0~45\ = CARRY((\pulseGenerator|counter1\(22) & !\pulseGenerator|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter1\(22),
	datad => VCC,
	cin => \pulseGenerator|Add0~43\,
	combout => \pulseGenerator|Add0~44_combout\,
	cout => \pulseGenerator|Add0~45\);

-- Location: LCCOMB_X96_Y21_N12
\pulseGenerator|counter1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter1~9_combout\ = (!\pulseGenerator|Equal0~8_combout\ & \pulseGenerator|Add0~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pulseGenerator|Equal0~8_combout\,
	datad => \pulseGenerator|Add0~44_combout\,
	combout => \pulseGenerator|counter1~9_combout\);

-- Location: FF_X96_Y21_N13
\pulseGenerator|counter1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(22));

-- Location: LCCOMB_X95_Y21_N20
\pulseGenerator|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~46_combout\ = (\pulseGenerator|counter1\(23) & (!\pulseGenerator|Add0~45\)) # (!\pulseGenerator|counter1\(23) & ((\pulseGenerator|Add0~45\) # (GND)))
-- \pulseGenerator|Add0~47\ = CARRY((!\pulseGenerator|Add0~45\) # (!\pulseGenerator|counter1\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter1\(23),
	datad => VCC,
	cin => \pulseGenerator|Add0~45\,
	combout => \pulseGenerator|Add0~46_combout\,
	cout => \pulseGenerator|Add0~47\);

-- Location: LCCOMB_X95_Y21_N28
\pulseGenerator|counter1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter1~10_combout\ = (!\pulseGenerator|Equal0~8_combout\ & \pulseGenerator|Add0~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|Equal0~8_combout\,
	datad => \pulseGenerator|Add0~46_combout\,
	combout => \pulseGenerator|counter1~10_combout\);

-- Location: FF_X95_Y21_N29
\pulseGenerator|counter1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(23));

-- Location: LCCOMB_X96_Y21_N22
\pulseGenerator|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal0~6_combout\ = (\pulseGenerator|counter1\(22) & (\pulseGenerator|counter1\(21) & (\pulseGenerator|counter1\(23) & \pulseGenerator|counter1\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter1\(22),
	datab => \pulseGenerator|counter1\(21),
	datac => \pulseGenerator|counter1\(23),
	datad => \pulseGenerator|counter1\(20),
	combout => \pulseGenerator|Equal0~6_combout\);

-- Location: LCCOMB_X96_Y21_N30
\pulseGenerator|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal0~3_combout\ = (\pulseGenerator|counter1\(12) & (\pulseGenerator|counter1\(13) & (\pulseGenerator|counter1\(15) & \pulseGenerator|counter1\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter1\(12),
	datab => \pulseGenerator|counter1\(13),
	datac => \pulseGenerator|counter1\(15),
	datad => \pulseGenerator|counter1\(14),
	combout => \pulseGenerator|Equal0~3_combout\);

-- Location: LCCOMB_X95_Y22_N4
\pulseGenerator|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal0~0_combout\ = (\pulseGenerator|counter1\(2) & (\pulseGenerator|counter1\(0) & (\pulseGenerator|counter1\(1) & \pulseGenerator|counter1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter1\(2),
	datab => \pulseGenerator|counter1\(0),
	datac => \pulseGenerator|counter1\(1),
	datad => \pulseGenerator|counter1\(3),
	combout => \pulseGenerator|Equal0~0_combout\);

-- Location: LCCOMB_X95_Y22_N0
\pulseGenerator|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal0~2_combout\ = (!\pulseGenerator|counter1\(10) & (!\pulseGenerator|counter1\(11) & (!\pulseGenerator|counter1\(8) & !\pulseGenerator|counter1\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter1\(10),
	datab => \pulseGenerator|counter1\(11),
	datac => \pulseGenerator|counter1\(8),
	datad => \pulseGenerator|counter1\(9),
	combout => \pulseGenerator|Equal0~2_combout\);

-- Location: LCCOMB_X95_Y22_N2
\pulseGenerator|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal0~1_combout\ = (!\pulseGenerator|counter1\(7) & (\pulseGenerator|counter1\(6) & (\pulseGenerator|counter1\(4) & \pulseGenerator|counter1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter1\(7),
	datab => \pulseGenerator|counter1\(6),
	datac => \pulseGenerator|counter1\(4),
	datad => \pulseGenerator|counter1\(5),
	combout => \pulseGenerator|Equal0~1_combout\);

-- Location: LCCOMB_X96_Y21_N24
\pulseGenerator|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal0~4_combout\ = (\pulseGenerator|Equal0~3_combout\ & (\pulseGenerator|Equal0~0_combout\ & (\pulseGenerator|Equal0~2_combout\ & \pulseGenerator|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|Equal0~3_combout\,
	datab => \pulseGenerator|Equal0~0_combout\,
	datac => \pulseGenerator|Equal0~2_combout\,
	datad => \pulseGenerator|Equal0~1_combout\,
	combout => \pulseGenerator|Equal0~4_combout\);

-- Location: LCCOMB_X96_Y21_N14
\pulseGenerator|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal0~5_combout\ = (!\pulseGenerator|counter1\(18) & (\pulseGenerator|counter1\(19) & (!\pulseGenerator|counter1\(16) & \pulseGenerator|counter1\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter1\(18),
	datab => \pulseGenerator|counter1\(19),
	datac => \pulseGenerator|counter1\(16),
	datad => \pulseGenerator|counter1\(17),
	combout => \pulseGenerator|Equal0~5_combout\);

-- Location: LCCOMB_X95_Y21_N22
\pulseGenerator|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~48_combout\ = (\pulseGenerator|counter1\(24) & (\pulseGenerator|Add0~47\ $ (GND))) # (!\pulseGenerator|counter1\(24) & (!\pulseGenerator|Add0~47\ & VCC))
-- \pulseGenerator|Add0~49\ = CARRY((\pulseGenerator|counter1\(24) & !\pulseGenerator|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter1\(24),
	datad => VCC,
	cin => \pulseGenerator|Add0~47\,
	combout => \pulseGenerator|Add0~48_combout\,
	cout => \pulseGenerator|Add0~49\);

-- Location: FF_X95_Y21_N23
\pulseGenerator|counter1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(24));

-- Location: LCCOMB_X95_Y21_N24
\pulseGenerator|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add0~50_combout\ = \pulseGenerator|counter1\(25) $ (\pulseGenerator|Add0~49\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter1\(25),
	cin => \pulseGenerator|Add0~49\,
	combout => \pulseGenerator|Add0~50_combout\);

-- Location: LCCOMB_X95_Y21_N30
\pulseGenerator|counter1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter1~11_combout\ = (!\pulseGenerator|Equal0~8_combout\ & \pulseGenerator|Add0~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|Equal0~8_combout\,
	datad => \pulseGenerator|Add0~50_combout\,
	combout => \pulseGenerator|counter1~11_combout\);

-- Location: FF_X95_Y21_N31
\pulseGenerator|counter1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter1\(25));

-- Location: LCCOMB_X96_Y21_N16
\pulseGenerator|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal0~7_combout\ = (\pulseGenerator|counter1\(25) & !\pulseGenerator|counter1\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter1\(25),
	datad => \pulseGenerator|counter1\(24),
	combout => \pulseGenerator|Equal0~7_combout\);

-- Location: LCCOMB_X96_Y21_N26
\pulseGenerator|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal0~8_combout\ = (\pulseGenerator|Equal0~6_combout\ & (\pulseGenerator|Equal0~4_combout\ & (\pulseGenerator|Equal0~5_combout\ & \pulseGenerator|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|Equal0~6_combout\,
	datab => \pulseGenerator|Equal0~4_combout\,
	datac => \pulseGenerator|Equal0~5_combout\,
	datad => \pulseGenerator|Equal0~7_combout\,
	combout => \pulseGenerator|Equal0~8_combout\);

-- Location: FF_X92_Y21_N5
\pulseGenerator|upDown2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \pulseGenerator|Equal0~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|upDown2~q\);

-- Location: LCCOMB_X95_Y20_N8
\pulseGenerator|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~0_combout\ = (\pulseGenerator|counter4\(1) & (\pulseGenerator|counter1\(0) $ (VCC))) # (!\pulseGenerator|counter4\(1) & (\pulseGenerator|counter1\(0) & VCC))
-- \pulseGenerator|Add3~1\ = CARRY((\pulseGenerator|counter4\(1) & \pulseGenerator|counter1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter4\(1),
	datab => \pulseGenerator|counter1\(0),
	datad => VCC,
	combout => \pulseGenerator|Add3~0_combout\,
	cout => \pulseGenerator|Add3~1\);

-- Location: LCCOMB_X96_Y20_N18
\pulseGenerator|counter4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter4~11_combout\ = (!\pulseGenerator|Equal4~8_combout\ & \pulseGenerator|Add3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pulseGenerator|Equal4~8_combout\,
	datad => \pulseGenerator|Add3~0_combout\,
	combout => \pulseGenerator|counter4~11_combout\);

-- Location: FF_X96_Y20_N19
\pulseGenerator|counter4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter4~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(1));

-- Location: LCCOMB_X95_Y20_N10
\pulseGenerator|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~2_combout\ = (\pulseGenerator|counter4\(2) & (!\pulseGenerator|Add3~1\)) # (!\pulseGenerator|counter4\(2) & ((\pulseGenerator|Add3~1\) # (GND)))
-- \pulseGenerator|Add3~3\ = CARRY((!\pulseGenerator|Add3~1\) # (!\pulseGenerator|counter4\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter4\(2),
	datad => VCC,
	cin => \pulseGenerator|Add3~1\,
	combout => \pulseGenerator|Add3~2_combout\,
	cout => \pulseGenerator|Add3~3\);

-- Location: LCCOMB_X95_Y20_N6
\pulseGenerator|counter4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter4~10_combout\ = (!\pulseGenerator|Equal4~8_combout\ & \pulseGenerator|Add3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|Equal4~8_combout\,
	datad => \pulseGenerator|Add3~2_combout\,
	combout => \pulseGenerator|counter4~10_combout\);

-- Location: FF_X95_Y20_N7
\pulseGenerator|counter4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(2));

-- Location: LCCOMB_X95_Y20_N12
\pulseGenerator|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~4_combout\ = (\pulseGenerator|counter4\(3) & (\pulseGenerator|Add3~3\ $ (GND))) # (!\pulseGenerator|counter4\(3) & (!\pulseGenerator|Add3~3\ & VCC))
-- \pulseGenerator|Add3~5\ = CARRY((\pulseGenerator|counter4\(3) & !\pulseGenerator|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter4\(3),
	datad => VCC,
	cin => \pulseGenerator|Add3~3\,
	combout => \pulseGenerator|Add3~4_combout\,
	cout => \pulseGenerator|Add3~5\);

-- Location: FF_X95_Y20_N13
\pulseGenerator|counter4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(3));

-- Location: LCCOMB_X95_Y20_N14
\pulseGenerator|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~6_combout\ = (\pulseGenerator|counter4\(4) & (!\pulseGenerator|Add3~5\)) # (!\pulseGenerator|counter4\(4) & ((\pulseGenerator|Add3~5\) # (GND)))
-- \pulseGenerator|Add3~7\ = CARRY((!\pulseGenerator|Add3~5\) # (!\pulseGenerator|counter4\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter4\(4),
	datad => VCC,
	cin => \pulseGenerator|Add3~5\,
	combout => \pulseGenerator|Add3~6_combout\,
	cout => \pulseGenerator|Add3~7\);

-- Location: LCCOMB_X96_Y20_N6
\pulseGenerator|counter4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter4~9_combout\ = (!\pulseGenerator|Equal4~8_combout\ & \pulseGenerator|Add3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pulseGenerator|Equal4~8_combout\,
	datad => \pulseGenerator|Add3~6_combout\,
	combout => \pulseGenerator|counter4~9_combout\);

-- Location: FF_X96_Y20_N7
\pulseGenerator|counter4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter4~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(4));

-- Location: LCCOMB_X95_Y20_N16
\pulseGenerator|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~8_combout\ = (\pulseGenerator|counter4\(5) & (\pulseGenerator|Add3~7\ $ (GND))) # (!\pulseGenerator|counter4\(5) & (!\pulseGenerator|Add3~7\ & VCC))
-- \pulseGenerator|Add3~9\ = CARRY((\pulseGenerator|counter4\(5) & !\pulseGenerator|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter4\(5),
	datad => VCC,
	cin => \pulseGenerator|Add3~7\,
	combout => \pulseGenerator|Add3~8_combout\,
	cout => \pulseGenerator|Add3~9\);

-- Location: LCCOMB_X96_Y20_N12
\pulseGenerator|counter4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter4~8_combout\ = (!\pulseGenerator|Equal4~8_combout\ & \pulseGenerator|Add3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|Equal4~8_combout\,
	datac => \pulseGenerator|Add3~8_combout\,
	combout => \pulseGenerator|counter4~8_combout\);

-- Location: FF_X96_Y20_N13
\pulseGenerator|counter4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter4~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(5));

-- Location: LCCOMB_X95_Y20_N18
\pulseGenerator|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~10_combout\ = (\pulseGenerator|counter4\(6) & (!\pulseGenerator|Add3~9\)) # (!\pulseGenerator|counter4\(6) & ((\pulseGenerator|Add3~9\) # (GND)))
-- \pulseGenerator|Add3~11\ = CARRY((!\pulseGenerator|Add3~9\) # (!\pulseGenerator|counter4\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter4\(6),
	datad => VCC,
	cin => \pulseGenerator|Add3~9\,
	combout => \pulseGenerator|Add3~10_combout\,
	cout => \pulseGenerator|Add3~11\);

-- Location: FF_X95_Y20_N19
\pulseGenerator|counter4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add3~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(6));

-- Location: LCCOMB_X95_Y20_N20
\pulseGenerator|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~12_combout\ = (\pulseGenerator|counter4\(7) & (\pulseGenerator|Add3~11\ $ (GND))) # (!\pulseGenerator|counter4\(7) & (!\pulseGenerator|Add3~11\ & VCC))
-- \pulseGenerator|Add3~13\ = CARRY((\pulseGenerator|counter4\(7) & !\pulseGenerator|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter4\(7),
	datad => VCC,
	cin => \pulseGenerator|Add3~11\,
	combout => \pulseGenerator|Add3~12_combout\,
	cout => \pulseGenerator|Add3~13\);

-- Location: FF_X95_Y20_N21
\pulseGenerator|counter4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add3~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(7));

-- Location: LCCOMB_X95_Y20_N22
\pulseGenerator|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~14_combout\ = (\pulseGenerator|counter4\(8) & (!\pulseGenerator|Add3~13\)) # (!\pulseGenerator|counter4\(8) & ((\pulseGenerator|Add3~13\) # (GND)))
-- \pulseGenerator|Add3~15\ = CARRY((!\pulseGenerator|Add3~13\) # (!\pulseGenerator|counter4\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter4\(8),
	datad => VCC,
	cin => \pulseGenerator|Add3~13\,
	combout => \pulseGenerator|Add3~14_combout\,
	cout => \pulseGenerator|Add3~15\);

-- Location: LCCOMB_X95_Y20_N2
\pulseGenerator|counter4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter4~7_combout\ = (\pulseGenerator|Add3~14_combout\ & !\pulseGenerator|Equal4~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pulseGenerator|Add3~14_combout\,
	datad => \pulseGenerator|Equal4~8_combout\,
	combout => \pulseGenerator|counter4~7_combout\);

-- Location: FF_X95_Y20_N3
\pulseGenerator|counter4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(8));

-- Location: LCCOMB_X95_Y20_N24
\pulseGenerator|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~16_combout\ = (\pulseGenerator|counter4\(9) & (\pulseGenerator|Add3~15\ $ (GND))) # (!\pulseGenerator|counter4\(9) & (!\pulseGenerator|Add3~15\ & VCC))
-- \pulseGenerator|Add3~17\ = CARRY((\pulseGenerator|counter4\(9) & !\pulseGenerator|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter4\(9),
	datad => VCC,
	cin => \pulseGenerator|Add3~15\,
	combout => \pulseGenerator|Add3~16_combout\,
	cout => \pulseGenerator|Add3~17\);

-- Location: LCCOMB_X95_Y20_N0
\pulseGenerator|counter4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter4~6_combout\ = (!\pulseGenerator|Equal4~8_combout\ & \pulseGenerator|Add3~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|Equal4~8_combout\,
	datad => \pulseGenerator|Add3~16_combout\,
	combout => \pulseGenerator|counter4~6_combout\);

-- Location: FF_X95_Y20_N1
\pulseGenerator|counter4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(9));

-- Location: LCCOMB_X95_Y20_N26
\pulseGenerator|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~18_combout\ = (\pulseGenerator|counter4\(10) & (!\pulseGenerator|Add3~17\)) # (!\pulseGenerator|counter4\(10) & ((\pulseGenerator|Add3~17\) # (GND)))
-- \pulseGenerator|Add3~19\ = CARRY((!\pulseGenerator|Add3~17\) # (!\pulseGenerator|counter4\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter4\(10),
	datad => VCC,
	cin => \pulseGenerator|Add3~17\,
	combout => \pulseGenerator|Add3~18_combout\,
	cout => \pulseGenerator|Add3~19\);

-- Location: LCCOMB_X96_Y20_N20
\pulseGenerator|counter4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter4~5_combout\ = (!\pulseGenerator|Equal4~8_combout\ & \pulseGenerator|Add3~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|Equal4~8_combout\,
	datac => \pulseGenerator|Add3~18_combout\,
	combout => \pulseGenerator|counter4~5_combout\);

-- Location: FF_X96_Y20_N21
\pulseGenerator|counter4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(10));

-- Location: LCCOMB_X95_Y20_N28
\pulseGenerator|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~20_combout\ = (\pulseGenerator|counter4\(11) & (\pulseGenerator|Add3~19\ $ (GND))) # (!\pulseGenerator|counter4\(11) & (!\pulseGenerator|Add3~19\ & VCC))
-- \pulseGenerator|Add3~21\ = CARRY((\pulseGenerator|counter4\(11) & !\pulseGenerator|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter4\(11),
	datad => VCC,
	cin => \pulseGenerator|Add3~19\,
	combout => \pulseGenerator|Add3~20_combout\,
	cout => \pulseGenerator|Add3~21\);

-- Location: FF_X95_Y20_N29
\pulseGenerator|counter4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(11));

-- Location: LCCOMB_X95_Y20_N30
\pulseGenerator|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~22_combout\ = (\pulseGenerator|counter4\(12) & (!\pulseGenerator|Add3~21\)) # (!\pulseGenerator|counter4\(12) & ((\pulseGenerator|Add3~21\) # (GND)))
-- \pulseGenerator|Add3~23\ = CARRY((!\pulseGenerator|Add3~21\) # (!\pulseGenerator|counter4\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter4\(12),
	datad => VCC,
	cin => \pulseGenerator|Add3~21\,
	combout => \pulseGenerator|Add3~22_combout\,
	cout => \pulseGenerator|Add3~23\);

-- Location: LCCOMB_X96_Y20_N10
\pulseGenerator|counter4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter4~4_combout\ = (!\pulseGenerator|Equal4~8_combout\ & \pulseGenerator|Add3~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pulseGenerator|Equal4~8_combout\,
	datad => \pulseGenerator|Add3~22_combout\,
	combout => \pulseGenerator|counter4~4_combout\);

-- Location: FF_X96_Y20_N11
\pulseGenerator|counter4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter4~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(12));

-- Location: LCCOMB_X95_Y19_N0
\pulseGenerator|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~24_combout\ = (\pulseGenerator|counter4\(13) & (\pulseGenerator|Add3~23\ $ (GND))) # (!\pulseGenerator|counter4\(13) & (!\pulseGenerator|Add3~23\ & VCC))
-- \pulseGenerator|Add3~25\ = CARRY((\pulseGenerator|counter4\(13) & !\pulseGenerator|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter4\(13),
	datad => VCC,
	cin => \pulseGenerator|Add3~23\,
	combout => \pulseGenerator|Add3~24_combout\,
	cout => \pulseGenerator|Add3~25\);

-- Location: LCCOMB_X96_Y20_N8
\pulseGenerator|counter4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter4~3_combout\ = (!\pulseGenerator|Equal4~8_combout\ & \pulseGenerator|Add3~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|Equal4~8_combout\,
	datac => \pulseGenerator|Add3~24_combout\,
	combout => \pulseGenerator|counter4~3_combout\);

-- Location: FF_X96_Y20_N9
\pulseGenerator|counter4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter4~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(13));

-- Location: LCCOMB_X95_Y19_N2
\pulseGenerator|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~26_combout\ = (\pulseGenerator|counter4\(14) & (!\pulseGenerator|Add3~25\)) # (!\pulseGenerator|counter4\(14) & ((\pulseGenerator|Add3~25\) # (GND)))
-- \pulseGenerator|Add3~27\ = CARRY((!\pulseGenerator|Add3~25\) # (!\pulseGenerator|counter4\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter4\(14),
	datad => VCC,
	cin => \pulseGenerator|Add3~25\,
	combout => \pulseGenerator|Add3~26_combout\,
	cout => \pulseGenerator|Add3~27\);

-- Location: FF_X95_Y19_N3
\pulseGenerator|counter4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add3~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(14));

-- Location: LCCOMB_X95_Y19_N4
\pulseGenerator|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~28_combout\ = (\pulseGenerator|counter4\(15) & (\pulseGenerator|Add3~27\ $ (GND))) # (!\pulseGenerator|counter4\(15) & (!\pulseGenerator|Add3~27\ & VCC))
-- \pulseGenerator|Add3~29\ = CARRY((\pulseGenerator|counter4\(15) & !\pulseGenerator|Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter4\(15),
	datad => VCC,
	cin => \pulseGenerator|Add3~27\,
	combout => \pulseGenerator|Add3~28_combout\,
	cout => \pulseGenerator|Add3~29\);

-- Location: LCCOMB_X96_Y19_N2
\pulseGenerator|counter4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter4~2_combout\ = (\pulseGenerator|Add3~28_combout\ & !\pulseGenerator|Equal4~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pulseGenerator|Add3~28_combout\,
	datad => \pulseGenerator|Equal4~8_combout\,
	combout => \pulseGenerator|counter4~2_combout\);

-- Location: FF_X96_Y19_N3
\pulseGenerator|counter4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(15));

-- Location: LCCOMB_X95_Y19_N6
\pulseGenerator|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~30_combout\ = (\pulseGenerator|counter4\(16) & (!\pulseGenerator|Add3~29\)) # (!\pulseGenerator|counter4\(16) & ((\pulseGenerator|Add3~29\) # (GND)))
-- \pulseGenerator|Add3~31\ = CARRY((!\pulseGenerator|Add3~29\) # (!\pulseGenerator|counter4\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter4\(16),
	datad => VCC,
	cin => \pulseGenerator|Add3~29\,
	combout => \pulseGenerator|Add3~30_combout\,
	cout => \pulseGenerator|Add3~31\);

-- Location: FF_X95_Y19_N7
\pulseGenerator|counter4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add3~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(16));

-- Location: LCCOMB_X95_Y19_N8
\pulseGenerator|Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~32_combout\ = (\pulseGenerator|counter4\(17) & (\pulseGenerator|Add3~31\ $ (GND))) # (!\pulseGenerator|counter4\(17) & (!\pulseGenerator|Add3~31\ & VCC))
-- \pulseGenerator|Add3~33\ = CARRY((\pulseGenerator|counter4\(17) & !\pulseGenerator|Add3~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter4\(17),
	datad => VCC,
	cin => \pulseGenerator|Add3~31\,
	combout => \pulseGenerator|Add3~32_combout\,
	cout => \pulseGenerator|Add3~33\);

-- Location: FF_X95_Y19_N9
\pulseGenerator|counter4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add3~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(17));

-- Location: LCCOMB_X95_Y19_N10
\pulseGenerator|Add3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~34_combout\ = (\pulseGenerator|counter4\(18) & (!\pulseGenerator|Add3~33\)) # (!\pulseGenerator|counter4\(18) & ((\pulseGenerator|Add3~33\) # (GND)))
-- \pulseGenerator|Add3~35\ = CARRY((!\pulseGenerator|Add3~33\) # (!\pulseGenerator|counter4\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter4\(18),
	datad => VCC,
	cin => \pulseGenerator|Add3~33\,
	combout => \pulseGenerator|Add3~34_combout\,
	cout => \pulseGenerator|Add3~35\);

-- Location: LCCOMB_X95_Y19_N26
\pulseGenerator|counter4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter4~1_combout\ = (!\pulseGenerator|Equal4~8_combout\ & \pulseGenerator|Add3~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pulseGenerator|Equal4~8_combout\,
	datad => \pulseGenerator|Add3~34_combout\,
	combout => \pulseGenerator|counter4~1_combout\);

-- Location: FF_X95_Y19_N27
\pulseGenerator|counter4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(18));

-- Location: LCCOMB_X95_Y19_N12
\pulseGenerator|Add3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~36_combout\ = (\pulseGenerator|counter4\(19) & (\pulseGenerator|Add3~35\ $ (GND))) # (!\pulseGenerator|counter4\(19) & (!\pulseGenerator|Add3~35\ & VCC))
-- \pulseGenerator|Add3~37\ = CARRY((\pulseGenerator|counter4\(19) & !\pulseGenerator|Add3~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter4\(19),
	datad => VCC,
	cin => \pulseGenerator|Add3~35\,
	combout => \pulseGenerator|Add3~36_combout\,
	cout => \pulseGenerator|Add3~37\);

-- Location: LCCOMB_X95_Y19_N28
\pulseGenerator|counter4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter4~0_combout\ = (!\pulseGenerator|Equal4~8_combout\ & \pulseGenerator|Add3~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pulseGenerator|Equal4~8_combout\,
	datad => \pulseGenerator|Add3~36_combout\,
	combout => \pulseGenerator|counter4~0_combout\);

-- Location: FF_X95_Y19_N29
\pulseGenerator|counter4[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(19));

-- Location: LCCOMB_X95_Y19_N14
\pulseGenerator|Add3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~38_combout\ = (\pulseGenerator|counter4\(20) & (!\pulseGenerator|Add3~37\)) # (!\pulseGenerator|counter4\(20) & ((\pulseGenerator|Add3~37\) # (GND)))
-- \pulseGenerator|Add3~39\ = CARRY((!\pulseGenerator|Add3~37\) # (!\pulseGenerator|counter4\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter4\(20),
	datad => VCC,
	cin => \pulseGenerator|Add3~37\,
	combout => \pulseGenerator|Add3~38_combout\,
	cout => \pulseGenerator|Add3~39\);

-- Location: FF_X95_Y19_N15
\pulseGenerator|counter4[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add3~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(20));

-- Location: LCCOMB_X95_Y19_N16
\pulseGenerator|Add3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~40_combout\ = (\pulseGenerator|counter4\(21) & (\pulseGenerator|Add3~39\ $ (GND))) # (!\pulseGenerator|counter4\(21) & (!\pulseGenerator|Add3~39\ & VCC))
-- \pulseGenerator|Add3~41\ = CARRY((\pulseGenerator|counter4\(21) & !\pulseGenerator|Add3~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter4\(21),
	datad => VCC,
	cin => \pulseGenerator|Add3~39\,
	combout => \pulseGenerator|Add3~40_combout\,
	cout => \pulseGenerator|Add3~41\);

-- Location: FF_X95_Y19_N17
\pulseGenerator|counter4[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add3~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(21));

-- Location: LCCOMB_X96_Y19_N12
\pulseGenerator|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal4~1_combout\ = (\pulseGenerator|counter4\(18) & (\pulseGenerator|counter4\(19) & (!\pulseGenerator|counter4\(21) & !\pulseGenerator|counter4\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter4\(18),
	datab => \pulseGenerator|counter4\(19),
	datac => \pulseGenerator|counter4\(21),
	datad => \pulseGenerator|counter4\(20),
	combout => \pulseGenerator|Equal4~1_combout\);

-- Location: LCCOMB_X95_Y19_N18
\pulseGenerator|Add3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~42_combout\ = (\pulseGenerator|counter4\(22) & (!\pulseGenerator|Add3~41\)) # (!\pulseGenerator|counter4\(22) & ((\pulseGenerator|Add3~41\) # (GND)))
-- \pulseGenerator|Add3~43\ = CARRY((!\pulseGenerator|Add3~41\) # (!\pulseGenerator|counter4\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter4\(22),
	datad => VCC,
	cin => \pulseGenerator|Add3~41\,
	combout => \pulseGenerator|Add3~42_combout\,
	cout => \pulseGenerator|Add3~43\);

-- Location: FF_X95_Y19_N19
\pulseGenerator|counter4[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add3~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(22));

-- Location: LCCOMB_X95_Y19_N20
\pulseGenerator|Add3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~44_combout\ = (\pulseGenerator|counter4\(23) & (\pulseGenerator|Add3~43\ $ (GND))) # (!\pulseGenerator|counter4\(23) & (!\pulseGenerator|Add3~43\ & VCC))
-- \pulseGenerator|Add3~45\ = CARRY((\pulseGenerator|counter4\(23) & !\pulseGenerator|Add3~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter4\(23),
	datad => VCC,
	cin => \pulseGenerator|Add3~43\,
	combout => \pulseGenerator|Add3~44_combout\,
	cout => \pulseGenerator|Add3~45\);

-- Location: FF_X95_Y19_N21
\pulseGenerator|counter4[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add3~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(23));

-- Location: LCCOMB_X95_Y19_N22
\pulseGenerator|Add3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~46_combout\ = (\pulseGenerator|counter4\(24) & (!\pulseGenerator|Add3~45\)) # (!\pulseGenerator|counter4\(24) & ((\pulseGenerator|Add3~45\) # (GND)))
-- \pulseGenerator|Add3~47\ = CARRY((!\pulseGenerator|Add3~45\) # (!\pulseGenerator|counter4\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter4\(24),
	datad => VCC,
	cin => \pulseGenerator|Add3~45\,
	combout => \pulseGenerator|Add3~46_combout\,
	cout => \pulseGenerator|Add3~47\);

-- Location: FF_X95_Y19_N23
\pulseGenerator|counter4[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add3~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(24));

-- Location: LCCOMB_X95_Y19_N24
\pulseGenerator|Add3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add3~48_combout\ = \pulseGenerator|Add3~47\ $ (!\pulseGenerator|counter4\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \pulseGenerator|counter4\(25),
	cin => \pulseGenerator|Add3~47\,
	combout => \pulseGenerator|Add3~48_combout\);

-- Location: FF_X95_Y19_N25
\pulseGenerator|counter4[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add3~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter4\(25));

-- Location: LCCOMB_X95_Y19_N30
\pulseGenerator|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal4~0_combout\ = (!\pulseGenerator|counter4\(23) & (!\pulseGenerator|counter4\(22) & (!\pulseGenerator|counter4\(24) & !\pulseGenerator|counter4\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter4\(23),
	datab => \pulseGenerator|counter4\(22),
	datac => \pulseGenerator|counter4\(24),
	datad => \pulseGenerator|counter4\(25),
	combout => \pulseGenerator|Equal4~0_combout\);

-- Location: LCCOMB_X96_Y20_N30
\pulseGenerator|Equal4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal4~3_combout\ = (\pulseGenerator|counter4\(12) & (!\pulseGenerator|counter4\(11) & (\pulseGenerator|counter4\(13) & \pulseGenerator|counter4\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter4\(12),
	datab => \pulseGenerator|counter4\(11),
	datac => \pulseGenerator|counter4\(13),
	datad => \pulseGenerator|counter4\(10),
	combout => \pulseGenerator|Equal4~3_combout\);

-- Location: LCCOMB_X96_Y19_N28
\pulseGenerator|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal4~2_combout\ = (!\pulseGenerator|counter4\(17) & (!\pulseGenerator|counter4\(16) & (!\pulseGenerator|counter4\(14) & \pulseGenerator|counter4\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter4\(17),
	datab => \pulseGenerator|counter4\(16),
	datac => \pulseGenerator|counter4\(14),
	datad => \pulseGenerator|counter4\(15),
	combout => \pulseGenerator|Equal4~2_combout\);

-- Location: LCCOMB_X96_Y19_N14
\pulseGenerator|Equal4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal4~4_combout\ = (\pulseGenerator|Equal4~1_combout\ & (\pulseGenerator|Equal4~0_combout\ & (\pulseGenerator|Equal4~3_combout\ & \pulseGenerator|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|Equal4~1_combout\,
	datab => \pulseGenerator|Equal4~0_combout\,
	datac => \pulseGenerator|Equal4~3_combout\,
	datad => \pulseGenerator|Equal4~2_combout\,
	combout => \pulseGenerator|Equal4~4_combout\);

-- Location: LCCOMB_X96_Y20_N28
\pulseGenerator|Equal4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal4~6_combout\ = (\pulseGenerator|counter4\(5) & (!\pulseGenerator|counter4\(3) & (\pulseGenerator|counter4\(2) & \pulseGenerator|counter4\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter4\(5),
	datab => \pulseGenerator|counter4\(3),
	datac => \pulseGenerator|counter4\(2),
	datad => \pulseGenerator|counter4\(4),
	combout => \pulseGenerator|Equal4~6_combout\);

-- Location: LCCOMB_X95_Y20_N4
\pulseGenerator|Equal4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal4~5_combout\ = (\pulseGenerator|counter4\(9) & (!\pulseGenerator|counter4\(6) & (!\pulseGenerator|counter4\(7) & \pulseGenerator|counter4\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter4\(9),
	datab => \pulseGenerator|counter4\(6),
	datac => \pulseGenerator|counter4\(7),
	datad => \pulseGenerator|counter4\(8),
	combout => \pulseGenerator|Equal4~5_combout\);

-- Location: LCCOMB_X96_Y20_N24
\pulseGenerator|Equal4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal4~7_combout\ = (\pulseGenerator|counter1\(0) & !\pulseGenerator|counter4\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pulseGenerator|counter1\(0),
	datad => \pulseGenerator|counter4\(1),
	combout => \pulseGenerator|Equal4~7_combout\);

-- Location: LCCOMB_X96_Y20_N22
\pulseGenerator|Equal4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal4~8_combout\ = (\pulseGenerator|Equal4~4_combout\ & (\pulseGenerator|Equal4~6_combout\ & (\pulseGenerator|Equal4~5_combout\ & \pulseGenerator|Equal4~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|Equal4~4_combout\,
	datab => \pulseGenerator|Equal4~6_combout\,
	datac => \pulseGenerator|Equal4~5_combout\,
	datad => \pulseGenerator|Equal4~7_combout\,
	combout => \pulseGenerator|Equal4~8_combout\);

-- Location: LCCOMB_X92_Y21_N10
\pulseGenerator|upDown4~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|upDown4~feeder_combout\ = \pulseGenerator|Equal4~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pulseGenerator|Equal4~8_combout\,
	combout => \pulseGenerator|upDown4~feeder_combout\);

-- Location: FF_X92_Y21_N11
\pulseGenerator|upDown4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|upDown4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|upDown4~q\);

-- Location: LCCOMB_X92_Y21_N4
\muxP|pulseOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxP|pulseOut~1_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\pulseGenerator|upDown4~q\))) # (!\SW[1]~input_o\ & (\pulseGenerator|upDown2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \pulseGenerator|upDown2~q\,
	datad => \pulseGenerator|upDown4~q\,
	combout => \muxP|pulseOut~1_combout\);

-- Location: LCCOMB_X99_Y22_N8
\pulseGenerator|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~0_combout\ = (\pulseGenerator|counter1\(0) & (\pulseGenerator|counter3\(1) $ (VCC))) # (!\pulseGenerator|counter1\(0) & (\pulseGenerator|counter3\(1) & VCC))
-- \pulseGenerator|Add2~1\ = CARRY((\pulseGenerator|counter1\(0) & \pulseGenerator|counter3\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter1\(0),
	datab => \pulseGenerator|counter3\(1),
	datad => VCC,
	combout => \pulseGenerator|Add2~0_combout\,
	cout => \pulseGenerator|Add2~1\);

-- Location: FF_X99_Y22_N9
\pulseGenerator|counter3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(1));

-- Location: LCCOMB_X99_Y22_N10
\pulseGenerator|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~2_combout\ = (\pulseGenerator|counter3\(2) & (!\pulseGenerator|Add2~1\)) # (!\pulseGenerator|counter3\(2) & ((\pulseGenerator|Add2~1\) # (GND)))
-- \pulseGenerator|Add2~3\ = CARRY((!\pulseGenerator|Add2~1\) # (!\pulseGenerator|counter3\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter3\(2),
	datad => VCC,
	cin => \pulseGenerator|Add2~1\,
	combout => \pulseGenerator|Add2~2_combout\,
	cout => \pulseGenerator|Add2~3\);

-- Location: FF_X99_Y22_N11
\pulseGenerator|counter3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(2));

-- Location: LCCOMB_X99_Y22_N12
\pulseGenerator|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~4_combout\ = (\pulseGenerator|counter3\(3) & (\pulseGenerator|Add2~3\ $ (GND))) # (!\pulseGenerator|counter3\(3) & (!\pulseGenerator|Add2~3\ & VCC))
-- \pulseGenerator|Add2~5\ = CARRY((\pulseGenerator|counter3\(3) & !\pulseGenerator|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter3\(3),
	datad => VCC,
	cin => \pulseGenerator|Add2~3\,
	combout => \pulseGenerator|Add2~4_combout\,
	cout => \pulseGenerator|Add2~5\);

-- Location: FF_X99_Y22_N13
\pulseGenerator|counter3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(3));

-- Location: LCCOMB_X99_Y22_N14
\pulseGenerator|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~6_combout\ = (\pulseGenerator|counter3\(4) & (!\pulseGenerator|Add2~5\)) # (!\pulseGenerator|counter3\(4) & ((\pulseGenerator|Add2~5\) # (GND)))
-- \pulseGenerator|Add2~7\ = CARRY((!\pulseGenerator|Add2~5\) # (!\pulseGenerator|counter3\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter3\(4),
	datad => VCC,
	cin => \pulseGenerator|Add2~5\,
	combout => \pulseGenerator|Add2~6_combout\,
	cout => \pulseGenerator|Add2~7\);

-- Location: FF_X99_Y22_N15
\pulseGenerator|counter3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(4));

-- Location: LCCOMB_X99_Y22_N16
\pulseGenerator|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~8_combout\ = (\pulseGenerator|counter3\(5) & (\pulseGenerator|Add2~7\ $ (GND))) # (!\pulseGenerator|counter3\(5) & (!\pulseGenerator|Add2~7\ & VCC))
-- \pulseGenerator|Add2~9\ = CARRY((\pulseGenerator|counter3\(5) & !\pulseGenerator|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter3\(5),
	datad => VCC,
	cin => \pulseGenerator|Add2~7\,
	combout => \pulseGenerator|Add2~8_combout\,
	cout => \pulseGenerator|Add2~9\);

-- Location: FF_X99_Y22_N17
\pulseGenerator|counter3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(5));

-- Location: LCCOMB_X99_Y22_N18
\pulseGenerator|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~10_combout\ = (\pulseGenerator|counter3\(6) & (!\pulseGenerator|Add2~9\)) # (!\pulseGenerator|counter3\(6) & ((\pulseGenerator|Add2~9\) # (GND)))
-- \pulseGenerator|Add2~11\ = CARRY((!\pulseGenerator|Add2~9\) # (!\pulseGenerator|counter3\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter3\(6),
	datad => VCC,
	cin => \pulseGenerator|Add2~9\,
	combout => \pulseGenerator|Add2~10_combout\,
	cout => \pulseGenerator|Add2~11\);

-- Location: LCCOMB_X98_Y21_N26
\pulseGenerator|counter3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter3~4_combout\ = (!\pulseGenerator|Equal3~8_combout\ & \pulseGenerator|Add2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|Equal3~8_combout\,
	datad => \pulseGenerator|Add2~10_combout\,
	combout => \pulseGenerator|counter3~4_combout\);

-- Location: FF_X98_Y21_N27
\pulseGenerator|counter3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(6));

-- Location: LCCOMB_X99_Y22_N20
\pulseGenerator|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~12_combout\ = (\pulseGenerator|counter3\(7) & (\pulseGenerator|Add2~11\ $ (GND))) # (!\pulseGenerator|counter3\(7) & (!\pulseGenerator|Add2~11\ & VCC))
-- \pulseGenerator|Add2~13\ = CARRY((\pulseGenerator|counter3\(7) & !\pulseGenerator|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter3\(7),
	datad => VCC,
	cin => \pulseGenerator|Add2~11\,
	combout => \pulseGenerator|Add2~12_combout\,
	cout => \pulseGenerator|Add2~13\);

-- Location: FF_X99_Y22_N21
\pulseGenerator|counter3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(7));

-- Location: LCCOMB_X99_Y22_N22
\pulseGenerator|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~14_combout\ = (\pulseGenerator|counter3\(8) & (!\pulseGenerator|Add2~13\)) # (!\pulseGenerator|counter3\(8) & ((\pulseGenerator|Add2~13\) # (GND)))
-- \pulseGenerator|Add2~15\ = CARRY((!\pulseGenerator|Add2~13\) # (!\pulseGenerator|counter3\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter3\(8),
	datad => VCC,
	cin => \pulseGenerator|Add2~13\,
	combout => \pulseGenerator|Add2~14_combout\,
	cout => \pulseGenerator|Add2~15\);

-- Location: LCCOMB_X98_Y21_N24
\pulseGenerator|counter3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter3~3_combout\ = (!\pulseGenerator|Equal3~8_combout\ & \pulseGenerator|Add2~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|Equal3~8_combout\,
	datad => \pulseGenerator|Add2~14_combout\,
	combout => \pulseGenerator|counter3~3_combout\);

-- Location: FF_X98_Y21_N25
\pulseGenerator|counter3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(8));

-- Location: LCCOMB_X99_Y22_N24
\pulseGenerator|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~16_combout\ = (\pulseGenerator|counter3\(9) & (\pulseGenerator|Add2~15\ $ (GND))) # (!\pulseGenerator|counter3\(9) & (!\pulseGenerator|Add2~15\ & VCC))
-- \pulseGenerator|Add2~17\ = CARRY((\pulseGenerator|counter3\(9) & !\pulseGenerator|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter3\(9),
	datad => VCC,
	cin => \pulseGenerator|Add2~15\,
	combout => \pulseGenerator|Add2~16_combout\,
	cout => \pulseGenerator|Add2~17\);

-- Location: LCCOMB_X98_Y21_N14
\pulseGenerator|counter3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter3~2_combout\ = (\pulseGenerator|Add2~16_combout\ & !\pulseGenerator|Equal3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pulseGenerator|Add2~16_combout\,
	datad => \pulseGenerator|Equal3~8_combout\,
	combout => \pulseGenerator|counter3~2_combout\);

-- Location: FF_X98_Y21_N15
\pulseGenerator|counter3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(9));

-- Location: LCCOMB_X99_Y22_N26
\pulseGenerator|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~18_combout\ = (\pulseGenerator|counter3\(10) & (!\pulseGenerator|Add2~17\)) # (!\pulseGenerator|counter3\(10) & ((\pulseGenerator|Add2~17\) # (GND)))
-- \pulseGenerator|Add2~19\ = CARRY((!\pulseGenerator|Add2~17\) # (!\pulseGenerator|counter3\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter3\(10),
	datad => VCC,
	cin => \pulseGenerator|Add2~17\,
	combout => \pulseGenerator|Add2~18_combout\,
	cout => \pulseGenerator|Add2~19\);

-- Location: FF_X99_Y22_N27
\pulseGenerator|counter3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add2~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(10));

-- Location: LCCOMB_X99_Y22_N28
\pulseGenerator|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~20_combout\ = (\pulseGenerator|counter3\(11) & (\pulseGenerator|Add2~19\ $ (GND))) # (!\pulseGenerator|counter3\(11) & (!\pulseGenerator|Add2~19\ & VCC))
-- \pulseGenerator|Add2~21\ = CARRY((\pulseGenerator|counter3\(11) & !\pulseGenerator|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter3\(11),
	datad => VCC,
	cin => \pulseGenerator|Add2~19\,
	combout => \pulseGenerator|Add2~20_combout\,
	cout => \pulseGenerator|Add2~21\);

-- Location: LCCOMB_X98_Y21_N0
\pulseGenerator|counter3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter3~1_combout\ = (!\pulseGenerator|Equal3~8_combout\ & \pulseGenerator|Add2~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|Equal3~8_combout\,
	datad => \pulseGenerator|Add2~20_combout\,
	combout => \pulseGenerator|counter3~1_combout\);

-- Location: FF_X98_Y21_N1
\pulseGenerator|counter3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(11));

-- Location: LCCOMB_X99_Y22_N30
\pulseGenerator|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~22_combout\ = (\pulseGenerator|counter3\(12) & (!\pulseGenerator|Add2~21\)) # (!\pulseGenerator|counter3\(12) & ((\pulseGenerator|Add2~21\) # (GND)))
-- \pulseGenerator|Add2~23\ = CARRY((!\pulseGenerator|Add2~21\) # (!\pulseGenerator|counter3\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter3\(12),
	datad => VCC,
	cin => \pulseGenerator|Add2~21\,
	combout => \pulseGenerator|Add2~22_combout\,
	cout => \pulseGenerator|Add2~23\);

-- Location: FF_X99_Y22_N31
\pulseGenerator|counter3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add2~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(12));

-- Location: LCCOMB_X99_Y21_N0
\pulseGenerator|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~24_combout\ = (\pulseGenerator|counter3\(13) & (\pulseGenerator|Add2~23\ $ (GND))) # (!\pulseGenerator|counter3\(13) & (!\pulseGenerator|Add2~23\ & VCC))
-- \pulseGenerator|Add2~25\ = CARRY((\pulseGenerator|counter3\(13) & !\pulseGenerator|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter3\(13),
	datad => VCC,
	cin => \pulseGenerator|Add2~23\,
	combout => \pulseGenerator|Add2~24_combout\,
	cout => \pulseGenerator|Add2~25\);

-- Location: FF_X99_Y21_N1
\pulseGenerator|counter3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add2~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(13));

-- Location: LCCOMB_X99_Y21_N2
\pulseGenerator|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~26_combout\ = (\pulseGenerator|counter3\(14) & (!\pulseGenerator|Add2~25\)) # (!\pulseGenerator|counter3\(14) & ((\pulseGenerator|Add2~25\) # (GND)))
-- \pulseGenerator|Add2~27\ = CARRY((!\pulseGenerator|Add2~25\) # (!\pulseGenerator|counter3\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter3\(14),
	datad => VCC,
	cin => \pulseGenerator|Add2~25\,
	combout => \pulseGenerator|Add2~26_combout\,
	cout => \pulseGenerator|Add2~27\);

-- Location: LCCOMB_X99_Y21_N26
\pulseGenerator|counter3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter3~0_combout\ = (!\pulseGenerator|Equal3~8_combout\ & \pulseGenerator|Add2~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|Equal3~8_combout\,
	datad => \pulseGenerator|Add2~26_combout\,
	combout => \pulseGenerator|counter3~0_combout\);

-- Location: FF_X99_Y21_N27
\pulseGenerator|counter3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(14));

-- Location: LCCOMB_X99_Y21_N4
\pulseGenerator|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~28_combout\ = (\pulseGenerator|counter3\(15) & (\pulseGenerator|Add2~27\ $ (GND))) # (!\pulseGenerator|counter3\(15) & (!\pulseGenerator|Add2~27\ & VCC))
-- \pulseGenerator|Add2~29\ = CARRY((\pulseGenerator|counter3\(15) & !\pulseGenerator|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter3\(15),
	datad => VCC,
	cin => \pulseGenerator|Add2~27\,
	combout => \pulseGenerator|Add2~28_combout\,
	cout => \pulseGenerator|Add2~29\);

-- Location: FF_X99_Y21_N5
\pulseGenerator|counter3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add2~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(15));

-- Location: LCCOMB_X99_Y21_N6
\pulseGenerator|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~30_combout\ = (\pulseGenerator|counter3\(16) & (!\pulseGenerator|Add2~29\)) # (!\pulseGenerator|counter3\(16) & ((\pulseGenerator|Add2~29\) # (GND)))
-- \pulseGenerator|Add2~31\ = CARRY((!\pulseGenerator|Add2~29\) # (!\pulseGenerator|counter3\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter3\(16),
	datad => VCC,
	cin => \pulseGenerator|Add2~29\,
	combout => \pulseGenerator|Add2~30_combout\,
	cout => \pulseGenerator|Add2~31\);

-- Location: FF_X99_Y21_N7
\pulseGenerator|counter3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add2~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(16));

-- Location: LCCOMB_X99_Y21_N8
\pulseGenerator|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~32_combout\ = (\pulseGenerator|counter3\(17) & (\pulseGenerator|Add2~31\ $ (GND))) # (!\pulseGenerator|counter3\(17) & (!\pulseGenerator|Add2~31\ & VCC))
-- \pulseGenerator|Add2~33\ = CARRY((\pulseGenerator|counter3\(17) & !\pulseGenerator|Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter3\(17),
	datad => VCC,
	cin => \pulseGenerator|Add2~31\,
	combout => \pulseGenerator|Add2~32_combout\,
	cout => \pulseGenerator|Add2~33\);

-- Location: FF_X99_Y21_N9
\pulseGenerator|counter3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add2~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(17));

-- Location: LCCOMB_X99_Y21_N10
\pulseGenerator|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~34_combout\ = (\pulseGenerator|counter3\(18) & (!\pulseGenerator|Add2~33\)) # (!\pulseGenerator|counter3\(18) & ((\pulseGenerator|Add2~33\) # (GND)))
-- \pulseGenerator|Add2~35\ = CARRY((!\pulseGenerator|Add2~33\) # (!\pulseGenerator|counter3\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter3\(18),
	datad => VCC,
	cin => \pulseGenerator|Add2~33\,
	combout => \pulseGenerator|Add2~34_combout\,
	cout => \pulseGenerator|Add2~35\);

-- Location: LCCOMB_X98_Y21_N16
\pulseGenerator|counter3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter3~5_combout\ = (\pulseGenerator|Add2~34_combout\ & !\pulseGenerator|Equal3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pulseGenerator|Add2~34_combout\,
	datad => \pulseGenerator|Equal3~8_combout\,
	combout => \pulseGenerator|counter3~5_combout\);

-- Location: FF_X98_Y21_N17
\pulseGenerator|counter3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter3~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(18));

-- Location: LCCOMB_X99_Y21_N12
\pulseGenerator|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~36_combout\ = (\pulseGenerator|counter3\(19) & (\pulseGenerator|Add2~35\ $ (GND))) # (!\pulseGenerator|counter3\(19) & (!\pulseGenerator|Add2~35\ & VCC))
-- \pulseGenerator|Add2~37\ = CARRY((\pulseGenerator|counter3\(19) & !\pulseGenerator|Add2~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter3\(19),
	datad => VCC,
	cin => \pulseGenerator|Add2~35\,
	combout => \pulseGenerator|Add2~36_combout\,
	cout => \pulseGenerator|Add2~37\);

-- Location: LCCOMB_X98_Y21_N6
\pulseGenerator|counter3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter3~6_combout\ = (\pulseGenerator|Add2~36_combout\ & !\pulseGenerator|Equal3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pulseGenerator|Add2~36_combout\,
	datad => \pulseGenerator|Equal3~8_combout\,
	combout => \pulseGenerator|counter3~6_combout\);

-- Location: FF_X98_Y21_N7
\pulseGenerator|counter3[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(19));

-- Location: LCCOMB_X99_Y21_N14
\pulseGenerator|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~38_combout\ = (\pulseGenerator|counter3\(20) & (!\pulseGenerator|Add2~37\)) # (!\pulseGenerator|counter3\(20) & ((\pulseGenerator|Add2~37\) # (GND)))
-- \pulseGenerator|Add2~39\ = CARRY((!\pulseGenerator|Add2~37\) # (!\pulseGenerator|counter3\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter3\(20),
	datad => VCC,
	cin => \pulseGenerator|Add2~37\,
	combout => \pulseGenerator|Add2~38_combout\,
	cout => \pulseGenerator|Add2~39\);

-- Location: FF_X99_Y21_N15
\pulseGenerator|counter3[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add2~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(20));

-- Location: LCCOMB_X99_Y21_N16
\pulseGenerator|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~40_combout\ = (\pulseGenerator|counter3\(21) & (\pulseGenerator|Add2~39\ $ (GND))) # (!\pulseGenerator|counter3\(21) & (!\pulseGenerator|Add2~39\ & VCC))
-- \pulseGenerator|Add2~41\ = CARRY((\pulseGenerator|counter3\(21) & !\pulseGenerator|Add2~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter3\(21),
	datad => VCC,
	cin => \pulseGenerator|Add2~39\,
	combout => \pulseGenerator|Add2~40_combout\,
	cout => \pulseGenerator|Add2~41\);

-- Location: FF_X99_Y21_N17
\pulseGenerator|counter3[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add2~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(21));

-- Location: LCCOMB_X99_Y21_N18
\pulseGenerator|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~42_combout\ = (\pulseGenerator|counter3\(22) & (!\pulseGenerator|Add2~41\)) # (!\pulseGenerator|counter3\(22) & ((\pulseGenerator|Add2~41\) # (GND)))
-- \pulseGenerator|Add2~43\ = CARRY((!\pulseGenerator|Add2~41\) # (!\pulseGenerator|counter3\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter3\(22),
	datad => VCC,
	cin => \pulseGenerator|Add2~41\,
	combout => \pulseGenerator|Add2~42_combout\,
	cout => \pulseGenerator|Add2~43\);

-- Location: LCCOMB_X99_Y21_N30
\pulseGenerator|counter3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|counter3~7_combout\ = (!\pulseGenerator|Equal3~8_combout\ & \pulseGenerator|Add2~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|Equal3~8_combout\,
	datad => \pulseGenerator|Add2~42_combout\,
	combout => \pulseGenerator|counter3~7_combout\);

-- Location: FF_X99_Y21_N31
\pulseGenerator|counter3[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|counter3~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(22));

-- Location: LCCOMB_X99_Y21_N20
\pulseGenerator|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~44_combout\ = (\pulseGenerator|counter3\(23) & (\pulseGenerator|Add2~43\ $ (GND))) # (!\pulseGenerator|counter3\(23) & (!\pulseGenerator|Add2~43\ & VCC))
-- \pulseGenerator|Add2~45\ = CARRY((\pulseGenerator|counter3\(23) & !\pulseGenerator|Add2~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|counter3\(23),
	datad => VCC,
	cin => \pulseGenerator|Add2~43\,
	combout => \pulseGenerator|Add2~44_combout\,
	cout => \pulseGenerator|Add2~45\);

-- Location: FF_X99_Y21_N21
\pulseGenerator|counter3[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add2~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(23));

-- Location: LCCOMB_X99_Y21_N22
\pulseGenerator|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~46_combout\ = (\pulseGenerator|counter3\(24) & (!\pulseGenerator|Add2~45\)) # (!\pulseGenerator|counter3\(24) & ((\pulseGenerator|Add2~45\) # (GND)))
-- \pulseGenerator|Add2~47\ = CARRY((!\pulseGenerator|Add2~45\) # (!\pulseGenerator|counter3\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter3\(24),
	datad => VCC,
	cin => \pulseGenerator|Add2~45\,
	combout => \pulseGenerator|Add2~46_combout\,
	cout => \pulseGenerator|Add2~47\);

-- Location: FF_X99_Y21_N23
\pulseGenerator|counter3[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add2~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(24));

-- Location: LCCOMB_X99_Y21_N24
\pulseGenerator|Add2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Add2~48_combout\ = \pulseGenerator|Add2~47\ $ (!\pulseGenerator|counter3\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \pulseGenerator|counter3\(25),
	cin => \pulseGenerator|Add2~47\,
	combout => \pulseGenerator|Add2~48_combout\);

-- Location: FF_X99_Y21_N25
\pulseGenerator|counter3[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|Add2~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|counter3\(25));

-- Location: LCCOMB_X98_Y21_N12
\pulseGenerator|Equal3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal3~7_combout\ = (\pulseGenerator|counter1\(0) & !\pulseGenerator|counter3\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pulseGenerator|counter1\(0),
	datad => \pulseGenerator|counter3\(25),
	combout => \pulseGenerator|Equal3~7_combout\);

-- Location: LCCOMB_X98_Y21_N18
\pulseGenerator|Equal3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal3~6_combout\ = (\pulseGenerator|counter3\(22) & (!\pulseGenerator|counter3\(24) & (!\pulseGenerator|counter3\(23) & !\pulseGenerator|counter3\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter3\(22),
	datab => \pulseGenerator|counter3\(24),
	datac => \pulseGenerator|counter3\(23),
	datad => \pulseGenerator|counter3\(21),
	combout => \pulseGenerator|Equal3~6_combout\);

-- Location: LCCOMB_X99_Y21_N28
\pulseGenerator|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal3~0_combout\ = (\pulseGenerator|counter3\(14) & (!\pulseGenerator|counter3\(17) & (!\pulseGenerator|counter3\(15) & !\pulseGenerator|counter3\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter3\(14),
	datab => \pulseGenerator|counter3\(17),
	datac => \pulseGenerator|counter3\(15),
	datad => \pulseGenerator|counter3\(16),
	combout => \pulseGenerator|Equal3~0_combout\);

-- Location: LCCOMB_X99_Y22_N2
\pulseGenerator|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal3~2_combout\ = (\pulseGenerator|counter3\(8) & (!\pulseGenerator|counter3\(7) & (!\pulseGenerator|counter3\(6) & \pulseGenerator|counter3\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter3\(8),
	datab => \pulseGenerator|counter3\(7),
	datac => \pulseGenerator|counter3\(6),
	datad => \pulseGenerator|counter3\(9),
	combout => \pulseGenerator|Equal3~2_combout\);

-- Location: LCCOMB_X99_Y22_N4
\pulseGenerator|Equal3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal3~3_combout\ = (\pulseGenerator|counter3\(2) & (\pulseGenerator|counter3\(5) & (\pulseGenerator|counter3\(4) & \pulseGenerator|counter3\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter3\(2),
	datab => \pulseGenerator|counter3\(5),
	datac => \pulseGenerator|counter3\(4),
	datad => \pulseGenerator|counter3\(3),
	combout => \pulseGenerator|Equal3~3_combout\);

-- Location: LCCOMB_X99_Y22_N0
\pulseGenerator|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal3~1_combout\ = (!\pulseGenerator|counter3\(10) & (!\pulseGenerator|counter3\(13) & (!\pulseGenerator|counter3\(12) & \pulseGenerator|counter3\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter3\(10),
	datab => \pulseGenerator|counter3\(13),
	datac => \pulseGenerator|counter3\(12),
	datad => \pulseGenerator|counter3\(11),
	combout => \pulseGenerator|Equal3~1_combout\);

-- Location: LCCOMB_X99_Y22_N6
\pulseGenerator|Equal3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal3~4_combout\ = (\pulseGenerator|Equal3~0_combout\ & (\pulseGenerator|Equal3~2_combout\ & (\pulseGenerator|Equal3~3_combout\ & \pulseGenerator|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|Equal3~0_combout\,
	datab => \pulseGenerator|Equal3~2_combout\,
	datac => \pulseGenerator|Equal3~3_combout\,
	datad => \pulseGenerator|Equal3~1_combout\,
	combout => \pulseGenerator|Equal3~4_combout\);

-- Location: LCCOMB_X98_Y21_N28
\pulseGenerator|Equal3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal3~5_combout\ = (\pulseGenerator|counter3\(19) & (\pulseGenerator|counter3\(18) & (!\pulseGenerator|counter3\(20) & \pulseGenerator|counter3\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|counter3\(19),
	datab => \pulseGenerator|counter3\(18),
	datac => \pulseGenerator|counter3\(20),
	datad => \pulseGenerator|counter3\(1),
	combout => \pulseGenerator|Equal3~5_combout\);

-- Location: LCCOMB_X98_Y21_N10
\pulseGenerator|Equal3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|Equal3~8_combout\ = (\pulseGenerator|Equal3~7_combout\ & (\pulseGenerator|Equal3~6_combout\ & (\pulseGenerator|Equal3~4_combout\ & \pulseGenerator|Equal3~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|Equal3~7_combout\,
	datab => \pulseGenerator|Equal3~6_combout\,
	datac => \pulseGenerator|Equal3~4_combout\,
	datad => \pulseGenerator|Equal3~5_combout\,
	combout => \pulseGenerator|Equal3~8_combout\);

-- Location: FF_X92_Y21_N1
\pulseGenerator|upDown3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \pulseGenerator|Equal3~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|upDown3~q\);

-- Location: LCCOMB_X97_Y21_N0
\pulseGenerator|times[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|times[0]~6_combout\ = \pulseGenerator|times\(0) $ (VCC)
-- \pulseGenerator|times[0]~7\ = CARRY(\pulseGenerator|times\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|times\(0),
	datad => VCC,
	combout => \pulseGenerator|times[0]~6_combout\,
	cout => \pulseGenerator|times[0]~7\);

-- Location: FF_X97_Y21_N1
\pulseGenerator|times[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|times[0]~6_combout\,
	ena => \pulseGenerator|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|times\(0));

-- Location: LCCOMB_X97_Y21_N2
\pulseGenerator|times[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|times[1]~8_combout\ = (\pulseGenerator|times\(1) & (!\pulseGenerator|times[0]~7\)) # (!\pulseGenerator|times\(1) & ((\pulseGenerator|times[0]~7\) # (GND)))
-- \pulseGenerator|times[1]~9\ = CARRY((!\pulseGenerator|times[0]~7\) # (!\pulseGenerator|times\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|times\(1),
	datad => VCC,
	cin => \pulseGenerator|times[0]~7\,
	combout => \pulseGenerator|times[1]~8_combout\,
	cout => \pulseGenerator|times[1]~9\);

-- Location: FF_X97_Y21_N3
\pulseGenerator|times[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|times[1]~8_combout\,
	ena => \pulseGenerator|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|times\(1));

-- Location: LCCOMB_X97_Y21_N4
\pulseGenerator|times[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|times[2]~10_combout\ = (\pulseGenerator|times\(2) & (\pulseGenerator|times[1]~9\ $ (GND))) # (!\pulseGenerator|times\(2) & (!\pulseGenerator|times[1]~9\ & VCC))
-- \pulseGenerator|times[2]~11\ = CARRY((\pulseGenerator|times\(2) & !\pulseGenerator|times[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|times\(2),
	datad => VCC,
	cin => \pulseGenerator|times[1]~9\,
	combout => \pulseGenerator|times[2]~10_combout\,
	cout => \pulseGenerator|times[2]~11\);

-- Location: FF_X97_Y21_N5
\pulseGenerator|times[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|times[2]~10_combout\,
	ena => \pulseGenerator|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|times\(2));

-- Location: LCCOMB_X97_Y21_N6
\pulseGenerator|times[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|times[3]~12_combout\ = (\pulseGenerator|times\(3) & (!\pulseGenerator|times[2]~11\)) # (!\pulseGenerator|times\(3) & ((\pulseGenerator|times[2]~11\) # (GND)))
-- \pulseGenerator|times[3]~13\ = CARRY((!\pulseGenerator|times[2]~11\) # (!\pulseGenerator|times\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|times\(3),
	datad => VCC,
	cin => \pulseGenerator|times[2]~11\,
	combout => \pulseGenerator|times[3]~12_combout\,
	cout => \pulseGenerator|times[3]~13\);

-- Location: FF_X97_Y21_N7
\pulseGenerator|times[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|times[3]~12_combout\,
	ena => \pulseGenerator|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|times\(3));

-- Location: LCCOMB_X97_Y21_N8
\pulseGenerator|times[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|times[4]~14_combout\ = (\pulseGenerator|times\(4) & (\pulseGenerator|times[3]~13\ $ (GND))) # (!\pulseGenerator|times\(4) & (!\pulseGenerator|times[3]~13\ & VCC))
-- \pulseGenerator|times[4]~15\ = CARRY((\pulseGenerator|times\(4) & !\pulseGenerator|times[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pulseGenerator|times\(4),
	datad => VCC,
	cin => \pulseGenerator|times[3]~13\,
	combout => \pulseGenerator|times[4]~14_combout\,
	cout => \pulseGenerator|times[4]~15\);

-- Location: FF_X97_Y21_N9
\pulseGenerator|times[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|times[4]~14_combout\,
	ena => \pulseGenerator|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|times\(4));

-- Location: LCCOMB_X97_Y21_N10
\pulseGenerator|times[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|times[5]~16_combout\ = \pulseGenerator|times[4]~15\ $ (\pulseGenerator|times\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \pulseGenerator|times\(5),
	cin => \pulseGenerator|times[4]~15\,
	combout => \pulseGenerator|times[5]~16_combout\);

-- Location: FF_X97_Y21_N11
\pulseGenerator|times[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|times[5]~16_combout\,
	ena => \pulseGenerator|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|times\(5));

-- Location: LCCOMB_X97_Y21_N24
\pulseGenerator|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|process_0~0_combout\ = (\pulseGenerator|times\(3) & (\pulseGenerator|times\(1) & (!\pulseGenerator|times\(2) & \pulseGenerator|times\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|times\(3),
	datab => \pulseGenerator|times\(1),
	datac => \pulseGenerator|times\(2),
	datad => \pulseGenerator|times\(0),
	combout => \pulseGenerator|process_0~0_combout\);

-- Location: LCCOMB_X96_Y21_N0
\pulseGenerator|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \pulseGenerator|process_0~1_combout\ = (\pulseGenerator|Equal0~8_combout\ & (\pulseGenerator|times\(5) & (\pulseGenerator|times\(4) & \pulseGenerator|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pulseGenerator|Equal0~8_combout\,
	datab => \pulseGenerator|times\(5),
	datac => \pulseGenerator|times\(4),
	datad => \pulseGenerator|process_0~0_combout\,
	combout => \pulseGenerator|process_0~1_combout\);

-- Location: FF_X96_Y21_N1
\pulseGenerator|upDown1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \pulseGenerator|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pulseGenerator|upDown1~q\);

-- Location: LCCOMB_X92_Y21_N0
\muxP|pulseOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxP|pulseOut~0_combout\ = (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\pulseGenerator|upDown3~q\)) # (!\SW[1]~input_o\ & ((\pulseGenerator|upDown1~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \pulseGenerator|upDown3~q\,
	datad => \pulseGenerator|upDown1~q\,
	combout => \muxP|pulseOut~0_combout\);

-- Location: LCCOMB_X92_Y21_N2
\muxP|pulseOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxP|pulseOut~2_combout\ = (\muxP|pulseOut~1_combout\) # (\muxP|pulseOut~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxP|pulseOut~1_combout\,
	datad => \muxP|pulseOut~0_combout\,
	combout => \muxP|pulseOut~2_combout\);

-- Location: LCCOMB_X92_Y21_N16
\clock24|hours_count[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|hours_count[5]~7_combout\ = (!\Debouncer0|s_pulsedOut~q\ & (!\Debouncer1|s_pulsedOut~q\ & ((\modeClk|mode\(0)) # (!\modeClk|mode\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \modeClk|mode\(1),
	datab => \modeClk|mode\(0),
	datac => \Debouncer0|s_pulsedOut~q\,
	datad => \Debouncer1|s_pulsedOut~q\,
	combout => \clock24|hours_count[5]~7_combout\);

-- Location: LCCOMB_X92_Y21_N28
\clock24|min_count[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|min_count[4]~3_combout\ = (!\modeClk|mode\(0) & (!\clock24|hours_count[5]~7_combout\ & ((\muxP|pulseOut~2_combout\) # (!\modeClk|mode\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \modeClk|mode\(0),
	datab => \muxP|pulseOut~2_combout\,
	datac => \modeClk|mode\(1),
	datad => \clock24|hours_count[5]~7_combout\,
	combout => \clock24|min_count[4]~3_combout\);

-- Location: FF_X103_Y27_N17
\clock24|min_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clock24|Add2~13_combout\,
	ena => \clock24|min_count[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock24|min_count\(0));

-- Location: LCCOMB_X103_Y27_N6
\clock24|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add2~2_combout\ = (\clock24|min_count\(1) & (!\clock24|Add2~1\)) # (!\clock24|min_count\(1) & ((\clock24|Add2~1\) # (GND)))
-- \clock24|Add2~3\ = CARRY((!\clock24|Add2~1\) # (!\clock24|min_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock24|min_count\(1),
	datad => VCC,
	cin => \clock24|Add2~1\,
	combout => \clock24|Add2~2_combout\,
	cout => \clock24|Add2~3\);

-- Location: LCCOMB_X102_Y27_N2
\clock24|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add3~2_combout\ = (\clock24|min_count\(1) & (\clock24|Add3~1\ & VCC)) # (!\clock24|min_count\(1) & (!\clock24|Add3~1\))
-- \clock24|Add3~3\ = CARRY((!\clock24|min_count\(1) & !\clock24|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|min_count\(1),
	datad => VCC,
	cin => \clock24|Add3~1\,
	combout => \clock24|Add3~2_combout\,
	cout => \clock24|Add3~3\);

-- Location: LCCOMB_X103_Y27_N30
\clock24|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add2~10_combout\ = (\clock24|hours_count[5]~3_combout\ & (\clock24|Add2~2_combout\)) # (!\clock24|hours_count[5]~3_combout\ & ((\clock24|Add3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|Add2~2_combout\,
	datac => \clock24|hours_count[5]~3_combout\,
	datad => \clock24|Add3~2_combout\,
	combout => \clock24|Add2~10_combout\);

-- Location: FF_X103_Y27_N31
\clock24|min_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clock24|Add2~10_combout\,
	ena => \clock24|min_count[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock24|min_count\(1));

-- Location: LCCOMB_X103_Y27_N10
\clock24|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add2~6_combout\ = (\clock24|min_count\(3) & (!\clock24|Add2~5\)) # (!\clock24|min_count\(3) & ((\clock24|Add2~5\) # (GND)))
-- \clock24|Add2~7\ = CARRY((!\clock24|Add2~5\) # (!\clock24|min_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|min_count\(3),
	datad => VCC,
	cin => \clock24|Add2~5\,
	combout => \clock24|Add2~6_combout\,
	cout => \clock24|Add2~7\);

-- Location: LCCOMB_X103_Y27_N12
\clock24|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add2~8_combout\ = (\clock24|min_count\(4) & (\clock24|Add2~7\ $ (GND))) # (!\clock24|min_count\(4) & (!\clock24|Add2~7\ & VCC))
-- \clock24|Add2~9\ = CARRY((\clock24|min_count\(4) & !\clock24|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock24|min_count\(4),
	datad => VCC,
	cin => \clock24|Add2~7\,
	combout => \clock24|Add2~8_combout\,
	cout => \clock24|Add2~9\);

-- Location: LCCOMB_X103_Y27_N0
\clock24|min_count[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|min_count[4]~1_combout\ = (\clock24|min_count[4]~0_combout\ & (\clock24|min_count\(0) & (\clock24|hours_count[5]~3_combout\ & \clock24|min_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|min_count[4]~0_combout\,
	datab => \clock24|min_count\(0),
	datac => \clock24|hours_count[5]~3_combout\,
	datad => \clock24|min_count\(1),
	combout => \clock24|min_count[4]~1_combout\);

-- Location: LCCOMB_X102_Y27_N4
\clock24|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add3~4_combout\ = (\clock24|min_count\(2) & ((GND) # (!\clock24|Add3~3\))) # (!\clock24|min_count\(2) & (\clock24|Add3~3\ $ (GND)))
-- \clock24|Add3~5\ = CARRY((\clock24|min_count\(2)) # (!\clock24|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock24|min_count\(2),
	datad => VCC,
	cin => \clock24|Add3~3\,
	combout => \clock24|Add3~4_combout\,
	cout => \clock24|Add3~5\);

-- Location: LCCOMB_X102_Y27_N6
\clock24|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add3~6_combout\ = (\clock24|min_count\(3) & (\clock24|Add3~5\ & VCC)) # (!\clock24|min_count\(3) & (!\clock24|Add3~5\))
-- \clock24|Add3~7\ = CARRY((!\clock24|min_count\(3) & !\clock24|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock24|min_count\(3),
	datad => VCC,
	cin => \clock24|Add3~5\,
	combout => \clock24|Add3~6_combout\,
	cout => \clock24|Add3~7\);

-- Location: LCCOMB_X102_Y27_N8
\clock24|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add3~8_combout\ = (\clock24|min_count\(4) & ((GND) # (!\clock24|Add3~7\))) # (!\clock24|min_count\(4) & (\clock24|Add3~7\ $ (GND)))
-- \clock24|Add3~9\ = CARRY((\clock24|min_count\(4)) # (!\clock24|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|min_count\(4),
	datad => VCC,
	cin => \clock24|Add3~7\,
	combout => \clock24|Add3~8_combout\,
	cout => \clock24|Add3~9\);

-- Location: LCCOMB_X103_Y27_N20
\clock24|min_count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|min_count~2_combout\ = (!\clock24|min_count[4]~1_combout\ & ((\clock24|hours_count[5]~3_combout\ & (\clock24|Add2~8_combout\)) # (!\clock24|hours_count[5]~3_combout\ & ((\clock24|Add3~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|Add2~8_combout\,
	datab => \clock24|min_count[4]~1_combout\,
	datac => \clock24|hours_count[5]~3_combout\,
	datad => \clock24|Add3~8_combout\,
	combout => \clock24|min_count~2_combout\);

-- Location: FF_X103_Y27_N21
\clock24|min_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clock24|min_count~2_combout\,
	ena => \clock24|min_count[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock24|min_count\(4));

-- Location: LCCOMB_X102_Y27_N10
\clock24|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add3~10_combout\ = \clock24|Add3~9\ $ (!\clock24|min_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \clock24|min_count\(5),
	cin => \clock24|Add3~9\,
	combout => \clock24|Add3~10_combout\);

-- Location: LCCOMB_X103_Y27_N14
\clock24|Add2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add2~11_combout\ = \clock24|Add2~9\ $ (\clock24|min_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \clock24|min_count\(5),
	cin => \clock24|Add2~9\,
	combout => \clock24|Add2~11_combout\);

-- Location: LCCOMB_X103_Y27_N28
\clock24|min_count~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|min_count~7_combout\ = (!\clock24|min_count[4]~1_combout\ & ((\clock24|hours_count[5]~3_combout\ & ((\clock24|Add2~11_combout\))) # (!\clock24|hours_count[5]~3_combout\ & (\clock24|Add3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|Add3~10_combout\,
	datab => \clock24|Add2~11_combout\,
	datac => \clock24|hours_count[5]~3_combout\,
	datad => \clock24|min_count[4]~1_combout\,
	combout => \clock24|min_count~7_combout\);

-- Location: FF_X103_Y27_N29
\clock24|min_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clock24|min_count~7_combout\,
	ena => \clock24|min_count[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock24|min_count\(5));

-- Location: LCCOMB_X102_Y27_N18
\clock24|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Equal6~0_combout\ = (!\clock24|min_count\(4) & (!\clock24|min_count\(5) & (!\clock24|min_count\(1) & !\clock24|min_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|min_count\(4),
	datab => \clock24|min_count\(5),
	datac => \clock24|min_count\(1),
	datad => \clock24|min_count\(2),
	combout => \clock24|Equal6~0_combout\);

-- Location: LCCOMB_X102_Y27_N28
\clock24|min_count~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|min_count~5_combout\ = (\clock24|Add3~4_combout\ & ((\clock24|min_count\(0)) # ((\clock24|min_count\(3)) # (!\clock24|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|min_count\(0),
	datab => \clock24|Equal6~0_combout\,
	datac => \clock24|Add3~4_combout\,
	datad => \clock24|min_count\(3),
	combout => \clock24|min_count~5_combout\);

-- Location: LCCOMB_X103_Y27_N8
\clock24|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add2~4_combout\ = (\clock24|min_count\(2) & (\clock24|Add2~3\ $ (GND))) # (!\clock24|min_count\(2) & (!\clock24|Add2~3\ & VCC))
-- \clock24|Add2~5\ = CARRY((\clock24|min_count\(2) & !\clock24|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock24|min_count\(2),
	datad => VCC,
	cin => \clock24|Add2~3\,
	combout => \clock24|Add2~4_combout\,
	cout => \clock24|Add2~5\);

-- Location: LCCOMB_X103_Y27_N24
\clock24|min_count~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|min_count~6_combout\ = (!\clock24|min_count[4]~1_combout\ & ((\clock24|hours_count[5]~3_combout\ & ((\clock24|Add2~4_combout\))) # (!\clock24|hours_count[5]~3_combout\ & (\clock24|min_count~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count[5]~3_combout\,
	datab => \clock24|min_count~5_combout\,
	datac => \clock24|Add2~4_combout\,
	datad => \clock24|min_count[4]~1_combout\,
	combout => \clock24|min_count~6_combout\);

-- Location: FF_X103_Y27_N25
\clock24|min_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clock24|min_count~6_combout\,
	ena => \clock24|min_count[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock24|min_count\(2));

-- Location: LCCOMB_X103_Y27_N22
\clock24|min_count~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|min_count~4_combout\ = (!\clock24|min_count[4]~1_combout\ & ((\clock24|hours_count[5]~3_combout\ & (\clock24|Add2~6_combout\)) # (!\clock24|hours_count[5]~3_combout\ & ((\clock24|Add3~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|Add2~6_combout\,
	datab => \clock24|Add3~6_combout\,
	datac => \clock24|hours_count[5]~3_combout\,
	datad => \clock24|min_count[4]~1_combout\,
	combout => \clock24|min_count~4_combout\);

-- Location: FF_X103_Y27_N23
\clock24|min_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clock24|min_count~4_combout\,
	ena => \clock24|min_count[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock24|min_count\(3));

-- Location: LCCOMB_X103_Y27_N18
\clock24|min_count[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|min_count[4]~0_combout\ = (\clock24|min_count\(3) & (\clock24|min_count\(4) & (\clock24|min_count\(5) & !\clock24|min_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|min_count\(3),
	datab => \clock24|min_count\(4),
	datac => \clock24|min_count\(5),
	datad => \clock24|min_count\(2),
	combout => \clock24|min_count[4]~0_combout\);

-- Location: LCCOMB_X92_Y21_N12
\clock24|hours_count~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|hours_count~8_combout\ = (\clock24|min_count\(0) & (\muxP|pulseOut~2_combout\ & (\clock24|min_count\(1) & \clock24|min_count[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|min_count\(0),
	datab => \muxP|pulseOut~2_combout\,
	datac => \clock24|min_count\(1),
	datad => \clock24|min_count[4]~0_combout\,
	combout => \clock24|hours_count~8_combout\);

-- Location: LCCOMB_X92_Y21_N30
\clock24|hours_count[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|hours_count[5]~9_combout\ = (\modeClk|mode\(1) & (!\clock24|hours_count[5]~7_combout\ & ((\clock24|hours_count~8_combout\) # (\modeClk|mode\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count~8_combout\,
	datab => \modeClk|mode\(0),
	datac => \modeClk|mode\(1),
	datad => \clock24|hours_count[5]~7_combout\,
	combout => \clock24|hours_count[5]~9_combout\);

-- Location: FF_X83_Y21_N3
\clock24|hours_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clock24|Add0~16_combout\,
	ena => \clock24|hours_count[5]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock24|hours_count\(0));

-- Location: LCCOMB_X84_Y21_N20
\clock24|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add0~2_combout\ = (\clock24|hours_count\(1) & (!\clock24|Add0~1\)) # (!\clock24|hours_count\(1) & ((\clock24|Add0~1\) # (GND)))
-- \clock24|Add0~3\ = CARRY((!\clock24|Add0~1\) # (!\clock24|hours_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(1),
	datad => VCC,
	cin => \clock24|Add0~1\,
	combout => \clock24|Add0~2_combout\,
	cout => \clock24|Add0~3\);

-- Location: LCCOMB_X84_Y21_N6
\clock24|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add1~2_combout\ = (\clock24|hours_count\(1) & (\clock24|Add1~1\ & VCC)) # (!\clock24|hours_count\(1) & (!\clock24|Add1~1\))
-- \clock24|Add1~3\ = CARRY((!\clock24|hours_count\(1) & !\clock24|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(1),
	datad => VCC,
	cin => \clock24|Add1~1\,
	combout => \clock24|Add1~2_combout\,
	cout => \clock24|Add1~3\);

-- Location: LCCOMB_X84_Y21_N0
\clock24|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add0~12_combout\ = (\clock24|hours_count[5]~3_combout\ & (\clock24|Add0~2_combout\)) # (!\clock24|hours_count[5]~3_combout\ & ((\clock24|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clock24|Add0~2_combout\,
	datac => \clock24|hours_count[5]~3_combout\,
	datad => \clock24|Add1~2_combout\,
	combout => \clock24|Add0~12_combout\);

-- Location: FF_X83_Y21_N9
\clock24|hours_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clock24|Add0~12_combout\,
	sload => VCC,
	ena => \clock24|hours_count[5]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock24|hours_count\(1));

-- Location: LCCOMB_X84_Y21_N8
\clock24|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add1~4_combout\ = (\clock24|hours_count\(2) & ((GND) # (!\clock24|Add1~3\))) # (!\clock24|hours_count\(2) & (\clock24|Add1~3\ $ (GND)))
-- \clock24|Add1~5\ = CARRY((\clock24|hours_count\(2)) # (!\clock24|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock24|hours_count\(2),
	datad => VCC,
	cin => \clock24|Add1~3\,
	combout => \clock24|Add1~4_combout\,
	cout => \clock24|Add1~5\);

-- Location: LCCOMB_X84_Y21_N22
\clock24|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add0~4_combout\ = (\clock24|hours_count\(2) & (\clock24|Add0~3\ $ (GND))) # (!\clock24|hours_count\(2) & (!\clock24|Add0~3\ & VCC))
-- \clock24|Add0~5\ = CARRY((\clock24|hours_count\(2) & !\clock24|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock24|hours_count\(2),
	datad => VCC,
	cin => \clock24|Add0~3\,
	combout => \clock24|Add0~4_combout\,
	cout => \clock24|Add0~5\);

-- Location: LCCOMB_X83_Y21_N30
\clock24|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add0~11_combout\ = (\clock24|hours_count[5]~3_combout\ & ((\clock24|Add0~4_combout\))) # (!\clock24|hours_count[5]~3_combout\ & (\clock24|Add1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count[5]~3_combout\,
	datac => \clock24|Add1~4_combout\,
	datad => \clock24|Add0~4_combout\,
	combout => \clock24|Add0~11_combout\);

-- Location: FF_X83_Y21_N31
\clock24|hours_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clock24|Add0~11_combout\,
	ena => \clock24|hours_count[5]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock24|hours_count\(2));

-- Location: LCCOMB_X84_Y21_N24
\clock24|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add0~6_combout\ = (\clock24|hours_count\(3) & (!\clock24|Add0~5\)) # (!\clock24|hours_count\(3) & ((\clock24|Add0~5\) # (GND)))
-- \clock24|Add0~7\ = CARRY((!\clock24|Add0~5\) # (!\clock24|hours_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock24|hours_count\(3),
	datad => VCC,
	cin => \clock24|Add0~5\,
	combout => \clock24|Add0~6_combout\,
	cout => \clock24|Add0~7\);

-- Location: LCCOMB_X84_Y21_N30
\clock24|hours_count~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|hours_count~11_combout\ = (\clock24|Add0~6_combout\ & ((\Debouncer1|s_pulsedOut~q\) # ((\modeClk|mode\(1) & !\modeClk|mode\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \modeClk|mode\(1),
	datab => \modeClk|mode\(0),
	datac => \Debouncer1|s_pulsedOut~q\,
	datad => \clock24|Add0~6_combout\,
	combout => \clock24|hours_count~11_combout\);

-- Location: LCCOMB_X84_Y21_N10
\clock24|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add1~6_combout\ = (\clock24|hours_count\(3) & (\clock24|Add1~5\ & VCC)) # (!\clock24|hours_count\(3) & (!\clock24|Add1~5\))
-- \clock24|Add1~7\ = CARRY((!\clock24|hours_count\(3) & !\clock24|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock24|hours_count\(3),
	datad => VCC,
	cin => \clock24|Add1~5\,
	combout => \clock24|Add1~6_combout\,
	cout => \clock24|Add1~7\);

-- Location: LCCOMB_X84_Y21_N26
\clock24|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add0~8_combout\ = (\clock24|hours_count\(4) & (\clock24|Add0~7\ $ (GND))) # (!\clock24|hours_count\(4) & (!\clock24|Add0~7\ & VCC))
-- \clock24|Add0~9\ = CARRY((\clock24|hours_count\(4) & !\clock24|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(4),
	datad => VCC,
	cin => \clock24|Add0~7\,
	combout => \clock24|Add0~8_combout\,
	cout => \clock24|Add0~9\);

-- Location: LCCOMB_X84_Y21_N28
\clock24|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add0~13_combout\ = \clock24|Add0~9\ $ (\clock24|hours_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \clock24|hours_count\(5),
	cin => \clock24|Add0~9\,
	combout => \clock24|Add0~13_combout\);

-- Location: LCCOMB_X84_Y21_N12
\clock24|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add1~8_combout\ = (\clock24|hours_count\(4) & ((GND) # (!\clock24|Add1~7\))) # (!\clock24|hours_count\(4) & (\clock24|Add1~7\ $ (GND)))
-- \clock24|Add1~9\ = CARRY((\clock24|hours_count\(4)) # (!\clock24|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(4),
	datad => VCC,
	cin => \clock24|Add1~7\,
	combout => \clock24|Add1~8_combout\,
	cout => \clock24|Add1~9\);

-- Location: LCCOMB_X84_Y21_N14
\clock24|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add1~10_combout\ = \clock24|Add1~9\ $ (!\clock24|hours_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \clock24|hours_count\(5),
	cin => \clock24|Add1~9\,
	combout => \clock24|Add1~10_combout\);

-- Location: LCCOMB_X89_Y21_N24
\clock24|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Equal3~0_combout\ = (!\clock24|hours_count\(2) & (!\clock24|hours_count\(4) & (!\clock24|hours_count\(1) & !\clock24|hours_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(2),
	datab => \clock24|hours_count\(4),
	datac => \clock24|hours_count\(1),
	datad => \clock24|hours_count\(5),
	combout => \clock24|Equal3~0_combout\);

-- Location: LCCOMB_X84_Y21_N2
\clock24|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add0~10_combout\ = (!\clock24|hours_count[5]~3_combout\ & (((\clock24|hours_count\(3)) # (\clock24|hours_count\(0))) # (!\clock24|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|Equal3~0_combout\,
	datab => \clock24|hours_count\(3),
	datac => \clock24|hours_count[5]~3_combout\,
	datad => \clock24|hours_count\(0),
	combout => \clock24|Add0~10_combout\);

-- Location: LCCOMB_X84_Y21_N16
\clock24|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|Add0~15_combout\ = (\clock24|hours_count[5]~3_combout\ & ((\clock24|Add0~13_combout\) # ((\clock24|Add1~10_combout\ & \clock24|Add0~10_combout\)))) # (!\clock24|hours_count[5]~3_combout\ & (((\clock24|Add1~10_combout\ & 
-- \clock24|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count[5]~3_combout\,
	datab => \clock24|Add0~13_combout\,
	datac => \clock24|Add1~10_combout\,
	datad => \clock24|Add0~10_combout\,
	combout => \clock24|Add0~15_combout\);

-- Location: FF_X84_Y21_N17
\clock24|hours_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clock24|Add0~15_combout\,
	ena => \clock24|hours_count[5]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock24|hours_count\(5));

-- Location: LCCOMB_X89_Y21_N12
\clock24|hours_count[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|hours_count[5]~2_combout\ = (\clock24|hours_count\(4) & !\clock24|hours_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clock24|hours_count\(4),
	datad => \clock24|hours_count\(5),
	combout => \clock24|hours_count[5]~2_combout\);

-- Location: LCCOMB_X83_Y21_N8
\clock24|hours_count[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|hours_count[5]~4_combout\ = (\clock24|hours_count[5]~2_combout\ & (\clock24|hours_count\(0) & (\clock24|hours_count\(1) & \clock24|hours_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count[5]~2_combout\,
	datab => \clock24|hours_count\(0),
	datac => \clock24|hours_count\(1),
	datad => \clock24|hours_count\(2),
	combout => \clock24|hours_count[5]~4_combout\);

-- Location: LCCOMB_X83_Y21_N12
\clock24|hours_count[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|hours_count[5]~5_combout\ = (\clock24|hours_count[5]~3_combout\ & (!\clock24|hours_count\(3) & \clock24|hours_count[5]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count[5]~3_combout\,
	datab => \clock24|hours_count\(3),
	datad => \clock24|hours_count[5]~4_combout\,
	combout => \clock24|hours_count[5]~5_combout\);

-- Location: LCCOMB_X83_Y21_N24
\clock24|hours_count~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|hours_count~10_combout\ = (!\clock24|hours_count[5]~5_combout\ & ((\clock24|hours_count~11_combout\) # ((\clock24|Add1~6_combout\ & \clock24|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count~11_combout\,
	datab => \clock24|Add1~6_combout\,
	datac => \clock24|hours_count[5]~5_combout\,
	datad => \clock24|Add0~10_combout\,
	combout => \clock24|hours_count~10_combout\);

-- Location: FF_X83_Y21_N25
\clock24|hours_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clock24|hours_count~10_combout\,
	ena => \clock24|hours_count[5]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock24|hours_count\(3));

-- Location: LCCOMB_X83_Y21_N10
\clock24|hours_count~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clock24|hours_count~6_combout\ = (!\clock24|hours_count[5]~5_combout\ & ((\clock24|hours_count[5]~3_combout\ & (\clock24|Add0~8_combout\)) # (!\clock24|hours_count[5]~3_combout\ & ((\clock24|Add1~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|Add0~8_combout\,
	datab => \clock24|Add1~8_combout\,
	datac => \clock24|hours_count[5]~5_combout\,
	datad => \clock24|hours_count[5]~3_combout\,
	combout => \clock24|hours_count~6_combout\);

-- Location: FF_X83_Y21_N11
\clock24|hours_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clock24|hours_count~6_combout\,
	ena => \clock24|hours_count[5]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock24|hours_count\(4));

-- Location: LCCOMB_X83_Y21_N16
\romRead|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \romRead|Mux1~0_combout\ = (\clock24|hours_count\(2) & (!\clock24|hours_count\(4) & (\clock24|hours_count\(0) $ (\clock24|hours_count\(1))))) # (!\clock24|hours_count\(2) & (((\clock24|hours_count\(1) & \clock24|hours_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(2),
	datab => \clock24|hours_count\(0),
	datac => \clock24|hours_count\(1),
	datad => \clock24|hours_count\(4),
	combout => \romRead|Mux1~0_combout\);

-- Location: LCCOMB_X82_Y23_N30
\clockTempMode|tempRef[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockTempMode|tempRef[8]~0_combout\ = (\romRead|Mux1~0_combout\ & ((\clock24|hours_count\(3) & (\changeTemp|tempFrezze\(8))) # (!\clock24|hours_count\(3) & ((\changeTemp|tempEconomy\(8)))))) # (!\romRead|Mux1~0_combout\ & (\changeTemp|tempFrezze\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \romRead|Mux1~0_combout\,
	datab => \changeTemp|tempFrezze\(8),
	datac => \changeTemp|tempEconomy\(8),
	datad => \clock24|hours_count\(3),
	combout => \clockTempMode|tempRef[8]~0_combout\);

-- Location: LCCOMB_X83_Y21_N18
\romRead|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \romRead|Mux0~0_combout\ = (\clock24|hours_count\(4) & (((!\clock24|hours_count\(2) & !\clock24|hours_count\(1))))) # (!\clock24|hours_count\(4) & (\clock24|hours_count\(0) & (\clock24|hours_count\(2) & \clock24|hours_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(4),
	datab => \clock24|hours_count\(0),
	datac => \clock24|hours_count\(2),
	datad => \clock24|hours_count\(1),
	combout => \romRead|Mux0~0_combout\);

-- Location: LCCOMB_X83_Y21_N4
\romRead|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \romRead|Mux0~1_combout\ = (\clock24|hours_count\(3)) # (\romRead|Mux0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clock24|hours_count\(3),
	datad => \romRead|Mux0~0_combout\,
	combout => \romRead|Mux0~1_combout\);

-- Location: LCCOMB_X83_Y21_N6
\romRead|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \romRead|Mux1~1_combout\ = (!\clock24|hours_count\(3) & \romRead|Mux1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clock24|hours_count\(3),
	datad => \romRead|Mux1~0_combout\,
	combout => \romRead|Mux1~1_combout\);

-- Location: LCCOMB_X82_Y22_N2
\changeTemp|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add0~0_combout\ = \changeTemp|tempComfort\(0) $ (VCC)
-- \changeTemp|Add0~1\ = CARRY(\changeTemp|tempComfort\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \changeTemp|tempComfort\(0),
	datad => VCC,
	combout => \changeTemp|Add0~0_combout\,
	cout => \changeTemp|Add0~1\);

-- Location: LCCOMB_X82_Y22_N24
\changeTemp|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Equal1~0_combout\ = (\tempMode|mode\(0) & (!\tempMode|mode\(1) & ((\Debouncer1|s_pulsedOut~q\) # (\Debouncer0|s_pulsedOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempMode|mode\(0),
	datab => \Debouncer1|s_pulsedOut~q\,
	datac => \tempMode|mode\(1),
	datad => \Debouncer0|s_pulsedOut~q\,
	combout => \changeTemp|Equal1~0_combout\);

-- Location: FF_X82_Y22_N3
\changeTemp|tempComfort[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|Add0~0_combout\,
	ena => \changeTemp|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempComfort\(0));

-- Location: LCCOMB_X82_Y22_N4
\changeTemp|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add0~2_combout\ = (\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempComfort\(1) & (!\changeTemp|Add0~1\)) # (!\changeTemp|tempComfort\(1) & ((\changeTemp|Add0~1\) # (GND))))) # (!\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempComfort\(1) & 
-- (\changeTemp|Add0~1\ & VCC)) # (!\changeTemp|tempComfort\(1) & (!\changeTemp|Add0~1\))))
-- \changeTemp|Add0~3\ = CARRY((\Debouncer1|s_pulsedOut~q\ & ((!\changeTemp|Add0~1\) # (!\changeTemp|tempComfort\(1)))) # (!\Debouncer1|s_pulsedOut~q\ & (!\changeTemp|tempComfort\(1) & !\changeTemp|Add0~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_pulsedOut~q\,
	datab => \changeTemp|tempComfort\(1),
	datad => VCC,
	cin => \changeTemp|Add0~1\,
	combout => \changeTemp|Add0~2_combout\,
	cout => \changeTemp|Add0~3\);

-- Location: FF_X82_Y22_N5
\changeTemp|tempComfort[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|Add0~2_combout\,
	ena => \changeTemp|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempComfort\(1));

-- Location: LCCOMB_X82_Y22_N6
\changeTemp|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add0~4_combout\ = ((\Debouncer1|s_pulsedOut~q\ $ (\changeTemp|tempComfort\(2) $ (\changeTemp|Add0~3\)))) # (GND)
-- \changeTemp|Add0~5\ = CARRY((\Debouncer1|s_pulsedOut~q\ & (\changeTemp|tempComfort\(2) & !\changeTemp|Add0~3\)) # (!\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempComfort\(2)) # (!\changeTemp|Add0~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_pulsedOut~q\,
	datab => \changeTemp|tempComfort\(2),
	datad => VCC,
	cin => \changeTemp|Add0~3\,
	combout => \changeTemp|Add0~4_combout\,
	cout => \changeTemp|Add0~5\);

-- Location: FF_X82_Y22_N7
\changeTemp|tempComfort[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|Add0~4_combout\,
	ena => \changeTemp|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempComfort\(2));

-- Location: LCCOMB_X82_Y22_N8
\changeTemp|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add0~6_combout\ = (\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempComfort\(3) & ((\changeTemp|Add0~5\) # (GND))) # (!\changeTemp|tempComfort\(3) & (!\changeTemp|Add0~5\)))) # (!\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempComfort\(3) & 
-- (!\changeTemp|Add0~5\)) # (!\changeTemp|tempComfort\(3) & (\changeTemp|Add0~5\ & VCC))))
-- \changeTemp|Add0~7\ = CARRY((\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempComfort\(3)) # (!\changeTemp|Add0~5\))) # (!\Debouncer1|s_pulsedOut~q\ & (\changeTemp|tempComfort\(3) & !\changeTemp|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_pulsedOut~q\,
	datab => \changeTemp|tempComfort\(3),
	datad => VCC,
	cin => \changeTemp|Add0~5\,
	combout => \changeTemp|Add0~6_combout\,
	cout => \changeTemp|Add0~7\);

-- Location: LCCOMB_X82_Y22_N30
\changeTemp|tempComfort[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|tempComfort[3]~2_combout\ = !\changeTemp|Add0~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \changeTemp|Add0~6_combout\,
	combout => \changeTemp|tempComfort[3]~2_combout\);

-- Location: FF_X82_Y22_N31
\changeTemp|tempComfort[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|tempComfort[3]~2_combout\,
	ena => \changeTemp|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempComfort\(3));

-- Location: LCCOMB_X82_Y22_N10
\changeTemp|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add0~8_combout\ = ((\changeTemp|tempComfort\(4) $ (\Debouncer1|s_pulsedOut~q\ $ (\changeTemp|Add0~7\)))) # (GND)
-- \changeTemp|Add0~9\ = CARRY((\changeTemp|tempComfort\(4) & ((!\changeTemp|Add0~7\) # (!\Debouncer1|s_pulsedOut~q\))) # (!\changeTemp|tempComfort\(4) & (!\Debouncer1|s_pulsedOut~q\ & !\changeTemp|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempComfort\(4),
	datab => \Debouncer1|s_pulsedOut~q\,
	datad => VCC,
	cin => \changeTemp|Add0~7\,
	combout => \changeTemp|Add0~8_combout\,
	cout => \changeTemp|Add0~9\);

-- Location: FF_X82_Y22_N11
\changeTemp|tempComfort[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|Add0~8_combout\,
	ena => \changeTemp|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempComfort\(4));

-- Location: LCCOMB_X82_Y22_N12
\changeTemp|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add0~10_combout\ = (\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempComfort\(5) & (!\changeTemp|Add0~9\)) # (!\changeTemp|tempComfort\(5) & ((\changeTemp|Add0~9\) # (GND))))) # (!\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempComfort\(5) & 
-- (\changeTemp|Add0~9\ & VCC)) # (!\changeTemp|tempComfort\(5) & (!\changeTemp|Add0~9\))))
-- \changeTemp|Add0~11\ = CARRY((\Debouncer1|s_pulsedOut~q\ & ((!\changeTemp|Add0~9\) # (!\changeTemp|tempComfort\(5)))) # (!\Debouncer1|s_pulsedOut~q\ & (!\changeTemp|tempComfort\(5) & !\changeTemp|Add0~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_pulsedOut~q\,
	datab => \changeTemp|tempComfort\(5),
	datad => VCC,
	cin => \changeTemp|Add0~9\,
	combout => \changeTemp|Add0~10_combout\,
	cout => \changeTemp|Add0~11\);

-- Location: FF_X82_Y22_N13
\changeTemp|tempComfort[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|Add0~10_combout\,
	ena => \changeTemp|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempComfort\(5));

-- Location: LCCOMB_X82_Y22_N14
\changeTemp|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add0~12_combout\ = ((\changeTemp|tempComfort\(6) $ (\Debouncer1|s_pulsedOut~q\ $ (!\changeTemp|Add0~11\)))) # (GND)
-- \changeTemp|Add0~13\ = CARRY((\changeTemp|tempComfort\(6) & (!\Debouncer1|s_pulsedOut~q\ & !\changeTemp|Add0~11\)) # (!\changeTemp|tempComfort\(6) & ((!\changeTemp|Add0~11\) # (!\Debouncer1|s_pulsedOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempComfort\(6),
	datab => \Debouncer1|s_pulsedOut~q\,
	datad => VCC,
	cin => \changeTemp|Add0~11\,
	combout => \changeTemp|Add0~12_combout\,
	cout => \changeTemp|Add0~13\);

-- Location: LCCOMB_X82_Y22_N26
\changeTemp|tempComfort[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|tempComfort[6]~1_combout\ = !\changeTemp|Add0~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \changeTemp|Add0~12_combout\,
	combout => \changeTemp|tempComfort[6]~1_combout\);

-- Location: FF_X82_Y22_N27
\changeTemp|tempComfort[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|tempComfort[6]~1_combout\,
	ena => \changeTemp|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempComfort\(6));

-- Location: LCCOMB_X82_Y22_N16
\changeTemp|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add0~14_combout\ = (\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempComfort\(7) & ((\changeTemp|Add0~13\) # (GND))) # (!\changeTemp|tempComfort\(7) & (!\changeTemp|Add0~13\)))) # (!\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempComfort\(7) & 
-- (!\changeTemp|Add0~13\)) # (!\changeTemp|tempComfort\(7) & (\changeTemp|Add0~13\ & VCC))))
-- \changeTemp|Add0~15\ = CARRY((\Debouncer1|s_pulsedOut~q\ & ((\changeTemp|tempComfort\(7)) # (!\changeTemp|Add0~13\))) # (!\Debouncer1|s_pulsedOut~q\ & (\changeTemp|tempComfort\(7) & !\changeTemp|Add0~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_pulsedOut~q\,
	datab => \changeTemp|tempComfort\(7),
	datad => VCC,
	cin => \changeTemp|Add0~13\,
	combout => \changeTemp|Add0~14_combout\,
	cout => \changeTemp|Add0~15\);

-- Location: LCCOMB_X82_Y22_N0
\changeTemp|tempComfort[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|tempComfort[7]~0_combout\ = !\changeTemp|Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \changeTemp|Add0~14_combout\,
	combout => \changeTemp|tempComfort[7]~0_combout\);

-- Location: FF_X82_Y22_N1
\changeTemp|tempComfort[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|tempComfort[7]~0_combout\,
	ena => \changeTemp|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempComfort\(7));

-- Location: LCCOMB_X82_Y22_N18
\changeTemp|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \changeTemp|Add0~16_combout\ = \Debouncer1|s_pulsedOut~q\ $ (\changeTemp|Add0~15\ $ (\changeTemp|tempComfort\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debouncer1|s_pulsedOut~q\,
	datad => \changeTemp|tempComfort\(8),
	cin => \changeTemp|Add0~15\,
	combout => \changeTemp|Add0~16_combout\);

-- Location: FF_X82_Y22_N19
\changeTemp|tempComfort[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \changeTemp|Add0~16_combout\,
	ena => \changeTemp|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \changeTemp|tempComfort\(8));

-- Location: LCCOMB_X82_Y23_N8
\clockTempMode|tempRef[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockTempMode|tempRef[8]~1_combout\ = (\romRead|Mux0~1_combout\ & (((!\romRead|Mux1~1_combout\ & \changeTemp|tempComfort\(8))))) # (!\romRead|Mux0~1_combout\ & (\clockTempMode|tempRef[8]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockTempMode|tempRef[8]~0_combout\,
	datab => \romRead|Mux0~1_combout\,
	datac => \romRead|Mux1~1_combout\,
	datad => \changeTemp|tempComfort\(8),
	combout => \clockTempMode|tempRef[8]~1_combout\);

-- Location: LCCOMB_X83_Y22_N2
\clockTempMode|tempRef[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockTempMode|tempRef[7]~2_combout\ = (\clock24|hours_count\(3) & (\changeTemp|tempFrezze\(7))) # (!\clock24|hours_count\(3) & ((\romRead|Mux1~0_combout\ & ((!\changeTemp|tempEconomy\(7)))) # (!\romRead|Mux1~0_combout\ & (\changeTemp|tempFrezze\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempFrezze\(7),
	datab => \changeTemp|tempEconomy\(7),
	datac => \clock24|hours_count\(3),
	datad => \romRead|Mux1~0_combout\,
	combout => \clockTempMode|tempRef[7]~2_combout\);

-- Location: LCCOMB_X83_Y23_N6
\clockTempMode|tempRef[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockTempMode|tempRef[7]~3_combout\ = (\romRead|Mux0~1_combout\ & (!\romRead|Mux1~1_combout\ & (!\changeTemp|tempComfort\(7)))) # (!\romRead|Mux0~1_combout\ & (((\clockTempMode|tempRef[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \romRead|Mux0~1_combout\,
	datab => \romRead|Mux1~1_combout\,
	datac => \changeTemp|tempComfort\(7),
	datad => \clockTempMode|tempRef[7]~2_combout\,
	combout => \clockTempMode|tempRef[7]~3_combout\);

-- Location: LCCOMB_X83_Y23_N28
\clockTempMode|tempRef[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockTempMode|tempRef[6]~4_combout\ = (\clock24|hours_count\(3) & (\changeTemp|tempFrezze\(6))) # (!\clock24|hours_count\(3) & ((\romRead|Mux1~0_combout\ & ((\changeTemp|tempEconomy\(6)))) # (!\romRead|Mux1~0_combout\ & (\changeTemp|tempFrezze\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(3),
	datab => \changeTemp|tempFrezze\(6),
	datac => \romRead|Mux1~0_combout\,
	datad => \changeTemp|tempEconomy\(6),
	combout => \clockTempMode|tempRef[6]~4_combout\);

-- Location: LCCOMB_X83_Y23_N2
\clockTempMode|tempRef[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockTempMode|tempRef[6]~5_combout\ = (\romRead|Mux0~1_combout\ & (!\changeTemp|tempComfort\(6) & (!\romRead|Mux1~1_combout\))) # (!\romRead|Mux0~1_combout\ & (((\clockTempMode|tempRef[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \romRead|Mux0~1_combout\,
	datab => \changeTemp|tempComfort\(6),
	datac => \romRead|Mux1~1_combout\,
	datad => \clockTempMode|tempRef[6]~4_combout\,
	combout => \clockTempMode|tempRef[6]~5_combout\);

-- Location: LCCOMB_X83_Y23_N4
\clockTempMode|tempRef[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockTempMode|tempRef[5]~6_combout\ = (\romRead|Mux1~0_combout\ & ((\clock24|hours_count\(3) & (!\changeTemp|tempFrezze\(5))) # (!\clock24|hours_count\(3) & ((!\changeTemp|tempEconomy\(5)))))) # (!\romRead|Mux1~0_combout\ & (!\changeTemp|tempFrezze\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempFrezze\(5),
	datab => \changeTemp|tempEconomy\(5),
	datac => \romRead|Mux1~0_combout\,
	datad => \clock24|hours_count\(3),
	combout => \clockTempMode|tempRef[5]~6_combout\);

-- Location: LCCOMB_X83_Y23_N26
\clockTempMode|tempRef[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockTempMode|tempRef[5]~7_combout\ = (\romRead|Mux0~1_combout\ & (\changeTemp|tempComfort\(5) & ((!\romRead|Mux1~1_combout\)))) # (!\romRead|Mux0~1_combout\ & (((\clockTempMode|tempRef[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \romRead|Mux0~1_combout\,
	datab => \changeTemp|tempComfort\(5),
	datac => \clockTempMode|tempRef[5]~6_combout\,
	datad => \romRead|Mux1~1_combout\,
	combout => \clockTempMode|tempRef[5]~7_combout\);

-- Location: LCCOMB_X83_Y23_N0
\clockTempMode|tempRef[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockTempMode|tempRef[4]~8_combout\ = (\romRead|Mux1~0_combout\ & ((\clock24|hours_count\(3) & ((\changeTemp|tempFrezze\(4)))) # (!\clock24|hours_count\(3) & (\changeTemp|tempEconomy\(4))))) # (!\romRead|Mux1~0_combout\ & 
-- (((\changeTemp|tempFrezze\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempEconomy\(4),
	datab => \changeTemp|tempFrezze\(4),
	datac => \romRead|Mux1~0_combout\,
	datad => \clock24|hours_count\(3),
	combout => \clockTempMode|tempRef[4]~8_combout\);

-- Location: LCCOMB_X83_Y23_N30
\clockTempMode|tempRef[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockTempMode|tempRef[4]~9_combout\ = (\romRead|Mux0~1_combout\ & (\changeTemp|tempComfort\(4) & (!\romRead|Mux1~1_combout\))) # (!\romRead|Mux0~1_combout\ & (((\clockTempMode|tempRef[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempComfort\(4),
	datab => \romRead|Mux1~1_combout\,
	datac => \romRead|Mux0~1_combout\,
	datad => \clockTempMode|tempRef[4]~8_combout\,
	combout => \clockTempMode|tempRef[4]~9_combout\);

-- Location: LCCOMB_X82_Y23_N28
\clockTempMode|tempRef[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockTempMode|tempRef[3]~10_combout\ = (\clock24|hours_count\(3) & (!\changeTemp|tempFrezze\(3))) # (!\clock24|hours_count\(3) & ((\romRead|Mux1~0_combout\ & ((\changeTemp|tempEconomy\(3)))) # (!\romRead|Mux1~0_combout\ & (!\changeTemp|tempFrezze\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempFrezze\(3),
	datab => \changeTemp|tempEconomy\(3),
	datac => \clock24|hours_count\(3),
	datad => \romRead|Mux1~0_combout\,
	combout => \clockTempMode|tempRef[3]~10_combout\);

-- Location: LCCOMB_X82_Y23_N6
\clockTempMode|tempRef[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockTempMode|tempRef[3]~11_combout\ = (\romRead|Mux0~1_combout\ & (!\changeTemp|tempComfort\(3) & ((!\romRead|Mux1~1_combout\)))) # (!\romRead|Mux0~1_combout\ & (((\clockTempMode|tempRef[3]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempComfort\(3),
	datab => \clockTempMode|tempRef[3]~10_combout\,
	datac => \romRead|Mux1~1_combout\,
	datad => \romRead|Mux0~1_combout\,
	combout => \clockTempMode|tempRef[3]~11_combout\);

-- Location: LCCOMB_X83_Y21_N28
\clockTempMode|tempRef[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockTempMode|tempRef[2]~12_combout\ = (\clock24|hours_count\(3) & (((\changeTemp|tempFrezze\(2))))) # (!\clock24|hours_count\(3) & ((\romRead|Mux1~0_combout\ & (\changeTemp|tempEconomy\(2))) # (!\romRead|Mux1~0_combout\ & 
-- ((\changeTemp|tempFrezze\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempEconomy\(2),
	datab => \clock24|hours_count\(3),
	datac => \changeTemp|tempFrezze\(2),
	datad => \romRead|Mux1~0_combout\,
	combout => \clockTempMode|tempRef[2]~12_combout\);

-- Location: LCCOMB_X83_Y21_N22
\clockTempMode|tempRef[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockTempMode|tempRef[2]~13_combout\ = (\romRead|Mux0~1_combout\ & (\changeTemp|tempComfort\(2) & ((!\romRead|Mux1~1_combout\)))) # (!\romRead|Mux0~1_combout\ & (((\clockTempMode|tempRef[2]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempComfort\(2),
	datab => \clockTempMode|tempRef[2]~12_combout\,
	datac => \romRead|Mux0~1_combout\,
	datad => \romRead|Mux1~1_combout\,
	combout => \clockTempMode|tempRef[2]~13_combout\);

-- Location: LCCOMB_X83_Y21_N0
\clockTempMode|tempRef[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockTempMode|tempRef[1]~14_combout\ = (\clock24|hours_count\(3) & (((\changeTemp|tempFrezze\(1))))) # (!\clock24|hours_count\(3) & ((\romRead|Mux1~0_combout\ & (\changeTemp|tempEconomy\(1))) # (!\romRead|Mux1~0_combout\ & 
-- ((\changeTemp|tempFrezze\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempEconomy\(1),
	datab => \clock24|hours_count\(3),
	datac => \changeTemp|tempFrezze\(1),
	datad => \romRead|Mux1~0_combout\,
	combout => \clockTempMode|tempRef[1]~14_combout\);

-- Location: LCCOMB_X83_Y21_N26
\clockTempMode|tempRef[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockTempMode|tempRef[1]~15_combout\ = (\romRead|Mux0~1_combout\ & (\changeTemp|tempComfort\(1) & ((!\romRead|Mux1~1_combout\)))) # (!\romRead|Mux0~1_combout\ & (((\clockTempMode|tempRef[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempComfort\(1),
	datab => \clockTempMode|tempRef[1]~14_combout\,
	datac => \romRead|Mux0~1_combout\,
	datad => \romRead|Mux1~1_combout\,
	combout => \clockTempMode|tempRef[1]~15_combout\);

-- Location: LCCOMB_X83_Y21_N20
\clockTempMode|tempRef[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockTempMode|tempRef[0]~16_combout\ = (\clock24|hours_count\(3) & (\changeTemp|tempFrezze\(0))) # (!\clock24|hours_count\(3) & ((\romRead|Mux1~0_combout\ & ((\changeTemp|tempEconomy\(0)))) # (!\romRead|Mux1~0_combout\ & (\changeTemp|tempFrezze\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempFrezze\(0),
	datab => \clock24|hours_count\(3),
	datac => \changeTemp|tempEconomy\(0),
	datad => \romRead|Mux1~0_combout\,
	combout => \clockTempMode|tempRef[0]~16_combout\);

-- Location: LCCOMB_X83_Y21_N14
\clockTempMode|tempRef[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockTempMode|tempRef[0]~17_combout\ = (\romRead|Mux0~1_combout\ & (\changeTemp|tempComfort\(0) & ((!\romRead|Mux1~1_combout\)))) # (!\romRead|Mux0~1_combout\ & (((\clockTempMode|tempRef[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempComfort\(0),
	datab => \clockTempMode|tempRef[0]~16_combout\,
	datac => \romRead|Mux0~1_combout\,
	datad => \romRead|Mux1~1_combout\,
	combout => \clockTempMode|tempRef[0]~17_combout\);

-- Location: LCCOMB_X82_Y23_N10
\histerese|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|Add1~0_combout\ = \clockTempMode|tempRef[0]~17_combout\ $ (VCC)
-- \histerese|Add1~1\ = CARRY(\clockTempMode|tempRef[0]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockTempMode|tempRef[0]~17_combout\,
	datad => VCC,
	combout => \histerese|Add1~0_combout\,
	cout => \histerese|Add1~1\);

-- Location: LCCOMB_X82_Y23_N12
\histerese|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|Add1~2_combout\ = (\clockTempMode|tempRef[1]~15_combout\ & (\histerese|Add1~1\ & VCC)) # (!\clockTempMode|tempRef[1]~15_combout\ & (!\histerese|Add1~1\))
-- \histerese|Add1~3\ = CARRY((!\clockTempMode|tempRef[1]~15_combout\ & !\histerese|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockTempMode|tempRef[1]~15_combout\,
	datad => VCC,
	cin => \histerese|Add1~1\,
	combout => \histerese|Add1~2_combout\,
	cout => \histerese|Add1~3\);

-- Location: LCCOMB_X82_Y23_N14
\histerese|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|Add1~4_combout\ = (\clockTempMode|tempRef[2]~13_combout\ & (\histerese|Add1~3\ $ (GND))) # (!\clockTempMode|tempRef[2]~13_combout\ & (!\histerese|Add1~3\ & VCC))
-- \histerese|Add1~5\ = CARRY((\clockTempMode|tempRef[2]~13_combout\ & !\histerese|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockTempMode|tempRef[2]~13_combout\,
	datad => VCC,
	cin => \histerese|Add1~3\,
	combout => \histerese|Add1~4_combout\,
	cout => \histerese|Add1~5\);

-- Location: LCCOMB_X82_Y23_N16
\histerese|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|Add1~6_combout\ = (\clockTempMode|tempRef[3]~11_combout\ & (\histerese|Add1~5\ & VCC)) # (!\clockTempMode|tempRef[3]~11_combout\ & (!\histerese|Add1~5\))
-- \histerese|Add1~7\ = CARRY((!\clockTempMode|tempRef[3]~11_combout\ & !\histerese|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockTempMode|tempRef[3]~11_combout\,
	datad => VCC,
	cin => \histerese|Add1~5\,
	combout => \histerese|Add1~6_combout\,
	cout => \histerese|Add1~7\);

-- Location: LCCOMB_X82_Y23_N18
\histerese|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|Add1~8_combout\ = (\clockTempMode|tempRef[4]~9_combout\ & ((GND) # (!\histerese|Add1~7\))) # (!\clockTempMode|tempRef[4]~9_combout\ & (\histerese|Add1~7\ $ (GND)))
-- \histerese|Add1~9\ = CARRY((\clockTempMode|tempRef[4]~9_combout\) # (!\histerese|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockTempMode|tempRef[4]~9_combout\,
	datad => VCC,
	cin => \histerese|Add1~7\,
	combout => \histerese|Add1~8_combout\,
	cout => \histerese|Add1~9\);

-- Location: LCCOMB_X82_Y23_N20
\histerese|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|Add1~10_combout\ = (\clockTempMode|tempRef[5]~7_combout\ & (\histerese|Add1~9\ & VCC)) # (!\clockTempMode|tempRef[5]~7_combout\ & (!\histerese|Add1~9\))
-- \histerese|Add1~11\ = CARRY((!\clockTempMode|tempRef[5]~7_combout\ & !\histerese|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockTempMode|tempRef[5]~7_combout\,
	datad => VCC,
	cin => \histerese|Add1~9\,
	combout => \histerese|Add1~10_combout\,
	cout => \histerese|Add1~11\);

-- Location: LCCOMB_X82_Y23_N22
\histerese|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|Add1~12_combout\ = (\clockTempMode|tempRef[6]~5_combout\ & ((GND) # (!\histerese|Add1~11\))) # (!\clockTempMode|tempRef[6]~5_combout\ & (\histerese|Add1~11\ $ (GND)))
-- \histerese|Add1~13\ = CARRY((\clockTempMode|tempRef[6]~5_combout\) # (!\histerese|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockTempMode|tempRef[6]~5_combout\,
	datad => VCC,
	cin => \histerese|Add1~11\,
	combout => \histerese|Add1~12_combout\,
	cout => \histerese|Add1~13\);

-- Location: LCCOMB_X82_Y23_N24
\histerese|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|Add1~14_combout\ = (\clockTempMode|tempRef[7]~3_combout\ & (\histerese|Add1~13\ & VCC)) # (!\clockTempMode|tempRef[7]~3_combout\ & (!\histerese|Add1~13\))
-- \histerese|Add1~15\ = CARRY((!\clockTempMode|tempRef[7]~3_combout\ & !\histerese|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockTempMode|tempRef[7]~3_combout\,
	datad => VCC,
	cin => \histerese|Add1~13\,
	combout => \histerese|Add1~14_combout\,
	cout => \histerese|Add1~15\);

-- Location: LCCOMB_X82_Y23_N26
\histerese|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|Add1~16_combout\ = \clockTempMode|tempRef[8]~1_combout\ $ (\histerese|Add1~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockTempMode|tempRef[8]~1_combout\,
	cin => \histerese|Add1~15\,
	combout => \histerese|Add1~16_combout\);

-- Location: LCCOMB_X84_Y22_N14
\ambiente|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambiente|Add0~0_combout\ = \ambiente|s_tempAmb\(0) $ (VCC)
-- \ambiente|Add0~1\ = CARRY(\ambiente|s_tempAmb\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambiente|s_tempAmb\(0),
	datad => VCC,
	combout => \ambiente|Add0~0_combout\,
	cout => \ambiente|Add0~1\);

-- Location: LCCOMB_X84_Y22_N10
\ambiente|s_countOff~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambiente|s_countOff~0_combout\ = \ambiente|s_countOff~q\ $ (((!\histerese|s_led~q\ & ((\muxP|pulseOut~0_combout\) # (\muxP|pulseOut~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxP|pulseOut~0_combout\,
	datab => \muxP|pulseOut~1_combout\,
	datac => \ambiente|s_countOff~q\,
	datad => \histerese|s_led~q\,
	combout => \ambiente|s_countOff~0_combout\);

-- Location: FF_X84_Y22_N11
\ambiente|s_countOff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ambiente|s_countOff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ambiente|s_countOff~q\);

-- Location: LCCOMB_X84_Y22_N4
\ambiente|s_tempAmb[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambiente|s_tempAmb[8]~0_combout\ = (\ambiente|s_countOff~q\ & ((\muxP|pulseOut~1_combout\) # ((\muxP|pulseOut~0_combout\)))) # (!\ambiente|s_countOff~q\ & (\histerese|s_led~q\ & ((\muxP|pulseOut~1_combout\) # (\muxP|pulseOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambiente|s_countOff~q\,
	datab => \muxP|pulseOut~1_combout\,
	datac => \muxP|pulseOut~0_combout\,
	datad => \histerese|s_led~q\,
	combout => \ambiente|s_tempAmb[8]~0_combout\);

-- Location: FF_X84_Y22_N15
\ambiente|s_tempAmb[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ambiente|Add0~0_combout\,
	ena => \ambiente|s_tempAmb[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ambiente|s_tempAmb\(0));

-- Location: LCCOMB_X84_Y22_N16
\ambiente|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambiente|Add0~2_combout\ = (\histerese|s_led~q\ & ((\ambiente|s_tempAmb\(1) & (!\ambiente|Add0~1\)) # (!\ambiente|s_tempAmb\(1) & ((\ambiente|Add0~1\) # (GND))))) # (!\histerese|s_led~q\ & ((\ambiente|s_tempAmb\(1) & (\ambiente|Add0~1\ & VCC)) # 
-- (!\ambiente|s_tempAmb\(1) & (!\ambiente|Add0~1\))))
-- \ambiente|Add0~3\ = CARRY((\histerese|s_led~q\ & ((!\ambiente|Add0~1\) # (!\ambiente|s_tempAmb\(1)))) # (!\histerese|s_led~q\ & (!\ambiente|s_tempAmb\(1) & !\ambiente|Add0~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \histerese|s_led~q\,
	datab => \ambiente|s_tempAmb\(1),
	datad => VCC,
	cin => \ambiente|Add0~1\,
	combout => \ambiente|Add0~2_combout\,
	cout => \ambiente|Add0~3\);

-- Location: FF_X84_Y22_N17
\ambiente|s_tempAmb[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ambiente|Add0~2_combout\,
	ena => \ambiente|s_tempAmb[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ambiente|s_tempAmb\(1));

-- Location: LCCOMB_X84_Y22_N18
\ambiente|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambiente|Add0~4_combout\ = ((\histerese|s_led~q\ $ (\ambiente|s_tempAmb\(2) $ (!\ambiente|Add0~3\)))) # (GND)
-- \ambiente|Add0~5\ = CARRY((\histerese|s_led~q\ & (!\ambiente|s_tempAmb\(2) & !\ambiente|Add0~3\)) # (!\histerese|s_led~q\ & ((!\ambiente|Add0~3\) # (!\ambiente|s_tempAmb\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \histerese|s_led~q\,
	datab => \ambiente|s_tempAmb\(2),
	datad => VCC,
	cin => \ambiente|Add0~3\,
	combout => \ambiente|Add0~4_combout\,
	cout => \ambiente|Add0~5\);

-- Location: LCCOMB_X84_Y22_N2
\ambiente|s_tempAmb[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambiente|s_tempAmb[2]~3_combout\ = !\ambiente|Add0~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ambiente|Add0~4_combout\,
	combout => \ambiente|s_tempAmb[2]~3_combout\);

-- Location: FF_X84_Y22_N3
\ambiente|s_tempAmb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ambiente|s_tempAmb[2]~3_combout\,
	ena => \ambiente|s_tempAmb[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ambiente|s_tempAmb\(2));

-- Location: LCCOMB_X84_Y22_N20
\ambiente|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambiente|Add0~6_combout\ = (\histerese|s_led~q\ & ((\ambiente|s_tempAmb\(3) & (!\ambiente|Add0~5\)) # (!\ambiente|s_tempAmb\(3) & ((\ambiente|Add0~5\) # (GND))))) # (!\histerese|s_led~q\ & ((\ambiente|s_tempAmb\(3) & (\ambiente|Add0~5\ & VCC)) # 
-- (!\ambiente|s_tempAmb\(3) & (!\ambiente|Add0~5\))))
-- \ambiente|Add0~7\ = CARRY((\histerese|s_led~q\ & ((!\ambiente|Add0~5\) # (!\ambiente|s_tempAmb\(3)))) # (!\histerese|s_led~q\ & (!\ambiente|s_tempAmb\(3) & !\ambiente|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \histerese|s_led~q\,
	datab => \ambiente|s_tempAmb\(3),
	datad => VCC,
	cin => \ambiente|Add0~5\,
	combout => \ambiente|Add0~6_combout\,
	cout => \ambiente|Add0~7\);

-- Location: FF_X84_Y22_N21
\ambiente|s_tempAmb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ambiente|Add0~6_combout\,
	ena => \ambiente|s_tempAmb[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ambiente|s_tempAmb\(3));

-- Location: LCCOMB_X84_Y22_N22
\ambiente|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambiente|Add0~8_combout\ = ((\histerese|s_led~q\ $ (\ambiente|s_tempAmb\(4) $ (\ambiente|Add0~7\)))) # (GND)
-- \ambiente|Add0~9\ = CARRY((\histerese|s_led~q\ & (\ambiente|s_tempAmb\(4) & !\ambiente|Add0~7\)) # (!\histerese|s_led~q\ & ((\ambiente|s_tempAmb\(4)) # (!\ambiente|Add0~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \histerese|s_led~q\,
	datab => \ambiente|s_tempAmb\(4),
	datad => VCC,
	cin => \ambiente|Add0~7\,
	combout => \ambiente|Add0~8_combout\,
	cout => \ambiente|Add0~9\);

-- Location: FF_X84_Y22_N23
\ambiente|s_tempAmb[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ambiente|Add0~8_combout\,
	ena => \ambiente|s_tempAmb[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ambiente|s_tempAmb\(4));

-- Location: LCCOMB_X84_Y22_N24
\ambiente|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambiente|Add0~10_combout\ = (\histerese|s_led~q\ & ((\ambiente|s_tempAmb\(5) & ((\ambiente|Add0~9\) # (GND))) # (!\ambiente|s_tempAmb\(5) & (!\ambiente|Add0~9\)))) # (!\histerese|s_led~q\ & ((\ambiente|s_tempAmb\(5) & (!\ambiente|Add0~9\)) # 
-- (!\ambiente|s_tempAmb\(5) & (\ambiente|Add0~9\ & VCC))))
-- \ambiente|Add0~11\ = CARRY((\histerese|s_led~q\ & ((\ambiente|s_tempAmb\(5)) # (!\ambiente|Add0~9\))) # (!\histerese|s_led~q\ & (\ambiente|s_tempAmb\(5) & !\ambiente|Add0~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \histerese|s_led~q\,
	datab => \ambiente|s_tempAmb\(5),
	datad => VCC,
	cin => \ambiente|Add0~9\,
	combout => \ambiente|Add0~10_combout\,
	cout => \ambiente|Add0~11\);

-- Location: LCCOMB_X84_Y22_N6
\ambiente|s_tempAmb[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambiente|s_tempAmb[5]~2_combout\ = !\ambiente|Add0~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ambiente|Add0~10_combout\,
	combout => \ambiente|s_tempAmb[5]~2_combout\);

-- Location: FF_X84_Y22_N7
\ambiente|s_tempAmb[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ambiente|s_tempAmb[5]~2_combout\,
	ena => \ambiente|s_tempAmb[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ambiente|s_tempAmb\(5));

-- Location: LCCOMB_X84_Y22_N26
\ambiente|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambiente|Add0~12_combout\ = ((\histerese|s_led~q\ $ (\ambiente|s_tempAmb\(6) $ (!\ambiente|Add0~11\)))) # (GND)
-- \ambiente|Add0~13\ = CARRY((\histerese|s_led~q\ & (!\ambiente|s_tempAmb\(6) & !\ambiente|Add0~11\)) # (!\histerese|s_led~q\ & ((!\ambiente|Add0~11\) # (!\ambiente|s_tempAmb\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \histerese|s_led~q\,
	datab => \ambiente|s_tempAmb\(6),
	datad => VCC,
	cin => \ambiente|Add0~11\,
	combout => \ambiente|Add0~12_combout\,
	cout => \ambiente|Add0~13\);

-- Location: LCCOMB_X84_Y22_N0
\ambiente|s_tempAmb[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambiente|s_tempAmb[6]~1_combout\ = !\ambiente|Add0~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambiente|Add0~12_combout\,
	combout => \ambiente|s_tempAmb[6]~1_combout\);

-- Location: FF_X84_Y22_N1
\ambiente|s_tempAmb[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ambiente|s_tempAmb[6]~1_combout\,
	ena => \ambiente|s_tempAmb[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ambiente|s_tempAmb\(6));

-- Location: LCCOMB_X84_Y22_N28
\ambiente|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambiente|Add0~14_combout\ = (\histerese|s_led~q\ & ((\ambiente|s_tempAmb\(7) & (!\ambiente|Add0~13\)) # (!\ambiente|s_tempAmb\(7) & ((\ambiente|Add0~13\) # (GND))))) # (!\histerese|s_led~q\ & ((\ambiente|s_tempAmb\(7) & (\ambiente|Add0~13\ & VCC)) # 
-- (!\ambiente|s_tempAmb\(7) & (!\ambiente|Add0~13\))))
-- \ambiente|Add0~15\ = CARRY((\histerese|s_led~q\ & ((!\ambiente|Add0~13\) # (!\ambiente|s_tempAmb\(7)))) # (!\histerese|s_led~q\ & (!\ambiente|s_tempAmb\(7) & !\ambiente|Add0~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \histerese|s_led~q\,
	datab => \ambiente|s_tempAmb\(7),
	datad => VCC,
	cin => \ambiente|Add0~13\,
	combout => \ambiente|Add0~14_combout\,
	cout => \ambiente|Add0~15\);

-- Location: FF_X84_Y22_N29
\ambiente|s_tempAmb[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ambiente|Add0~14_combout\,
	ena => \ambiente|s_tempAmb[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ambiente|s_tempAmb\(7));

-- Location: LCCOMB_X85_Y23_N6
\histerese|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|LessThan1~1_cout\ = CARRY((!\histerese|Add1~0_combout\ & \ambiente|s_tempAmb\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \histerese|Add1~0_combout\,
	datab => \ambiente|s_tempAmb\(0),
	datad => VCC,
	cout => \histerese|LessThan1~1_cout\);

-- Location: LCCOMB_X85_Y23_N8
\histerese|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|LessThan1~3_cout\ = CARRY((\ambiente|s_tempAmb\(1) & (\histerese|Add1~2_combout\ & !\histerese|LessThan1~1_cout\)) # (!\ambiente|s_tempAmb\(1) & ((\histerese|Add1~2_combout\) # (!\histerese|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambiente|s_tempAmb\(1),
	datab => \histerese|Add1~2_combout\,
	datad => VCC,
	cin => \histerese|LessThan1~1_cout\,
	cout => \histerese|LessThan1~3_cout\);

-- Location: LCCOMB_X85_Y23_N10
\histerese|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|LessThan1~5_cout\ = CARRY((\histerese|Add1~4_combout\ & (!\ambiente|s_tempAmb\(2) & !\histerese|LessThan1~3_cout\)) # (!\histerese|Add1~4_combout\ & ((!\histerese|LessThan1~3_cout\) # (!\ambiente|s_tempAmb\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \histerese|Add1~4_combout\,
	datab => \ambiente|s_tempAmb\(2),
	datad => VCC,
	cin => \histerese|LessThan1~3_cout\,
	cout => \histerese|LessThan1~5_cout\);

-- Location: LCCOMB_X85_Y23_N12
\histerese|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|LessThan1~7_cout\ = CARRY((\histerese|Add1~6_combout\ & ((!\histerese|LessThan1~5_cout\) # (!\ambiente|s_tempAmb\(3)))) # (!\histerese|Add1~6_combout\ & (!\ambiente|s_tempAmb\(3) & !\histerese|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \histerese|Add1~6_combout\,
	datab => \ambiente|s_tempAmb\(3),
	datad => VCC,
	cin => \histerese|LessThan1~5_cout\,
	cout => \histerese|LessThan1~7_cout\);

-- Location: LCCOMB_X85_Y23_N14
\histerese|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|LessThan1~9_cout\ = CARRY((\histerese|Add1~8_combout\ & (\ambiente|s_tempAmb\(4) & !\histerese|LessThan1~7_cout\)) # (!\histerese|Add1~8_combout\ & ((\ambiente|s_tempAmb\(4)) # (!\histerese|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \histerese|Add1~8_combout\,
	datab => \ambiente|s_tempAmb\(4),
	datad => VCC,
	cin => \histerese|LessThan1~7_cout\,
	cout => \histerese|LessThan1~9_cout\);

-- Location: LCCOMB_X85_Y23_N16
\histerese|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|LessThan1~11_cout\ = CARRY((\ambiente|s_tempAmb\(5) & ((\histerese|Add1~10_combout\) # (!\histerese|LessThan1~9_cout\))) # (!\ambiente|s_tempAmb\(5) & (\histerese|Add1~10_combout\ & !\histerese|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambiente|s_tempAmb\(5),
	datab => \histerese|Add1~10_combout\,
	datad => VCC,
	cin => \histerese|LessThan1~9_cout\,
	cout => \histerese|LessThan1~11_cout\);

-- Location: LCCOMB_X85_Y23_N18
\histerese|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|LessThan1~13_cout\ = CARRY((\ambiente|s_tempAmb\(6) & (!\histerese|Add1~12_combout\ & !\histerese|LessThan1~11_cout\)) # (!\ambiente|s_tempAmb\(6) & ((!\histerese|LessThan1~11_cout\) # (!\histerese|Add1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambiente|s_tempAmb\(6),
	datab => \histerese|Add1~12_combout\,
	datad => VCC,
	cin => \histerese|LessThan1~11_cout\,
	cout => \histerese|LessThan1~13_cout\);

-- Location: LCCOMB_X85_Y23_N20
\histerese|LessThan1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|LessThan1~15_cout\ = CARRY((\histerese|Add1~14_combout\ & ((!\histerese|LessThan1~13_cout\) # (!\ambiente|s_tempAmb\(7)))) # (!\histerese|Add1~14_combout\ & (!\ambiente|s_tempAmb\(7) & !\histerese|LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \histerese|Add1~14_combout\,
	datab => \ambiente|s_tempAmb\(7),
	datad => VCC,
	cin => \histerese|LessThan1~13_cout\,
	cout => \histerese|LessThan1~15_cout\);

-- Location: LCCOMB_X85_Y23_N22
\histerese|LessThan1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|LessThan1~16_combout\ = (\ambiente|s_tempAmb\(8) & ((!\histerese|Add1~16_combout\) # (!\histerese|LessThan1~15_cout\))) # (!\ambiente|s_tempAmb\(8) & (!\histerese|LessThan1~15_cout\ & !\histerese|Add1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambiente|s_tempAmb\(8),
	datad => \histerese|Add1~16_combout\,
	cin => \histerese|LessThan1~15_cout\,
	combout => \histerese|LessThan1~16_combout\);

-- Location: LCCOMB_X83_Y23_N8
\histerese|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|Add0~0_combout\ = (\clockTempMode|tempRef[1]~15_combout\ & (\clockTempMode|tempRef[0]~17_combout\ $ (VCC))) # (!\clockTempMode|tempRef[1]~15_combout\ & (\clockTempMode|tempRef[0]~17_combout\ & VCC))
-- \histerese|Add0~1\ = CARRY((\clockTempMode|tempRef[1]~15_combout\ & \clockTempMode|tempRef[0]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockTempMode|tempRef[1]~15_combout\,
	datab => \clockTempMode|tempRef[0]~17_combout\,
	datad => VCC,
	combout => \histerese|Add0~0_combout\,
	cout => \histerese|Add0~1\);

-- Location: LCCOMB_X83_Y23_N10
\histerese|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|Add0~2_combout\ = (\clockTempMode|tempRef[2]~13_combout\ & (\histerese|Add0~1\ & VCC)) # (!\clockTempMode|tempRef[2]~13_combout\ & (!\histerese|Add0~1\))
-- \histerese|Add0~3\ = CARRY((!\clockTempMode|tempRef[2]~13_combout\ & !\histerese|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockTempMode|tempRef[2]~13_combout\,
	datad => VCC,
	cin => \histerese|Add0~1\,
	combout => \histerese|Add0~2_combout\,
	cout => \histerese|Add0~3\);

-- Location: LCCOMB_X83_Y23_N12
\histerese|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|Add0~4_combout\ = (\clockTempMode|tempRef[3]~11_combout\ & (\histerese|Add0~3\ $ (GND))) # (!\clockTempMode|tempRef[3]~11_combout\ & (!\histerese|Add0~3\ & VCC))
-- \histerese|Add0~5\ = CARRY((\clockTempMode|tempRef[3]~11_combout\ & !\histerese|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockTempMode|tempRef[3]~11_combout\,
	datad => VCC,
	cin => \histerese|Add0~3\,
	combout => \histerese|Add0~4_combout\,
	cout => \histerese|Add0~5\);

-- Location: LCCOMB_X83_Y23_N14
\histerese|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|Add0~6_combout\ = (\clockTempMode|tempRef[4]~9_combout\ & (!\histerese|Add0~5\)) # (!\clockTempMode|tempRef[4]~9_combout\ & ((\histerese|Add0~5\) # (GND)))
-- \histerese|Add0~7\ = CARRY((!\histerese|Add0~5\) # (!\clockTempMode|tempRef[4]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockTempMode|tempRef[4]~9_combout\,
	datad => VCC,
	cin => \histerese|Add0~5\,
	combout => \histerese|Add0~6_combout\,
	cout => \histerese|Add0~7\);

-- Location: LCCOMB_X83_Y23_N16
\histerese|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|Add0~8_combout\ = (\clockTempMode|tempRef[5]~7_combout\ & (\histerese|Add0~7\ $ (GND))) # (!\clockTempMode|tempRef[5]~7_combout\ & (!\histerese|Add0~7\ & VCC))
-- \histerese|Add0~9\ = CARRY((\clockTempMode|tempRef[5]~7_combout\ & !\histerese|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockTempMode|tempRef[5]~7_combout\,
	datad => VCC,
	cin => \histerese|Add0~7\,
	combout => \histerese|Add0~8_combout\,
	cout => \histerese|Add0~9\);

-- Location: LCCOMB_X83_Y23_N18
\histerese|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|Add0~10_combout\ = (\clockTempMode|tempRef[6]~5_combout\ & (!\histerese|Add0~9\)) # (!\clockTempMode|tempRef[6]~5_combout\ & ((\histerese|Add0~9\) # (GND)))
-- \histerese|Add0~11\ = CARRY((!\histerese|Add0~9\) # (!\clockTempMode|tempRef[6]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockTempMode|tempRef[6]~5_combout\,
	datad => VCC,
	cin => \histerese|Add0~9\,
	combout => \histerese|Add0~10_combout\,
	cout => \histerese|Add0~11\);

-- Location: LCCOMB_X83_Y23_N20
\histerese|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|Add0~12_combout\ = (\clockTempMode|tempRef[7]~3_combout\ & (\histerese|Add0~11\ $ (GND))) # (!\clockTempMode|tempRef[7]~3_combout\ & (!\histerese|Add0~11\ & VCC))
-- \histerese|Add0~13\ = CARRY((\clockTempMode|tempRef[7]~3_combout\ & !\histerese|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockTempMode|tempRef[7]~3_combout\,
	datad => VCC,
	cin => \histerese|Add0~11\,
	combout => \histerese|Add0~12_combout\,
	cout => \histerese|Add0~13\);

-- Location: LCCOMB_X83_Y23_N22
\histerese|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|Add0~14_combout\ = \clockTempMode|tempRef[8]~1_combout\ $ (\histerese|Add0~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockTempMode|tempRef[8]~1_combout\,
	cin => \histerese|Add0~13\,
	combout => \histerese|Add0~14_combout\);

-- Location: LCCOMB_X84_Y23_N12
\histerese|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|LessThan0~1_cout\ = CARRY((!\clockTempMode|tempRef[0]~17_combout\ & !\ambiente|s_tempAmb\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockTempMode|tempRef[0]~17_combout\,
	datab => \ambiente|s_tempAmb\(0),
	datad => VCC,
	cout => \histerese|LessThan0~1_cout\);

-- Location: LCCOMB_X84_Y23_N14
\histerese|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|LessThan0~3_cout\ = CARRY((\histerese|Add0~0_combout\ & (\ambiente|s_tempAmb\(1) & !\histerese|LessThan0~1_cout\)) # (!\histerese|Add0~0_combout\ & ((\ambiente|s_tempAmb\(1)) # (!\histerese|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \histerese|Add0~0_combout\,
	datab => \ambiente|s_tempAmb\(1),
	datad => VCC,
	cin => \histerese|LessThan0~1_cout\,
	cout => \histerese|LessThan0~3_cout\);

-- Location: LCCOMB_X84_Y23_N16
\histerese|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|LessThan0~5_cout\ = CARRY((\histerese|Add0~2_combout\ & ((\ambiente|s_tempAmb\(2)) # (!\histerese|LessThan0~3_cout\))) # (!\histerese|Add0~2_combout\ & (\ambiente|s_tempAmb\(2) & !\histerese|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \histerese|Add0~2_combout\,
	datab => \ambiente|s_tempAmb\(2),
	datad => VCC,
	cin => \histerese|LessThan0~3_cout\,
	cout => \histerese|LessThan0~5_cout\);

-- Location: LCCOMB_X84_Y23_N18
\histerese|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|LessThan0~7_cout\ = CARRY((\histerese|Add0~4_combout\ & (\ambiente|s_tempAmb\(3) & !\histerese|LessThan0~5_cout\)) # (!\histerese|Add0~4_combout\ & ((\ambiente|s_tempAmb\(3)) # (!\histerese|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \histerese|Add0~4_combout\,
	datab => \ambiente|s_tempAmb\(3),
	datad => VCC,
	cin => \histerese|LessThan0~5_cout\,
	cout => \histerese|LessThan0~7_cout\);

-- Location: LCCOMB_X84_Y23_N20
\histerese|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|LessThan0~9_cout\ = CARRY((\histerese|Add0~6_combout\ & ((!\histerese|LessThan0~7_cout\) # (!\ambiente|s_tempAmb\(4)))) # (!\histerese|Add0~6_combout\ & (!\ambiente|s_tempAmb\(4) & !\histerese|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \histerese|Add0~6_combout\,
	datab => \ambiente|s_tempAmb\(4),
	datad => VCC,
	cin => \histerese|LessThan0~7_cout\,
	cout => \histerese|LessThan0~9_cout\);

-- Location: LCCOMB_X84_Y23_N22
\histerese|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|LessThan0~11_cout\ = CARRY((\histerese|Add0~8_combout\ & (!\ambiente|s_tempAmb\(5) & !\histerese|LessThan0~9_cout\)) # (!\histerese|Add0~8_combout\ & ((!\histerese|LessThan0~9_cout\) # (!\ambiente|s_tempAmb\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \histerese|Add0~8_combout\,
	datab => \ambiente|s_tempAmb\(5),
	datad => VCC,
	cin => \histerese|LessThan0~9_cout\,
	cout => \histerese|LessThan0~11_cout\);

-- Location: LCCOMB_X84_Y23_N24
\histerese|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|LessThan0~13_cout\ = CARRY((\ambiente|s_tempAmb\(6) & ((\histerese|Add0~10_combout\) # (!\histerese|LessThan0~11_cout\))) # (!\ambiente|s_tempAmb\(6) & (\histerese|Add0~10_combout\ & !\histerese|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambiente|s_tempAmb\(6),
	datab => \histerese|Add0~10_combout\,
	datad => VCC,
	cin => \histerese|LessThan0~11_cout\,
	cout => \histerese|LessThan0~13_cout\);

-- Location: LCCOMB_X84_Y23_N26
\histerese|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|LessThan0~15_cout\ = CARRY((\ambiente|s_tempAmb\(7) & ((!\histerese|LessThan0~13_cout\) # (!\histerese|Add0~12_combout\))) # (!\ambiente|s_tempAmb\(7) & (!\histerese|Add0~12_combout\ & !\histerese|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambiente|s_tempAmb\(7),
	datab => \histerese|Add0~12_combout\,
	datad => VCC,
	cin => \histerese|LessThan0~13_cout\,
	cout => \histerese|LessThan0~15_cout\);

-- Location: LCCOMB_X84_Y23_N28
\histerese|LessThan0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|LessThan0~16_combout\ = (\ambiente|s_tempAmb\(8) & (!\histerese|LessThan0~15_cout\ & \histerese|Add0~14_combout\)) # (!\ambiente|s_tempAmb\(8) & ((\histerese|Add0~14_combout\) # (!\histerese|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambiente|s_tempAmb\(8),
	datad => \histerese|Add0~14_combout\,
	cin => \histerese|LessThan0~15_cout\,
	combout => \histerese|LessThan0~16_combout\);

-- Location: LCCOMB_X85_Y23_N24
\histerese|s_led~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \histerese|s_led~0_combout\ = (\histerese|LessThan0~16_combout\ & ((\histerese|s_led~q\) # (!\histerese|LessThan1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \histerese|LessThan1~16_combout\,
	datac => \histerese|s_led~q\,
	datad => \histerese|LessThan0~16_combout\,
	combout => \histerese|s_led~0_combout\);

-- Location: FF_X85_Y23_N25
\histerese|s_led\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \histerese|s_led~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \histerese|s_led~q\);

-- Location: LCCOMB_X84_Y22_N30
\ambiente|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambiente|Add0~16_combout\ = \ambiente|s_tempAmb\(8) $ (\ambiente|Add0~15\ $ (\histerese|s_led~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambiente|s_tempAmb\(8),
	datad => \histerese|s_led~q\,
	cin => \ambiente|Add0~15\,
	combout => \ambiente|Add0~16_combout\);

-- Location: FF_X84_Y22_N31
\ambiente|s_tempAmb[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ambiente|Add0~16_combout\,
	ena => \ambiente|s_tempAmb[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ambiente|s_tempAmb\(8));

-- Location: LCCOMB_X77_Y22_N28
\muxShowModeTemp|tempOut[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|tempOut[8]~0_combout\ = (\tempMode|mode\(0) & (((\tempMode|mode\(1))))) # (!\tempMode|mode\(0) & ((\tempMode|mode\(1) & (\changeTemp|tempEconomy\(8))) # (!\tempMode|mode\(1) & ((\ambiente|s_tempAmb\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempEconomy\(8),
	datab => \ambiente|s_tempAmb\(8),
	datac => \tempMode|mode\(0),
	datad => \tempMode|mode\(1),
	combout => \muxShowModeTemp|tempOut[8]~0_combout\);

-- Location: LCCOMB_X77_Y22_N30
\muxShowModeTemp|tempOut[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|tempOut\(8) = (\muxShowModeTemp|tempOut[8]~0_combout\ & ((\changeTemp|tempFrezze\(8)) # ((!\tempMode|mode\(0))))) # (!\muxShowModeTemp|tempOut[8]~0_combout\ & (((\tempMode|mode\(0) & \changeTemp|tempComfort\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempFrezze\(8),
	datab => \muxShowModeTemp|tempOut[8]~0_combout\,
	datac => \tempMode|mode\(0),
	datad => \changeTemp|tempComfort\(8),
	combout => \muxShowModeTemp|tempOut\(8));

-- Location: LCCOMB_X83_Y22_N6
\muxShowModeTemp|tempOut[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|tempOut[7]~1_combout\ = (\tempMode|mode\(1) & (((\tempMode|mode\(0))) # (!\changeTemp|tempEconomy\(7)))) # (!\tempMode|mode\(1) & (((!\tempMode|mode\(0) & \ambiente|s_tempAmb\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempMode|mode\(1),
	datab => \changeTemp|tempEconomy\(7),
	datac => \tempMode|mode\(0),
	datad => \ambiente|s_tempAmb\(7),
	combout => \muxShowModeTemp|tempOut[7]~1_combout\);

-- Location: LCCOMB_X82_Y22_N20
\muxShowModeTemp|tempOut[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|tempOut\(7) = (\tempMode|mode\(0) & ((\muxShowModeTemp|tempOut[7]~1_combout\ & ((\changeTemp|tempFrezze\(7)))) # (!\muxShowModeTemp|tempOut[7]~1_combout\ & (!\changeTemp|tempComfort\(7))))) # (!\tempMode|mode\(0) & 
-- (((\muxShowModeTemp|tempOut[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempMode|mode\(0),
	datab => \changeTemp|tempComfort\(7),
	datac => \changeTemp|tempFrezze\(7),
	datad => \muxShowModeTemp|tempOut[7]~1_combout\,
	combout => \muxShowModeTemp|tempOut\(7));

-- Location: LCCOMB_X84_Y23_N0
\muxShowModeTemp|tempOut[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|tempOut[6]~2_combout\ = (\tempMode|mode\(0) & (((\tempMode|mode\(1))))) # (!\tempMode|mode\(0) & ((\tempMode|mode\(1) & ((\changeTemp|tempEconomy\(6)))) # (!\tempMode|mode\(1) & (!\ambiente|s_tempAmb\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambiente|s_tempAmb\(6),
	datab => \tempMode|mode\(0),
	datac => \changeTemp|tempEconomy\(6),
	datad => \tempMode|mode\(1),
	combout => \muxShowModeTemp|tempOut[6]~2_combout\);

-- Location: LCCOMB_X83_Y23_N24
\muxShowModeTemp|tempOut[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|tempOut\(6) = (\muxShowModeTemp|tempOut[6]~2_combout\ & (((\changeTemp|tempFrezze\(6)) # (!\tempMode|mode\(0))))) # (!\muxShowModeTemp|tempOut[6]~2_combout\ & (!\changeTemp|tempComfort\(6) & ((\tempMode|mode\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempComfort\(6),
	datab => \muxShowModeTemp|tempOut[6]~2_combout\,
	datac => \changeTemp|tempFrezze\(6),
	datad => \tempMode|mode\(0),
	combout => \muxShowModeTemp|tempOut\(6));

-- Location: LCCOMB_X84_Y22_N8
\muxShowModeTemp|tempOut[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|tempOut[5]~3_combout\ = (\tempMode|mode\(0) & (((\tempMode|mode\(1))))) # (!\tempMode|mode\(0) & ((\tempMode|mode\(1) & (!\changeTemp|tempEconomy\(5))) # (!\tempMode|mode\(1) & ((!\ambiente|s_tempAmb\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempMode|mode\(0),
	datab => \changeTemp|tempEconomy\(5),
	datac => \tempMode|mode\(1),
	datad => \ambiente|s_tempAmb\(5),
	combout => \muxShowModeTemp|tempOut[5]~3_combout\);

-- Location: LCCOMB_X83_Y22_N30
\muxShowModeTemp|tempOut[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|tempOut\(5) = (\muxShowModeTemp|tempOut[5]~3_combout\ & (((!\tempMode|mode\(0))) # (!\changeTemp|tempFrezze\(5)))) # (!\muxShowModeTemp|tempOut[5]~3_combout\ & (((\tempMode|mode\(0) & \changeTemp|tempComfort\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempFrezze\(5),
	datab => \muxShowModeTemp|tempOut[5]~3_combout\,
	datac => \tempMode|mode\(0),
	datad => \changeTemp|tempComfort\(5),
	combout => \muxShowModeTemp|tempOut\(5));

-- Location: LCCOMB_X83_Y22_N4
\muxShowModeTemp|tempOut[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|tempOut[4]~4_combout\ = (\tempMode|mode\(1) & ((\changeTemp|tempEconomy\(4)) # ((\tempMode|mode\(0))))) # (!\tempMode|mode\(1) & (((!\tempMode|mode\(0) & \ambiente|s_tempAmb\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempMode|mode\(1),
	datab => \changeTemp|tempEconomy\(4),
	datac => \tempMode|mode\(0),
	datad => \ambiente|s_tempAmb\(4),
	combout => \muxShowModeTemp|tempOut[4]~4_combout\);

-- Location: LCCOMB_X82_Y22_N28
\muxShowModeTemp|tempOut[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|tempOut\(4) = (\tempMode|mode\(0) & ((\muxShowModeTemp|tempOut[4]~4_combout\ & ((\changeTemp|tempFrezze\(4)))) # (!\muxShowModeTemp|tempOut[4]~4_combout\ & (\changeTemp|tempComfort\(4))))) # (!\tempMode|mode\(0) & 
-- (((\muxShowModeTemp|tempOut[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempComfort\(4),
	datab => \changeTemp|tempFrezze\(4),
	datac => \tempMode|mode\(0),
	datad => \muxShowModeTemp|tempOut[4]~4_combout\,
	combout => \muxShowModeTemp|tempOut\(4));

-- Location: LCCOMB_X79_Y19_N6
\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \muxShowModeTemp|tempOut\(4) $ (VCC)
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\muxShowModeTemp|tempOut\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|tempOut\(4),
	datad => VCC,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X79_Y19_N8
\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\muxShowModeTemp|tempOut\(5) & (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\muxShowModeTemp|tempOut\(5) & 
-- (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\muxShowModeTemp|tempOut\(5) & !\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(5),
	datad => VCC,
	cin => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X79_Y19_N10
\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\muxShowModeTemp|tempOut\(6) & ((GND) # (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\muxShowModeTemp|tempOut\(6) & 
-- (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\muxShowModeTemp|tempOut\(6)) # (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(6),
	datad => VCC,
	cin => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X79_Y19_N12
\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\muxShowModeTemp|tempOut\(7) & (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\muxShowModeTemp|tempOut\(7) & 
-- ((\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\muxShowModeTemp|tempOut\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(7),
	datad => VCC,
	cin => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X79_Y19_N14
\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\muxShowModeTemp|tempOut\(8) & (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\muxShowModeTemp|tempOut\(8) & 
-- (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\muxShowModeTemp|tempOut\(8) & !\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(8),
	datad => VCC,
	cin => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X79_Y19_N16
\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X79_Y19_N4
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[54]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[54]~33_combout\ = (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[54]~33_combout\);

-- Location: LCCOMB_X77_Y19_N28
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[54]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[54]~32_combout\ = (\muxShowModeTemp|tempOut\(8) & \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|tempOut\(8),
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[54]~32_combout\);

-- Location: LCCOMB_X79_Y19_N24
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[53]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[53]~35_combout\ = (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[53]~35_combout\);

-- Location: LCCOMB_X79_Y19_N22
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[53]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[53]~34_combout\ = (\muxShowModeTemp|tempOut\(7) & \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|tempOut\(7),
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[53]~34_combout\);

-- Location: LCCOMB_X79_Y19_N28
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[52]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[52]~37_combout\ = (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[52]~37_combout\);

-- Location: LCCOMB_X79_Y19_N26
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[52]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[52]~36_combout\ = (\muxShowModeTemp|tempOut\(6) & \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|tempOut\(6),
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[52]~36_combout\);

-- Location: LCCOMB_X79_Y19_N20
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[51]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[51]~39_combout\ = (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[51]~39_combout\);

-- Location: LCCOMB_X79_Y19_N2
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[51]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[51]~38_combout\ = (\muxShowModeTemp|tempOut\(5) & \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|tempOut\(5),
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[51]~38_combout\);

-- Location: LCCOMB_X77_Y19_N12
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[50]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[50]~41_combout\ = (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[50]~41_combout\);

-- Location: LCCOMB_X77_Y19_N2
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[50]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[50]~40_combout\ = (\muxShowModeTemp|tempOut\(4) & \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|tempOut\(4),
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[50]~40_combout\);

-- Location: LCCOMB_X82_Y23_N2
\muxShowModeTemp|tempOut[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|tempOut[3]~5_combout\ = (\tempMode|mode\(0) & (((\tempMode|mode\(1))))) # (!\tempMode|mode\(0) & ((\tempMode|mode\(1) & (\changeTemp|tempEconomy\(3))) # (!\tempMode|mode\(1) & ((\ambiente|s_tempAmb\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempMode|mode\(0),
	datab => \changeTemp|tempEconomy\(3),
	datac => \tempMode|mode\(1),
	datad => \ambiente|s_tempAmb\(3),
	combout => \muxShowModeTemp|tempOut[3]~5_combout\);

-- Location: LCCOMB_X82_Y23_N4
\muxShowModeTemp|tempOut[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|tempOut\(3) = (\tempMode|mode\(0) & ((\muxShowModeTemp|tempOut[3]~5_combout\ & ((!\changeTemp|tempFrezze\(3)))) # (!\muxShowModeTemp|tempOut[3]~5_combout\ & (!\changeTemp|tempComfort\(3))))) # (!\tempMode|mode\(0) & 
-- (((\muxShowModeTemp|tempOut[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempComfort\(3),
	datab => \changeTemp|tempFrezze\(3),
	datac => \tempMode|mode\(0),
	datad => \muxShowModeTemp|tempOut[3]~5_combout\,
	combout => \muxShowModeTemp|tempOut\(3));

-- Location: LCCOMB_X77_Y19_N30
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[49]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[49]~42_combout\ = (\muxShowModeTemp|tempOut\(3) & \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|tempOut\(3),
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[49]~42_combout\);

-- Location: LCCOMB_X77_Y19_N4
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[49]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[49]~43_combout\ = (\muxShowModeTemp|tempOut\(3) & !\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|tempOut\(3),
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[49]~43_combout\);

-- Location: LCCOMB_X77_Y19_N14
\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\bit9BCD|Div1|auto_generated|divider|divider|StageOut[49]~42_combout\) # (\bit9BCD|Div1|auto_generated|divider|divider|StageOut[49]~43_combout\)))
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\bit9BCD|Div1|auto_generated|divider|divider|StageOut[49]~42_combout\) # (\bit9BCD|Div1|auto_generated|divider|divider|StageOut[49]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[49]~42_combout\,
	datab => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[49]~43_combout\,
	datad => VCC,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X77_Y19_N16
\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\bit9BCD|Div1|auto_generated|divider|divider|StageOut[50]~41_combout\) # 
-- (\bit9BCD|Div1|auto_generated|divider|divider|StageOut[50]~40_combout\)))) # (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\bit9BCD|Div1|auto_generated|divider|divider|StageOut[50]~41_combout\ & 
-- (!\bit9BCD|Div1|auto_generated|divider|divider|StageOut[50]~40_combout\)))
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\bit9BCD|Div1|auto_generated|divider|divider|StageOut[50]~41_combout\ & (!\bit9BCD|Div1|auto_generated|divider|divider|StageOut[50]~40_combout\ & 
-- !\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[50]~41_combout\,
	datab => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[50]~40_combout\,
	datad => VCC,
	cin => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X77_Y19_N18
\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\bit9BCD|Div1|auto_generated|divider|divider|StageOut[51]~39_combout\) # 
-- (\bit9BCD|Div1|auto_generated|divider|divider|StageOut[51]~38_combout\))))) # (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\bit9BCD|Div1|auto_generated|divider|divider|StageOut[51]~39_combout\) # 
-- ((\bit9BCD|Div1|auto_generated|divider|divider|StageOut[51]~38_combout\) # (GND))))
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\bit9BCD|Div1|auto_generated|divider|divider|StageOut[51]~39_combout\) # ((\bit9BCD|Div1|auto_generated|divider|divider|StageOut[51]~38_combout\) # 
-- (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[51]~39_combout\,
	datab => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[51]~38_combout\,
	datad => VCC,
	cin => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X77_Y19_N20
\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\bit9BCD|Div1|auto_generated|divider|divider|StageOut[52]~37_combout\ & (((!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\bit9BCD|Div1|auto_generated|divider|divider|StageOut[52]~37_combout\ & ((\bit9BCD|Div1|auto_generated|divider|divider|StageOut[52]~36_combout\ & (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\bit9BCD|Div1|auto_generated|divider|divider|StageOut[52]~36_combout\ & ((\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\bit9BCD|Div1|auto_generated|divider|divider|StageOut[52]~37_combout\ & !\bit9BCD|Div1|auto_generated|divider|divider|StageOut[52]~36_combout\)) # 
-- (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[52]~37_combout\,
	datab => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[52]~36_combout\,
	datad => VCC,
	cin => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X77_Y19_N22
\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\bit9BCD|Div1|auto_generated|divider|divider|StageOut[53]~35_combout\) # 
-- (\bit9BCD|Div1|auto_generated|divider|divider|StageOut[53]~34_combout\)))) # (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\bit9BCD|Div1|auto_generated|divider|divider|StageOut[53]~35_combout\) # 
-- (\bit9BCD|Div1|auto_generated|divider|divider|StageOut[53]~34_combout\)))))
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\bit9BCD|Div1|auto_generated|divider|divider|StageOut[53]~35_combout\) # 
-- (\bit9BCD|Div1|auto_generated|divider|divider|StageOut[53]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[53]~35_combout\,
	datab => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[53]~34_combout\,
	datad => VCC,
	cin => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X77_Y19_N24
\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\bit9BCD|Div1|auto_generated|divider|divider|StageOut[54]~33_combout\ & (!\bit9BCD|Div1|auto_generated|divider|divider|StageOut[54]~32_combout\ & 
-- !\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[54]~33_combout\,
	datab => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[54]~32_combout\,
	datad => VCC,
	cin => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X77_Y19_N26
\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X76_Y19_N24
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[62]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[62]~44_combout\ = (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[62]~44_combout\);

-- Location: LCCOMB_X79_Y19_N30
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[62]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[62]~54_combout\ = (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\muxShowModeTemp|tempOut\(7)))) # (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datab => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \muxShowModeTemp|tempOut\(7),
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[62]~54_combout\);

-- Location: LCCOMB_X76_Y19_N6
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[61]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[61]~45_combout\ = (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[61]~45_combout\);

-- Location: LCCOMB_X79_Y19_N0
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[61]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[61]~55_combout\ = (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\muxShowModeTemp|tempOut\(6))) # (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \muxShowModeTemp|tempOut\(6),
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[61]~55_combout\);

-- Location: LCCOMB_X79_Y19_N18
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[60]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[60]~56_combout\ = (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\muxShowModeTemp|tempOut\(5))) # (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(5),
	datab => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[60]~56_combout\);

-- Location: LCCOMB_X76_Y19_N28
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[60]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[60]~46_combout\ = (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[60]~46_combout\);

-- Location: LCCOMB_X76_Y19_N22
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[59]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[59]~47_combout\ = (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[59]~47_combout\);

-- Location: LCCOMB_X77_Y19_N10
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[59]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[59]~57_combout\ = (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\muxShowModeTemp|tempOut\(4)))) # (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datab => \muxShowModeTemp|tempOut\(4),
	datac => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[59]~57_combout\);

-- Location: LCCOMB_X76_Y19_N30
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[58]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[58]~48_combout\ = (\muxShowModeTemp|tempOut\(3) & \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|tempOut\(3),
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[58]~48_combout\);

-- Location: LCCOMB_X76_Y19_N4
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[58]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[58]~49_combout\ = (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[58]~49_combout\);

-- Location: LCCOMB_X84_Y22_N12
\muxShowModeTemp|tempOut[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|tempOut[2]~6_combout\ = (\tempMode|mode\(0) & (((\tempMode|mode\(1))))) # (!\tempMode|mode\(0) & ((\tempMode|mode\(1) & ((\changeTemp|tempEconomy\(2)))) # (!\tempMode|mode\(1) & (!\ambiente|s_tempAmb\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempMode|mode\(0),
	datab => \ambiente|s_tempAmb\(2),
	datac => \tempMode|mode\(1),
	datad => \changeTemp|tempEconomy\(2),
	combout => \muxShowModeTemp|tempOut[2]~6_combout\);

-- Location: LCCOMB_X85_Y22_N4
\muxShowModeTemp|tempOut[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|tempOut\(2) = (\muxShowModeTemp|tempOut[2]~6_combout\ & (((\changeTemp|tempFrezze\(2))) # (!\tempMode|mode\(0)))) # (!\muxShowModeTemp|tempOut[2]~6_combout\ & (\tempMode|mode\(0) & (\changeTemp|tempComfort\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut[2]~6_combout\,
	datab => \tempMode|mode\(0),
	datac => \changeTemp|tempComfort\(2),
	datad => \changeTemp|tempFrezze\(2),
	combout => \muxShowModeTemp|tempOut\(2));

-- Location: LCCOMB_X76_Y19_N26
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[57]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[57]~50_combout\ = (\muxShowModeTemp|tempOut\(2) & \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|tempOut\(2),
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[57]~50_combout\);

-- Location: LCCOMB_X72_Y4_N8
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[48]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[48]~52_combout\ = (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \muxShowModeTemp|tempOut\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \muxShowModeTemp|tempOut\(2),
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[48]~52_combout\);

-- Location: LCCOMB_X72_Y4_N10
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[48]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[48]~51_combout\ = (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \muxShowModeTemp|tempOut\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \muxShowModeTemp|tempOut\(2),
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[48]~51_combout\);

-- Location: LCCOMB_X72_Y4_N4
\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\bit9BCD|Div1|auto_generated|divider|divider|StageOut[48]~52_combout\) # (\bit9BCD|Div1|auto_generated|divider|divider|StageOut[48]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[48]~52_combout\,
	datad => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[48]~51_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X72_Y4_N26
\bit9BCD|Div1|auto_generated|divider|divider|StageOut[57]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|StageOut[57]~53_combout\ = (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & !\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[57]~53_combout\);

-- Location: LCCOMB_X76_Y19_N8
\bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\ = CARRY((\bit9BCD|Div1|auto_generated|divider|divider|StageOut[57]~50_combout\) # (\bit9BCD|Div1|auto_generated|divider|divider|StageOut[57]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[57]~50_combout\,
	datab => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[57]~53_combout\,
	datad => VCC,
	cout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\);

-- Location: LCCOMB_X76_Y19_N10
\bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\ = CARRY((!\bit9BCD|Div1|auto_generated|divider|divider|StageOut[58]~48_combout\ & (!\bit9BCD|Div1|auto_generated|divider|divider|StageOut[58]~49_combout\ & 
-- !\bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[58]~48_combout\,
	datab => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[58]~49_combout\,
	datad => VCC,
	cin => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\,
	cout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\);

-- Location: LCCOMB_X76_Y19_N12
\bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\ = CARRY((\bit9BCD|Div1|auto_generated|divider|divider|StageOut[59]~47_combout\) # ((\bit9BCD|Div1|auto_generated|divider|divider|StageOut[59]~57_combout\) # 
-- (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[59]~47_combout\,
	datab => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[59]~57_combout\,
	datad => VCC,
	cin => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\,
	cout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\);

-- Location: LCCOMB_X76_Y19_N14
\bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\ = CARRY(((!\bit9BCD|Div1|auto_generated|divider|divider|StageOut[60]~56_combout\ & !\bit9BCD|Div1|auto_generated|divider|divider|StageOut[60]~46_combout\)) # 
-- (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[60]~56_combout\,
	datab => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[60]~46_combout\,
	datad => VCC,
	cin => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\,
	cout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\);

-- Location: LCCOMB_X76_Y19_N16
\bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\ = CARRY((!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\ & ((\bit9BCD|Div1|auto_generated|divider|divider|StageOut[61]~45_combout\) # 
-- (\bit9BCD|Div1|auto_generated|divider|divider|StageOut[61]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[61]~45_combout\,
	datab => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[61]~55_combout\,
	datad => VCC,
	cin => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\,
	cout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\);

-- Location: LCCOMB_X76_Y19_N18
\bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\bit9BCD|Div1|auto_generated|divider|divider|StageOut[62]~44_combout\ & (!\bit9BCD|Div1|auto_generated|divider|divider|StageOut[62]~54_combout\ & 
-- !\bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[62]~44_combout\,
	datab => \bit9BCD|Div1|auto_generated|divider|divider|StageOut[62]~54_combout\,
	datad => VCC,
	cin => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\,
	cout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X76_Y19_N20
\bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X76_Y22_N6
\muxShowModeTemp|count[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[0]~26_combout\ = \muxShowModeTemp|count\(0) $ (VCC)
-- \muxShowModeTemp|count[0]~27\ = CARRY(\muxShowModeTemp|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(0),
	datad => VCC,
	combout => \muxShowModeTemp|count[0]~26_combout\,
	cout => \muxShowModeTemp|count[0]~27\);

-- Location: LCCOMB_X76_Y22_N14
\muxShowModeTemp|count[4]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[4]~35_combout\ = (\muxShowModeTemp|count\(4) & (\muxShowModeTemp|count[3]~34\ $ (GND))) # (!\muxShowModeTemp|count\(4) & (!\muxShowModeTemp|count[3]~34\ & VCC))
-- \muxShowModeTemp|count[4]~36\ = CARRY((\muxShowModeTemp|count\(4) & !\muxShowModeTemp|count[3]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|count\(4),
	datad => VCC,
	cin => \muxShowModeTemp|count[3]~34\,
	combout => \muxShowModeTemp|count[4]~35_combout\,
	cout => \muxShowModeTemp|count[4]~36\);

-- Location: LCCOMB_X76_Y22_N16
\muxShowModeTemp|count[5]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[5]~37_combout\ = (\muxShowModeTemp|count\(5) & (!\muxShowModeTemp|count[4]~36\)) # (!\muxShowModeTemp|count\(5) & ((\muxShowModeTemp|count[4]~36\) # (GND)))
-- \muxShowModeTemp|count[5]~38\ = CARRY((!\muxShowModeTemp|count[4]~36\) # (!\muxShowModeTemp|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|count\(5),
	datad => VCC,
	cin => \muxShowModeTemp|count[4]~36\,
	combout => \muxShowModeTemp|count[5]~37_combout\,
	cout => \muxShowModeTemp|count[5]~38\);

-- Location: FF_X76_Y22_N17
\muxShowModeTemp|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[5]~37_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(5));

-- Location: LCCOMB_X76_Y22_N18
\muxShowModeTemp|count[6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[6]~39_combout\ = (\muxShowModeTemp|count\(6) & (\muxShowModeTemp|count[5]~38\ $ (GND))) # (!\muxShowModeTemp|count\(6) & (!\muxShowModeTemp|count[5]~38\ & VCC))
-- \muxShowModeTemp|count[6]~40\ = CARRY((\muxShowModeTemp|count\(6) & !\muxShowModeTemp|count[5]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|count\(6),
	datad => VCC,
	cin => \muxShowModeTemp|count[5]~38\,
	combout => \muxShowModeTemp|count[6]~39_combout\,
	cout => \muxShowModeTemp|count[6]~40\);

-- Location: FF_X76_Y22_N19
\muxShowModeTemp|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[6]~39_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(6));

-- Location: LCCOMB_X76_Y22_N20
\muxShowModeTemp|count[7]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[7]~41_combout\ = (\muxShowModeTemp|count\(7) & (!\muxShowModeTemp|count[6]~40\)) # (!\muxShowModeTemp|count\(7) & ((\muxShowModeTemp|count[6]~40\) # (GND)))
-- \muxShowModeTemp|count[7]~42\ = CARRY((!\muxShowModeTemp|count[6]~40\) # (!\muxShowModeTemp|count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|count\(7),
	datad => VCC,
	cin => \muxShowModeTemp|count[6]~40\,
	combout => \muxShowModeTemp|count[7]~41_combout\,
	cout => \muxShowModeTemp|count[7]~42\);

-- Location: FF_X76_Y22_N21
\muxShowModeTemp|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[7]~41_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(7));

-- Location: LCCOMB_X76_Y22_N22
\muxShowModeTemp|count[8]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[8]~43_combout\ = (\muxShowModeTemp|count\(8) & (\muxShowModeTemp|count[7]~42\ $ (GND))) # (!\muxShowModeTemp|count\(8) & (!\muxShowModeTemp|count[7]~42\ & VCC))
-- \muxShowModeTemp|count[8]~44\ = CARRY((\muxShowModeTemp|count\(8) & !\muxShowModeTemp|count[7]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(8),
	datad => VCC,
	cin => \muxShowModeTemp|count[7]~42\,
	combout => \muxShowModeTemp|count[8]~43_combout\,
	cout => \muxShowModeTemp|count[8]~44\);

-- Location: FF_X76_Y22_N23
\muxShowModeTemp|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[8]~43_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(8));

-- Location: LCCOMB_X76_Y22_N24
\muxShowModeTemp|count[9]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[9]~45_combout\ = (\muxShowModeTemp|count\(9) & (!\muxShowModeTemp|count[8]~44\)) # (!\muxShowModeTemp|count\(9) & ((\muxShowModeTemp|count[8]~44\) # (GND)))
-- \muxShowModeTemp|count[9]~46\ = CARRY((!\muxShowModeTemp|count[8]~44\) # (!\muxShowModeTemp|count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|count\(9),
	datad => VCC,
	cin => \muxShowModeTemp|count[8]~44\,
	combout => \muxShowModeTemp|count[9]~45_combout\,
	cout => \muxShowModeTemp|count[9]~46\);

-- Location: FF_X76_Y22_N25
\muxShowModeTemp|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[9]~45_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(9));

-- Location: LCCOMB_X76_Y22_N26
\muxShowModeTemp|count[10]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[10]~47_combout\ = (\muxShowModeTemp|count\(10) & (\muxShowModeTemp|count[9]~46\ $ (GND))) # (!\muxShowModeTemp|count\(10) & (!\muxShowModeTemp|count[9]~46\ & VCC))
-- \muxShowModeTemp|count[10]~48\ = CARRY((\muxShowModeTemp|count\(10) & !\muxShowModeTemp|count[9]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(10),
	datad => VCC,
	cin => \muxShowModeTemp|count[9]~46\,
	combout => \muxShowModeTemp|count[10]~47_combout\,
	cout => \muxShowModeTemp|count[10]~48\);

-- Location: FF_X76_Y22_N27
\muxShowModeTemp|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[10]~47_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(10));

-- Location: LCCOMB_X76_Y22_N28
\muxShowModeTemp|count[11]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[11]~49_combout\ = (\muxShowModeTemp|count\(11) & (!\muxShowModeTemp|count[10]~48\)) # (!\muxShowModeTemp|count\(11) & ((\muxShowModeTemp|count[10]~48\) # (GND)))
-- \muxShowModeTemp|count[11]~50\ = CARRY((!\muxShowModeTemp|count[10]~48\) # (!\muxShowModeTemp|count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|count\(11),
	datad => VCC,
	cin => \muxShowModeTemp|count[10]~48\,
	combout => \muxShowModeTemp|count[11]~49_combout\,
	cout => \muxShowModeTemp|count[11]~50\);

-- Location: FF_X76_Y22_N29
\muxShowModeTemp|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[11]~49_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(11));

-- Location: LCCOMB_X76_Y22_N30
\muxShowModeTemp|count[12]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[12]~51_combout\ = (\muxShowModeTemp|count\(12) & (\muxShowModeTemp|count[11]~50\ $ (GND))) # (!\muxShowModeTemp|count\(12) & (!\muxShowModeTemp|count[11]~50\ & VCC))
-- \muxShowModeTemp|count[12]~52\ = CARRY((\muxShowModeTemp|count\(12) & !\muxShowModeTemp|count[11]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(12),
	datad => VCC,
	cin => \muxShowModeTemp|count[11]~50\,
	combout => \muxShowModeTemp|count[12]~51_combout\,
	cout => \muxShowModeTemp|count[12]~52\);

-- Location: FF_X76_Y22_N31
\muxShowModeTemp|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[12]~51_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(12));

-- Location: LCCOMB_X76_Y21_N0
\muxShowModeTemp|count[13]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[13]~53_combout\ = (\muxShowModeTemp|count\(13) & (!\muxShowModeTemp|count[12]~52\)) # (!\muxShowModeTemp|count\(13) & ((\muxShowModeTemp|count[12]~52\) # (GND)))
-- \muxShowModeTemp|count[13]~54\ = CARRY((!\muxShowModeTemp|count[12]~52\) # (!\muxShowModeTemp|count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|count\(13),
	datad => VCC,
	cin => \muxShowModeTemp|count[12]~52\,
	combout => \muxShowModeTemp|count[13]~53_combout\,
	cout => \muxShowModeTemp|count[13]~54\);

-- Location: FF_X76_Y21_N1
\muxShowModeTemp|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[13]~53_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(13));

-- Location: LCCOMB_X76_Y21_N2
\muxShowModeTemp|count[14]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[14]~55_combout\ = (\muxShowModeTemp|count\(14) & (\muxShowModeTemp|count[13]~54\ $ (GND))) # (!\muxShowModeTemp|count\(14) & (!\muxShowModeTemp|count[13]~54\ & VCC))
-- \muxShowModeTemp|count[14]~56\ = CARRY((\muxShowModeTemp|count\(14) & !\muxShowModeTemp|count[13]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|count\(14),
	datad => VCC,
	cin => \muxShowModeTemp|count[13]~54\,
	combout => \muxShowModeTemp|count[14]~55_combout\,
	cout => \muxShowModeTemp|count[14]~56\);

-- Location: FF_X76_Y21_N3
\muxShowModeTemp|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[14]~55_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(14));

-- Location: LCCOMB_X76_Y21_N4
\muxShowModeTemp|count[15]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[15]~57_combout\ = (\muxShowModeTemp|count\(15) & (!\muxShowModeTemp|count[14]~56\)) # (!\muxShowModeTemp|count\(15) & ((\muxShowModeTemp|count[14]~56\) # (GND)))
-- \muxShowModeTemp|count[15]~58\ = CARRY((!\muxShowModeTemp|count[14]~56\) # (!\muxShowModeTemp|count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|count\(15),
	datad => VCC,
	cin => \muxShowModeTemp|count[14]~56\,
	combout => \muxShowModeTemp|count[15]~57_combout\,
	cout => \muxShowModeTemp|count[15]~58\);

-- Location: FF_X76_Y21_N5
\muxShowModeTemp|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[15]~57_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(15));

-- Location: LCCOMB_X76_Y21_N6
\muxShowModeTemp|count[16]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[16]~59_combout\ = (\muxShowModeTemp|count\(16) & (\muxShowModeTemp|count[15]~58\ $ (GND))) # (!\muxShowModeTemp|count\(16) & (!\muxShowModeTemp|count[15]~58\ & VCC))
-- \muxShowModeTemp|count[16]~60\ = CARRY((\muxShowModeTemp|count\(16) & !\muxShowModeTemp|count[15]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(16),
	datad => VCC,
	cin => \muxShowModeTemp|count[15]~58\,
	combout => \muxShowModeTemp|count[16]~59_combout\,
	cout => \muxShowModeTemp|count[16]~60\);

-- Location: FF_X76_Y21_N7
\muxShowModeTemp|count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[16]~59_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(16));

-- Location: LCCOMB_X76_Y21_N8
\muxShowModeTemp|count[17]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[17]~61_combout\ = (\muxShowModeTemp|count\(17) & (!\muxShowModeTemp|count[16]~60\)) # (!\muxShowModeTemp|count\(17) & ((\muxShowModeTemp|count[16]~60\) # (GND)))
-- \muxShowModeTemp|count[17]~62\ = CARRY((!\muxShowModeTemp|count[16]~60\) # (!\muxShowModeTemp|count\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|count\(17),
	datad => VCC,
	cin => \muxShowModeTemp|count[16]~60\,
	combout => \muxShowModeTemp|count[17]~61_combout\,
	cout => \muxShowModeTemp|count[17]~62\);

-- Location: FF_X76_Y21_N9
\muxShowModeTemp|count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[17]~61_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(17));

-- Location: LCCOMB_X76_Y21_N10
\muxShowModeTemp|count[18]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[18]~63_combout\ = (\muxShowModeTemp|count\(18) & (\muxShowModeTemp|count[17]~62\ $ (GND))) # (!\muxShowModeTemp|count\(18) & (!\muxShowModeTemp|count[17]~62\ & VCC))
-- \muxShowModeTemp|count[18]~64\ = CARRY((\muxShowModeTemp|count\(18) & !\muxShowModeTemp|count[17]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(18),
	datad => VCC,
	cin => \muxShowModeTemp|count[17]~62\,
	combout => \muxShowModeTemp|count[18]~63_combout\,
	cout => \muxShowModeTemp|count[18]~64\);

-- Location: FF_X76_Y21_N11
\muxShowModeTemp|count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[18]~63_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(18));

-- Location: LCCOMB_X76_Y21_N12
\muxShowModeTemp|count[19]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[19]~65_combout\ = (\muxShowModeTemp|count\(19) & (!\muxShowModeTemp|count[18]~64\)) # (!\muxShowModeTemp|count\(19) & ((\muxShowModeTemp|count[18]~64\) # (GND)))
-- \muxShowModeTemp|count[19]~66\ = CARRY((!\muxShowModeTemp|count[18]~64\) # (!\muxShowModeTemp|count\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(19),
	datad => VCC,
	cin => \muxShowModeTemp|count[18]~64\,
	combout => \muxShowModeTemp|count[19]~65_combout\,
	cout => \muxShowModeTemp|count[19]~66\);

-- Location: FF_X76_Y21_N13
\muxShowModeTemp|count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[19]~65_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(19));

-- Location: LCCOMB_X76_Y21_N14
\muxShowModeTemp|count[20]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[20]~67_combout\ = (\muxShowModeTemp|count\(20) & (\muxShowModeTemp|count[19]~66\ $ (GND))) # (!\muxShowModeTemp|count\(20) & (!\muxShowModeTemp|count[19]~66\ & VCC))
-- \muxShowModeTemp|count[20]~68\ = CARRY((\muxShowModeTemp|count\(20) & !\muxShowModeTemp|count[19]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|count\(20),
	datad => VCC,
	cin => \muxShowModeTemp|count[19]~66\,
	combout => \muxShowModeTemp|count[20]~67_combout\,
	cout => \muxShowModeTemp|count[20]~68\);

-- Location: FF_X76_Y21_N15
\muxShowModeTemp|count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[20]~67_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(20));

-- Location: LCCOMB_X76_Y21_N16
\muxShowModeTemp|count[21]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[21]~69_combout\ = (\muxShowModeTemp|count\(21) & (!\muxShowModeTemp|count[20]~68\)) # (!\muxShowModeTemp|count\(21) & ((\muxShowModeTemp|count[20]~68\) # (GND)))
-- \muxShowModeTemp|count[21]~70\ = CARRY((!\muxShowModeTemp|count[20]~68\) # (!\muxShowModeTemp|count\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|count\(21),
	datad => VCC,
	cin => \muxShowModeTemp|count[20]~68\,
	combout => \muxShowModeTemp|count[21]~69_combout\,
	cout => \muxShowModeTemp|count[21]~70\);

-- Location: FF_X76_Y21_N17
\muxShowModeTemp|count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[21]~69_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(21));

-- Location: LCCOMB_X76_Y21_N18
\muxShowModeTemp|count[22]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[22]~71_combout\ = (\muxShowModeTemp|count\(22) & (\muxShowModeTemp|count[21]~70\ $ (GND))) # (!\muxShowModeTemp|count\(22) & (!\muxShowModeTemp|count[21]~70\ & VCC))
-- \muxShowModeTemp|count[22]~72\ = CARRY((\muxShowModeTemp|count\(22) & !\muxShowModeTemp|count[21]~70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|count\(22),
	datad => VCC,
	cin => \muxShowModeTemp|count[21]~70\,
	combout => \muxShowModeTemp|count[22]~71_combout\,
	cout => \muxShowModeTemp|count[22]~72\);

-- Location: FF_X76_Y21_N19
\muxShowModeTemp|count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[22]~71_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(22));

-- Location: LCCOMB_X76_Y21_N20
\muxShowModeTemp|count[23]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[23]~73_combout\ = (\muxShowModeTemp|count\(23) & (!\muxShowModeTemp|count[22]~72\)) # (!\muxShowModeTemp|count\(23) & ((\muxShowModeTemp|count[22]~72\) # (GND)))
-- \muxShowModeTemp|count[23]~74\ = CARRY((!\muxShowModeTemp|count[22]~72\) # (!\muxShowModeTemp|count\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(23),
	datad => VCC,
	cin => \muxShowModeTemp|count[22]~72\,
	combout => \muxShowModeTemp|count[23]~73_combout\,
	cout => \muxShowModeTemp|count[23]~74\);

-- Location: FF_X76_Y21_N21
\muxShowModeTemp|count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[23]~73_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(23));

-- Location: LCCOMB_X76_Y21_N22
\muxShowModeTemp|count[24]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[24]~75_combout\ = (\muxShowModeTemp|count\(24) & (\muxShowModeTemp|count[23]~74\ $ (GND))) # (!\muxShowModeTemp|count\(24) & (!\muxShowModeTemp|count[23]~74\ & VCC))
-- \muxShowModeTemp|count[24]~76\ = CARRY((\muxShowModeTemp|count\(24) & !\muxShowModeTemp|count[23]~74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(24),
	datad => VCC,
	cin => \muxShowModeTemp|count[23]~74\,
	combout => \muxShowModeTemp|count[24]~75_combout\,
	cout => \muxShowModeTemp|count[24]~76\);

-- Location: FF_X76_Y21_N23
\muxShowModeTemp|count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[24]~75_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(24));

-- Location: LCCOMB_X76_Y21_N24
\muxShowModeTemp|count[25]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[25]~77_combout\ = \muxShowModeTemp|count[24]~76\ $ (\muxShowModeTemp|count\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \muxShowModeTemp|count\(25),
	cin => \muxShowModeTemp|count[24]~76\,
	combout => \muxShowModeTemp|count[25]~77_combout\);

-- Location: FF_X76_Y21_N25
\muxShowModeTemp|count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[25]~77_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(25));

-- Location: LCCOMB_X77_Y22_N18
\muxShowModeTemp|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|Equal1~1_combout\ = ((\muxShowModeTemp|count\(7)) # ((!\muxShowModeTemp|count\(6)) # (!\muxShowModeTemp|count\(5)))) # (!\muxShowModeTemp|count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(4),
	datab => \muxShowModeTemp|count\(7),
	datac => \muxShowModeTemp|count\(5),
	datad => \muxShowModeTemp|count\(6),
	combout => \muxShowModeTemp|Equal1~1_combout\);

-- Location: LCCOMB_X76_Y21_N26
\muxShowModeTemp|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|Equal1~3_combout\ = (((\muxShowModeTemp|count\(24)) # (!\muxShowModeTemp|count\(21))) # (!\muxShowModeTemp|count\(22))) # (!\muxShowModeTemp|count\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(23),
	datab => \muxShowModeTemp|count\(22),
	datac => \muxShowModeTemp|count\(24),
	datad => \muxShowModeTemp|count\(21),
	combout => \muxShowModeTemp|Equal1~3_combout\);

-- Location: LCCOMB_X77_Y22_N0
\muxShowModeTemp|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|Equal1~2_combout\ = (((\muxShowModeTemp|count\(11)) # (!\muxShowModeTemp|count\(19))) # (!\muxShowModeTemp|count\(12))) # (!\muxShowModeTemp|count\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(14),
	datab => \muxShowModeTemp|count\(12),
	datac => \muxShowModeTemp|count\(19),
	datad => \muxShowModeTemp|count\(11),
	combout => \muxShowModeTemp|Equal1~2_combout\);

-- Location: LCCOMB_X77_Y22_N2
\muxShowModeTemp|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|Equal1~4_combout\ = ((\muxShowModeTemp|Equal1~1_combout\) # ((\muxShowModeTemp|Equal1~3_combout\) # (\muxShowModeTemp|Equal1~2_combout\))) # (!\muxShowModeTemp|count\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(25),
	datab => \muxShowModeTemp|Equal1~1_combout\,
	datac => \muxShowModeTemp|Equal1~3_combout\,
	datad => \muxShowModeTemp|Equal1~2_combout\,
	combout => \muxShowModeTemp|Equal1~4_combout\);

-- Location: LCCOMB_X76_Y22_N0
\muxShowModeTemp|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|Equal1~0_combout\ = (((!\muxShowModeTemp|count\(2)) # (!\muxShowModeTemp|count\(1))) # (!\muxShowModeTemp|count\(3))) # (!\muxShowModeTemp|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(0),
	datab => \muxShowModeTemp|count\(3),
	datac => \muxShowModeTemp|count\(1),
	datad => \muxShowModeTemp|count\(2),
	combout => \muxShowModeTemp|Equal1~0_combout\);

-- Location: LCCOMB_X76_Y21_N28
\muxShowModeTemp|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|Equal0~1_combout\ = (!\muxShowModeTemp|count\(16) & (\muxShowModeTemp|count\(15) & (\muxShowModeTemp|count\(17) & !\muxShowModeTemp|count\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(16),
	datab => \muxShowModeTemp|count\(15),
	datac => \muxShowModeTemp|count\(17),
	datad => \muxShowModeTemp|count\(18),
	combout => \muxShowModeTemp|Equal0~1_combout\);

-- Location: LCCOMB_X76_Y22_N2
\muxShowModeTemp|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|Equal0~0_combout\ = (!\muxShowModeTemp|count\(8) & (\muxShowModeTemp|count\(13) & (!\muxShowModeTemp|count\(10) & !\muxShowModeTemp|count\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(8),
	datab => \muxShowModeTemp|count\(13),
	datac => \muxShowModeTemp|count\(10),
	datad => \muxShowModeTemp|count\(9),
	combout => \muxShowModeTemp|Equal0~0_combout\);

-- Location: LCCOMB_X77_Y22_N20
\muxShowModeTemp|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|Equal0~2_combout\ = (\muxShowModeTemp|count\(20) & (\muxShowModeTemp|Equal0~1_combout\ & \muxShowModeTemp|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(20),
	datac => \muxShowModeTemp|Equal0~1_combout\,
	datad => \muxShowModeTemp|Equal0~0_combout\,
	combout => \muxShowModeTemp|Equal0~2_combout\);

-- Location: LCCOMB_X77_Y22_N6
\muxShowModeTemp|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|Equal1~5_combout\ = (\muxShowModeTemp|Equal1~4_combout\) # ((\muxShowModeTemp|Equal1~0_combout\) # (!\muxShowModeTemp|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|Equal1~4_combout\,
	datac => \muxShowModeTemp|Equal1~0_combout\,
	datad => \muxShowModeTemp|Equal0~2_combout\,
	combout => \muxShowModeTemp|Equal1~5_combout\);

-- Location: LCCOMB_X77_Y22_N16
\muxShowModeTemp|count[25]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[25]~28_combout\ = ((!\tempMode|mode\(1) & !\tempMode|mode\(0))) # (!\muxShowModeTemp|Equal1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempMode|mode\(1),
	datab => \tempMode|mode\(0),
	datad => \muxShowModeTemp|Equal1~5_combout\,
	combout => \muxShowModeTemp|count[25]~28_combout\);

-- Location: FF_X76_Y22_N7
\muxShowModeTemp|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[0]~26_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(0));

-- Location: LCCOMB_X76_Y22_N8
\muxShowModeTemp|count[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[1]~29_combout\ = (\muxShowModeTemp|count\(1) & (!\muxShowModeTemp|count[0]~27\)) # (!\muxShowModeTemp|count\(1) & ((\muxShowModeTemp|count[0]~27\) # (GND)))
-- \muxShowModeTemp|count[1]~30\ = CARRY((!\muxShowModeTemp|count[0]~27\) # (!\muxShowModeTemp|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|count\(1),
	datad => VCC,
	cin => \muxShowModeTemp|count[0]~27\,
	combout => \muxShowModeTemp|count[1]~29_combout\,
	cout => \muxShowModeTemp|count[1]~30\);

-- Location: FF_X76_Y22_N9
\muxShowModeTemp|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[1]~29_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(1));

-- Location: LCCOMB_X76_Y22_N10
\muxShowModeTemp|count[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[2]~31_combout\ = (\muxShowModeTemp|count\(2) & (\muxShowModeTemp|count[1]~30\ $ (GND))) # (!\muxShowModeTemp|count\(2) & (!\muxShowModeTemp|count[1]~30\ & VCC))
-- \muxShowModeTemp|count[2]~32\ = CARRY((\muxShowModeTemp|count\(2) & !\muxShowModeTemp|count[1]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(2),
	datad => VCC,
	cin => \muxShowModeTemp|count[1]~30\,
	combout => \muxShowModeTemp|count[2]~31_combout\,
	cout => \muxShowModeTemp|count[2]~32\);

-- Location: FF_X76_Y22_N11
\muxShowModeTemp|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[2]~31_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(2));

-- Location: LCCOMB_X76_Y22_N12
\muxShowModeTemp|count[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|count[3]~33_combout\ = (\muxShowModeTemp|count\(3) & (!\muxShowModeTemp|count[2]~32\)) # (!\muxShowModeTemp|count\(3) & ((\muxShowModeTemp|count[2]~32\) # (GND)))
-- \muxShowModeTemp|count[3]~34\ = CARRY((!\muxShowModeTemp|count[2]~32\) # (!\muxShowModeTemp|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(3),
	datad => VCC,
	cin => \muxShowModeTemp|count[2]~32\,
	combout => \muxShowModeTemp|count[3]~33_combout\,
	cout => \muxShowModeTemp|count[3]~34\);

-- Location: FF_X76_Y22_N13
\muxShowModeTemp|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[3]~33_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(3));

-- Location: FF_X76_Y22_N15
\muxShowModeTemp|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|count[4]~35_combout\,
	sclr => \muxShowModeTemp|count[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|count\(4));

-- Location: LCCOMB_X77_Y22_N22
\muxShowModeTemp|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|Equal0~4_combout\ = (!\muxShowModeTemp|count\(4) & (\muxShowModeTemp|count\(7) & (!\muxShowModeTemp|count\(5) & !\muxShowModeTemp|count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(4),
	datab => \muxShowModeTemp|count\(7),
	datac => \muxShowModeTemp|count\(5),
	datad => \muxShowModeTemp|count\(6),
	combout => \muxShowModeTemp|Equal0~4_combout\);

-- Location: LCCOMB_X77_Y22_N24
\muxShowModeTemp|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|Equal0~5_combout\ = (!\muxShowModeTemp|count\(14) & (!\muxShowModeTemp|count\(12) & (!\muxShowModeTemp|count\(19) & \muxShowModeTemp|count\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(14),
	datab => \muxShowModeTemp|count\(12),
	datac => \muxShowModeTemp|count\(19),
	datad => \muxShowModeTemp|count\(11),
	combout => \muxShowModeTemp|Equal0~5_combout\);

-- Location: LCCOMB_X76_Y21_N30
\muxShowModeTemp|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|Equal0~6_combout\ = (!\muxShowModeTemp|count\(23) & (!\muxShowModeTemp|count\(22) & (\muxShowModeTemp|count\(24) & !\muxShowModeTemp|count\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(23),
	datab => \muxShowModeTemp|count\(22),
	datac => \muxShowModeTemp|count\(24),
	datad => \muxShowModeTemp|count\(21),
	combout => \muxShowModeTemp|Equal0~6_combout\);

-- Location: LCCOMB_X77_Y22_N10
\muxShowModeTemp|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|Equal0~7_combout\ = (\muxShowModeTemp|Equal0~4_combout\ & (\muxShowModeTemp|Equal0~5_combout\ & (!\muxShowModeTemp|count\(25) & \muxShowModeTemp|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|Equal0~4_combout\,
	datab => \muxShowModeTemp|Equal0~5_combout\,
	datac => \muxShowModeTemp|count\(25),
	datad => \muxShowModeTemp|Equal0~6_combout\,
	combout => \muxShowModeTemp|Equal0~7_combout\);

-- Location: LCCOMB_X77_Y22_N4
\muxShowModeTemp|s_onOff~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|s_onOff~0_combout\ = (\muxShowModeTemp|Equal1~5_combout\ & ((\muxShowModeTemp|s_onOff~q\) # ((!\tempMode|mode\(0) & !\tempMode|mode\(1))))) # (!\muxShowModeTemp|Equal1~5_combout\ & (!\tempMode|mode\(0) & ((!\tempMode|mode\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|Equal1~5_combout\,
	datab => \tempMode|mode\(0),
	datac => \muxShowModeTemp|s_onOff~q\,
	datad => \tempMode|mode\(1),
	combout => \muxShowModeTemp|s_onOff~0_combout\);

-- Location: LCCOMB_X76_Y22_N4
\muxShowModeTemp|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|Equal0~3_combout\ = (!\muxShowModeTemp|count\(0) & (!\muxShowModeTemp|count\(3) & (!\muxShowModeTemp|count\(1) & !\muxShowModeTemp|count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|count\(0),
	datab => \muxShowModeTemp|count\(3),
	datac => \muxShowModeTemp|count\(1),
	datad => \muxShowModeTemp|count\(2),
	combout => \muxShowModeTemp|Equal0~3_combout\);

-- Location: LCCOMB_X77_Y22_N12
\muxShowModeTemp|s_onOff~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|s_onOff~1_combout\ = (\muxShowModeTemp|s_onOff~0_combout\) # ((\muxShowModeTemp|Equal0~7_combout\ & (\muxShowModeTemp|Equal0~3_combout\ & \muxShowModeTemp|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|Equal0~7_combout\,
	datab => \muxShowModeTemp|s_onOff~0_combout\,
	datac => \muxShowModeTemp|Equal0~3_combout\,
	datad => \muxShowModeTemp|Equal0~2_combout\,
	combout => \muxShowModeTemp|s_onOff~1_combout\);

-- Location: FF_X77_Y22_N13
\muxShowModeTemp|s_onOff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \muxShowModeTemp|s_onOff~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \muxShowModeTemp|s_onOff~q\);

-- Location: LCCOMB_X72_Y4_N28
\decoder2|decOut_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder2|decOut_n~0_combout\ = ((\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ $ 
-- (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)))) # (!\muxShowModeTemp|s_onOff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \muxShowModeTemp|s_onOff~q\,
	datac => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \decoder2|decOut_n~0_combout\);

-- Location: LCCOMB_X72_Y4_N14
\decoder2|decOut_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder2|decOut_n~1_combout\ = ((!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ $ 
-- (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)))) # (!\muxShowModeTemp|s_onOff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \muxShowModeTemp|s_onOff~q\,
	datac => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \decoder2|decOut_n~1_combout\);

-- Location: LCCOMB_X72_Y4_N20
\decoder2|decOut_n~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder2|decOut_n~2_combout\ = ((\bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- !\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))) # (!\muxShowModeTemp|s_onOff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \muxShowModeTemp|s_onOff~q\,
	datac => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \decoder2|decOut_n~2_combout\);

-- Location: LCCOMB_X72_Y4_N18
\decoder2|decOut_n[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder2|decOut_n[3]~3_combout\ = ((\bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)) # (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ $ 
-- (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)))) # (!\muxShowModeTemp|s_onOff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \muxShowModeTemp|s_onOff~q\,
	datac => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \decoder2|decOut_n[3]~3_combout\);

-- Location: LCCOMB_X72_Y4_N24
\decoder2|decOut_n~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder2|decOut_n~4_combout\ = (((!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)) # (!\muxShowModeTemp|s_onOff~q\)) # 
-- (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \muxShowModeTemp|s_onOff~q\,
	datac => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \decoder2|decOut_n~4_combout\);

-- Location: LCCOMB_X72_Y4_N22
\decoder2|decOut_n~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder2|decOut_n~5_combout\ = ((\bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & (\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- !\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)) # (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\) 
-- # (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)))) # (!\muxShowModeTemp|s_onOff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \muxShowModeTemp|s_onOff~q\,
	datac => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \decoder2|decOut_n~5_combout\);

-- Location: LCCOMB_X72_Y4_N12
\decoder2|decOut_n[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder2|decOut_n[6]~6_combout\ = ((\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))) # 
-- (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (!\bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))) 
-- # (!\muxShowModeTemp|s_onOff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \muxShowModeTemp|s_onOff~q\,
	datac => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \bit9BCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \decoder2|decOut_n[6]~6_combout\);

-- Location: LCCOMB_X81_Y20_N16
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \muxShowModeTemp|tempOut\(6) $ (VCC)
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\muxShowModeTemp|tempOut\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(6),
	datad => VCC,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X81_Y20_N18
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\muxShowModeTemp|tempOut\(7) & (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\muxShowModeTemp|tempOut\(7) & 
-- (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\muxShowModeTemp|tempOut\(7) & !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|tempOut\(7),
	datad => VCC,
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X81_Y20_N20
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\muxShowModeTemp|tempOut\(8) & (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\muxShowModeTemp|tempOut\(8) & 
-- (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\muxShowModeTemp|tempOut\(8) & !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(8),
	datad => VCC,
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X81_Y20_N22
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X82_Y20_N4
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[17]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[17]~48_combout\ = (\muxShowModeTemp|tempOut\(7) & \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|tempOut\(7),
	datad => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[17]~48_combout\);

-- Location: LCCOMB_X81_Y20_N14
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[17]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\ = (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\);

-- Location: LCCOMB_X82_Y20_N2
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[16]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[16]~51_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[16]~51_combout\);

-- Location: LCCOMB_X81_Y20_N24
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[16]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\ = (\muxShowModeTemp|tempOut\(6) & \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(6),
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\);

-- Location: LCCOMB_X82_Y20_N20
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[15]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[15]~52_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \muxShowModeTemp|tempOut\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \muxShowModeTemp|tempOut\(5),
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[15]~52_combout\);

-- Location: LCCOMB_X82_Y20_N10
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[15]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[15]~53_combout\ = (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \muxShowModeTemp|tempOut\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \muxShowModeTemp|tempOut\(5),
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[15]~53_combout\);

-- Location: LCCOMB_X81_Y20_N0
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[15]~52_combout\) # (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[15]~53_combout\)))
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[15]~52_combout\) # (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[15]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[15]~52_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[15]~53_combout\,
	datad => VCC,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X81_Y20_N2
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[16]~51_combout\) # 
-- (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\)))) # (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[16]~51_combout\ & 
-- (!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\)))
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[16]~51_combout\ & (!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\ & 
-- !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[16]~51_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\,
	datad => VCC,
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X81_Y20_N4
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[17]~48_combout\) # 
-- (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\)))) # (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[17]~48_combout\) # 
-- (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\)))))
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[17]~48_combout\) # 
-- (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[17]~48_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\,
	datad => VCC,
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X81_Y20_N10
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[18]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[18]~46_combout\ = (\muxShowModeTemp|tempOut\(8) & \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(8),
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[18]~46_combout\);

-- Location: LCCOMB_X81_Y20_N28
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[18]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[18]~47_combout\ = (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[18]~47_combout\);

-- Location: LCCOMB_X81_Y20_N6
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[18]~46_combout\ & (!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[18]~47_combout\ & 
-- !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[18]~46_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[18]~47_combout\,
	datad => VCC,
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X81_Y20_N8
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X81_Y20_N30
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[23]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[23]~54_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[23]~54_combout\);

-- Location: LCCOMB_X81_Y20_N12
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[23]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[23]~81_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\muxShowModeTemp|tempOut\(7))) # (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \muxShowModeTemp|tempOut\(7),
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[23]~81_combout\);

-- Location: LCCOMB_X80_Y20_N12
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[22]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[22]~55_combout\ = (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[22]~55_combout\);

-- Location: LCCOMB_X81_Y20_N26
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[22]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[22]~82_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\muxShowModeTemp|tempOut\(6))) # (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \muxShowModeTemp|tempOut\(6),
	datad => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[22]~82_combout\);

-- Location: LCCOMB_X80_Y20_N10
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[21]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[21]~56_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \muxShowModeTemp|tempOut\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \muxShowModeTemp|tempOut\(5),
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[21]~56_combout\);

-- Location: LCCOMB_X80_Y20_N16
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[21]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[21]~57_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[21]~57_combout\);

-- Location: LCCOMB_X80_Y20_N6
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[20]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[20]~58_combout\ = (\muxShowModeTemp|tempOut\(4) & \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(4),
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[20]~58_combout\);

-- Location: LCCOMB_X80_Y20_N4
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[20]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[20]~59_combout\ = (\muxShowModeTemp|tempOut\(4) & !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(4),
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[20]~59_combout\);

-- Location: LCCOMB_X80_Y20_N22
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[20]~58_combout\) # (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[20]~59_combout\)))
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[20]~58_combout\) # (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[20]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[20]~58_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[20]~59_combout\,
	datad => VCC,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X80_Y20_N24
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[21]~56_combout\) # 
-- (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[21]~57_combout\)))) # (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[21]~56_combout\ & 
-- (!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[21]~57_combout\)))
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[21]~56_combout\ & (!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[21]~57_combout\ & 
-- !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[21]~56_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[21]~57_combout\,
	datad => VCC,
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X80_Y20_N26
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[22]~55_combout\) # 
-- (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[22]~82_combout\)))) # (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[22]~55_combout\) # 
-- (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[22]~82_combout\)))))
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[22]~55_combout\) # 
-- (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[22]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[22]~55_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[22]~82_combout\,
	datad => VCC,
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X80_Y20_N28
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[23]~54_combout\ & (!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[23]~81_combout\ & 
-- !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[23]~54_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[23]~81_combout\,
	datad => VCC,
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y20_N30
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X80_Y20_N8
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[28]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[28]~78_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[22]~82_combout\) # 
-- ((!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[22]~82_combout\,
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[28]~78_combout\);

-- Location: LCCOMB_X80_Y20_N2
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[28]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[28]~60_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[28]~60_combout\);

-- Location: LCCOMB_X80_Y20_N18
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[27]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[27]~83_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\muxShowModeTemp|tempOut\(5)))) # (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \muxShowModeTemp|tempOut\(5),
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[27]~83_combout\);

-- Location: LCCOMB_X80_Y17_N0
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[27]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\);

-- Location: LCCOMB_X80_Y20_N14
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[26]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[26]~63_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[26]~63_combout\);

-- Location: LCCOMB_X80_Y20_N20
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[26]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\ = (\muxShowModeTemp|tempOut\(4) & \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(4),
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\);

-- Location: LCCOMB_X80_Y17_N26
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[25]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[25]~65_combout\ = (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \muxShowModeTemp|tempOut\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \muxShowModeTemp|tempOut\(3),
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[25]~65_combout\);

-- Location: LCCOMB_X80_Y17_N28
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[25]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[25]~64_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \muxShowModeTemp|tempOut\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \muxShowModeTemp|tempOut\(3),
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[25]~64_combout\);

-- Location: LCCOMB_X80_Y17_N16
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[25]~65_combout\) # (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[25]~64_combout\)))
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[25]~65_combout\) # (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[25]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[25]~65_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[25]~64_combout\,
	datad => VCC,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X80_Y17_N18
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[26]~63_combout\) # 
-- (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\)))) # (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[26]~63_combout\ & 
-- (!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\)))
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[26]~63_combout\ & (!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\ & 
-- !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[26]~63_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\,
	datad => VCC,
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X80_Y17_N20
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[27]~83_combout\) # 
-- (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\)))) # (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[27]~83_combout\) # 
-- (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\)))))
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[27]~83_combout\) # 
-- (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[27]~83_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\,
	datad => VCC,
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X80_Y17_N22
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[28]~78_combout\ & (!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[28]~60_combout\ & 
-- !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[28]~78_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[28]~60_combout\,
	datad => VCC,
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y17_N24
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X79_Y17_N10
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\ = (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X80_Y20_N0
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[32]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[32]~84_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\muxShowModeTemp|tempOut\(4)))) # (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \muxShowModeTemp|tempOut\(4),
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[32]~84_combout\);

-- Location: LCCOMB_X80_Y17_N30
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[31]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[31]~68_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \muxShowModeTemp|tempOut\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \muxShowModeTemp|tempOut\(3),
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[31]~68_combout\);

-- Location: LCCOMB_X79_Y17_N28
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[31]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[31]~69_combout\ = (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[31]~69_combout\);

-- Location: LCCOMB_X77_Y17_N24
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[30]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[30]~70_combout\ = (\muxShowModeTemp|tempOut\(2) & \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|tempOut\(2),
	datad => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[30]~70_combout\);

-- Location: LCCOMB_X79_Y17_N2
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[30]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[30]~71_combout\ = (\muxShowModeTemp|tempOut\(2) & !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(2),
	datad => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[30]~71_combout\);

-- Location: LCCOMB_X79_Y17_N18
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[30]~70_combout\) # (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[30]~71_combout\)))
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[30]~70_combout\) # (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[30]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[30]~70_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[30]~71_combout\,
	datad => VCC,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X79_Y17_N20
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[31]~68_combout\) # 
-- (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[31]~69_combout\)))) # (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[31]~68_combout\ & 
-- (!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[31]~69_combout\)))
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[31]~68_combout\ & (!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[31]~69_combout\ & 
-- !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[31]~68_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[31]~69_combout\,
	datad => VCC,
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X79_Y17_N22
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[32]~84_combout\)))) # (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[32]~84_combout\)))))
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[32]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[32]~84_combout\,
	datad => VCC,
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X79_Y17_N12
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[33]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[33]~66_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[33]~66_combout\);

-- Location: LCCOMB_X80_Y17_N12
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[33]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[33]~79_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[27]~83_combout\) # 
-- ((\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[27]~83_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[33]~79_combout\);

-- Location: LCCOMB_X79_Y17_N24
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[33]~66_combout\ & (!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[33]~79_combout\ & 
-- !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[33]~66_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[33]~79_combout\,
	datad => VCC,
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X79_Y17_N26
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X79_Y17_N0
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[38]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[38]~72_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[38]~72_combout\);

-- Location: LCCOMB_X79_Y17_N6
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[38]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[38]~80_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[32]~84_combout\) # 
-- ((!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[32]~84_combout\,
	datad => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[38]~80_combout\);

-- Location: LCCOMB_X79_Y17_N14
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[37]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[37]~73_combout\ = (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[37]~73_combout\);

-- Location: LCCOMB_X80_Y17_N14
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[37]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[37]~85_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\muxShowModeTemp|tempOut\(3)))) # (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \muxShowModeTemp|tempOut\(3),
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[37]~85_combout\);

-- Location: LCCOMB_X79_Y17_N8
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[36]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[36]~74_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \muxShowModeTemp|tempOut\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \muxShowModeTemp|tempOut\(2),
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[36]~74_combout\);

-- Location: LCCOMB_X79_Y17_N30
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[36]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[36]~75_combout\ = (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[36]~75_combout\);

-- Location: LCCOMB_X83_Y22_N8
\muxShowModeTemp|tempOut[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|tempOut[1]~7_combout\ = (\tempMode|mode\(1) & ((\changeTemp|tempEconomy\(1)) # ((\tempMode|mode\(0))))) # (!\tempMode|mode\(1) & (((!\tempMode|mode\(0) & \ambiente|s_tempAmb\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempMode|mode\(1),
	datab => \changeTemp|tempEconomy\(1),
	datac => \tempMode|mode\(0),
	datad => \ambiente|s_tempAmb\(1),
	combout => \muxShowModeTemp|tempOut[1]~7_combout\);

-- Location: LCCOMB_X82_Y21_N6
\muxShowModeTemp|tempOut[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|tempOut\(1) = (\tempMode|mode\(0) & ((\muxShowModeTemp|tempOut[1]~7_combout\ & (\changeTemp|tempFrezze\(1))) # (!\muxShowModeTemp|tempOut[1]~7_combout\ & ((\changeTemp|tempComfort\(1)))))) # (!\tempMode|mode\(0) & 
-- (((\muxShowModeTemp|tempOut[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \changeTemp|tempFrezze\(1),
	datab => \changeTemp|tempComfort\(1),
	datac => \tempMode|mode\(0),
	datad => \muxShowModeTemp|tempOut[1]~7_combout\,
	combout => \muxShowModeTemp|tempOut\(1));

-- Location: LCCOMB_X79_Y17_N16
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[35]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[35]~76_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \muxShowModeTemp|tempOut\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \muxShowModeTemp|tempOut\(1),
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[35]~76_combout\);

-- Location: LCCOMB_X79_Y17_N4
\bit9BCD|Div0|auto_generated|divider|divider|StageOut[35]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|StageOut[35]~77_combout\ = (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \muxShowModeTemp|tempOut\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \muxShowModeTemp|tempOut\(1),
	combout => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[35]~77_combout\);

-- Location: LCCOMB_X80_Y17_N2
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\ = CARRY((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[35]~76_combout\) # (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[35]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[35]~76_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[35]~77_combout\,
	datad => VCC,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\);

-- Location: LCCOMB_X80_Y17_N4
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\ = CARRY((!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[36]~74_combout\ & (!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[36]~75_combout\ & 
-- !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[36]~74_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[36]~75_combout\,
	datad => VCC,
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\);

-- Location: LCCOMB_X80_Y17_N6
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\ = CARRY((!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\ & ((\bit9BCD|Div0|auto_generated|divider|divider|StageOut[37]~73_combout\) # 
-- (\bit9BCD|Div0|auto_generated|divider|divider|StageOut[37]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[37]~73_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[37]~85_combout\,
	datad => VCC,
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\);

-- Location: LCCOMB_X80_Y17_N8
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[38]~72_combout\ & (!\bit9BCD|Div0|auto_generated|divider|divider|StageOut[38]~80_combout\ & 
-- !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[38]~72_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|StageOut[38]~80_combout\,
	datad => VCC,
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\,
	cout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y17_N10
\bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X77_Y15_N12
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ = !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\);

-- Location: LCCOMB_X80_Y15_N4
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (GND)
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY(!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X80_Y15_N6
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)) # 
-- (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & VCC))
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X80_Y15_N8
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & VCC)) # 
-- (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ $ (GND)))
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X80_Y15_N10
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY(!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X80_Y15_N12
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ $ (GND)
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY(!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X80_Y15_N14
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY(!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X80_Y15_N16
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X80_Y15_N28
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[60]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[60]~38_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[60]~38_combout\);

-- Location: LCCOMB_X79_Y15_N24
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[59]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[59]~39_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[59]~39_combout\);

-- Location: LCCOMB_X79_Y15_N2
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[58]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[58]~40_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[58]~40_combout\);

-- Location: LCCOMB_X80_Y15_N2
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[57]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[57]~41_combout\ = (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[57]~41_combout\);

-- Location: LCCOMB_X80_Y15_N18
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[57]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[57]~42_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[57]~42_combout\);

-- Location: LCCOMB_X80_Y15_N20
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[56]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[56]~43_combout\ = (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[56]~43_combout\);

-- Location: LCCOMB_X79_Y15_N0
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[56]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[56]~44_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[56]~44_combout\);

-- Location: LCCOMB_X80_Y15_N30
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[55]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[55]~45_combout\ = (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[55]~45_combout\);

-- Location: LCCOMB_X80_Y15_N24
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[55]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[55]~46_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[55]~46_combout\);

-- Location: LCCOMB_X79_Y15_N30
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[54]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[54]~47_combout\ = (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[54]~47_combout\);

-- Location: LCCOMB_X76_Y15_N12
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X76_Y15_N16
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[54]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[54]~48_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[54]~48_combout\);

-- Location: LCCOMB_X79_Y15_N8
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[54]~47_combout\) # (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[54]~48_combout\)))
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[54]~47_combout\) # (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[54]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[54]~47_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[54]~48_combout\,
	datad => VCC,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X79_Y15_N10
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[55]~45_combout\) # 
-- (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[55]~46_combout\)))) # (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[55]~45_combout\ & 
-- (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[55]~46_combout\)))
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[55]~45_combout\ & (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[55]~46_combout\ & 
-- !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[55]~45_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[55]~46_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X79_Y15_N12
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[56]~43_combout\) # 
-- (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[56]~44_combout\)))) # (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[56]~43_combout\) # 
-- (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[56]~44_combout\)))))
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[56]~43_combout\) # 
-- (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[56]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[56]~43_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[56]~44_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X79_Y15_N14
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[57]~41_combout\) # 
-- (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[57]~42_combout\)))) # (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[57]~41_combout\ & 
-- (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[57]~42_combout\)))
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[57]~41_combout\ & (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[57]~42_combout\ & 
-- !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[57]~41_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[57]~42_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X79_Y15_N16
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[58]~40_combout\ & ((GND) # (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\))) # 
-- (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[58]~40_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ $ (GND)))
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[58]~40_combout\) # (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[58]~40_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X79_Y15_N18
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[59]~39_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & VCC)) # 
-- (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[59]~39_combout\ & (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\))
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[59]~39_combout\ & !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[59]~39_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X79_Y15_N20
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[60]~38_combout\ & ((GND) # (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\))) # 
-- (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[60]~38_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ $ (GND)))
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[60]~38_combout\) # (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[60]~38_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X79_Y15_N22
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X79_Y15_N28
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[70]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[70]~53_combout\ = (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[70]~53_combout\);

-- Location: LCCOMB_X76_Y15_N4
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[70]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[70]~62_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[70]~62_combout\);

-- Location: LCCOMB_X79_Y15_N4
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[69]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[69]~63_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[69]~63_combout\);

-- Location: LCCOMB_X76_Y15_N18
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[69]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[69]~54_combout\ = (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[69]~54_combout\);

-- Location: LCCOMB_X79_Y15_N26
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[68]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[68]~64_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & 
-- !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[68]~64_combout\);

-- Location: LCCOMB_X79_Y15_N6
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[68]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[68]~55_combout\ = (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[68]~55_combout\);

-- Location: LCCOMB_X80_Y15_N0
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[67]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[67]~67_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[67]~67_combout\);

-- Location: LCCOMB_X76_Y15_N28
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[67]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[67]~56_combout\ = (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[67]~56_combout\);

-- Location: LCCOMB_X76_Y15_N2
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[66]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[66]~57_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[66]~57_combout\);

-- Location: LCCOMB_X80_Y15_N22
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[66]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[66]~68_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))) # (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[66]~68_combout\);

-- Location: LCCOMB_X76_Y15_N10
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[65]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[65]~49_combout\ = (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[65]~49_combout\);

-- Location: LCCOMB_X80_Y15_N26
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[65]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[65]~65_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[65]~65_combout\);

-- Location: LCCOMB_X76_Y15_N26
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[64]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[64]~66_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[64]~66_combout\);

-- Location: LCCOMB_X76_Y15_N24
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[64]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[64]~50_combout\ = (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[64]~50_combout\);

-- Location: LCCOMB_X76_Y15_N14
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[63]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[63]~51_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[63]~51_combout\);

-- Location: LCCOMB_X76_Y15_N22
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = !\bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X76_Y15_N20
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[63]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[63]~52_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ & !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[63]~52_combout\);

-- Location: LCCOMB_X77_Y15_N14
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[63]~51_combout\) # (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[63]~52_combout\)))
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[63]~51_combout\) # (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[63]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[63]~51_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[63]~52_combout\,
	datad => VCC,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X77_Y15_N16
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[64]~66_combout\) # 
-- (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[64]~50_combout\)))) # (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[64]~66_combout\ & 
-- (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[64]~50_combout\)))
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[64]~66_combout\ & (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[64]~50_combout\ & 
-- !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[64]~66_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[64]~50_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X77_Y15_N18
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[65]~49_combout\) # 
-- (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[65]~65_combout\)))) # (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[65]~49_combout\) # 
-- (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[65]~65_combout\)))))
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[65]~49_combout\) # 
-- (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[65]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[65]~49_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[65]~65_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X77_Y15_N20
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[66]~57_combout\ & (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[66]~68_combout\ & 
-- !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[66]~57_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[66]~68_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X77_Y15_N22
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ = CARRY((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[67]~67_combout\) # ((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[67]~56_combout\) # 
-- (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[67]~67_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[67]~56_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	cout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\);

-- Location: LCCOMB_X77_Y15_N24
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\ = CARRY((!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[68]~64_combout\ & (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[68]~55_combout\ & 
-- !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[68]~64_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[68]~55_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\,
	cout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\);

-- Location: LCCOMB_X77_Y15_N26
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\ = CARRY((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[69]~63_combout\) # ((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[69]~54_combout\) # 
-- (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[69]~63_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[69]~54_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\,
	cout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\);

-- Location: LCCOMB_X77_Y15_N28
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\ = CARRY((!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[70]~53_combout\ & (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[70]~62_combout\ & 
-- !\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[70]~53_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[70]~62_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\,
	cout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\);

-- Location: LCCOMB_X77_Y15_N30
\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X77_Y15_N4
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((!\bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))) # 
-- (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \bit9BCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\);

-- Location: LCCOMB_X77_Y15_N10
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[63]~52_combout\) # 
-- ((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[63]~51_combout\)))) # (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (((\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[63]~52_combout\,
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[63]~51_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\);

-- Location: LCCOMB_X77_Y15_N6
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[65]~49_combout\) # 
-- ((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[65]~65_combout\)))) # (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (((\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[65]~49_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[65]~65_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\);

-- Location: LCCOMB_X77_Y15_N8
\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[64]~66_combout\) # 
-- ((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[64]~50_combout\)))) # (!\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (((\bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[64]~66_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[64]~50_combout\,
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\);

-- Location: LCCOMB_X73_Y7_N24
\decoder1|decOut_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder1|decOut_n~0_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\ $ 
-- (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\)))) # (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\ & (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\ & 
-- (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\ $ (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\,
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\,
	combout => \decoder1|decOut_n~0_combout\);

-- Location: LCCOMB_X77_Y7_N12
\decoder1|decOut_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder1|decOut_n~1_combout\ = (\decoder1|decOut_n~0_combout\) # (!\muxShowModeTemp|s_onOff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|s_onOff~q\,
	datad => \decoder1|decOut_n~0_combout\,
	combout => \decoder1|decOut_n~1_combout\);

-- Location: LCCOMB_X73_Y7_N30
\decoder1|decOut_n~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder1|decOut_n~2_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\ & ((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\) # 
-- (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\,
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\,
	combout => \decoder1|decOut_n~2_combout\);

-- Location: LCCOMB_X73_Y7_N20
\decoder1|decOut_n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder1|decOut_n~3_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\ & 
-- !\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\))) # (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\ & 
-- (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\ $ (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\,
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\,
	combout => \decoder1|decOut_n~3_combout\);

-- Location: LCCOMB_X73_Y7_N22
\decoder1|decOut_n~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder1|decOut_n~4_combout\ = (\decoder1|decOut_n~2_combout\) # ((\decoder1|decOut_n~3_combout\) # (!\muxShowModeTemp|s_onOff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder1|decOut_n~2_combout\,
	datab => \decoder1|decOut_n~3_combout\,
	datac => \muxShowModeTemp|s_onOff~q\,
	combout => \decoder1|decOut_n~4_combout\);

-- Location: LCCOMB_X73_Y7_N0
\decoder1|decOut_n~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder1|decOut_n~5_combout\ = (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\ & (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\ & 
-- !\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\,
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\,
	combout => \decoder1|decOut_n~5_combout\);

-- Location: LCCOMB_X73_Y7_N14
\decoder1|decOut_n~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder1|decOut_n~6_combout\ = (\decoder1|decOut_n~2_combout\) # ((\decoder1|decOut_n~5_combout\) # (!\muxShowModeTemp|s_onOff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder1|decOut_n~2_combout\,
	datab => \decoder1|decOut_n~5_combout\,
	datac => \muxShowModeTemp|s_onOff~q\,
	combout => \decoder1|decOut_n~6_combout\);

-- Location: LCCOMB_X73_Y7_N12
\decoder1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder1|Equal0~0_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\ & 
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\,
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\,
	combout => \decoder1|Equal0~0_combout\);

-- Location: LCCOMB_X73_Y7_N2
\decoder1|decOut_n[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder1|decOut_n[3]~7_combout\ = (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\ & ((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\ & 
-- !\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\)) # (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\ & (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\,
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\,
	combout => \decoder1|decOut_n[3]~7_combout\);

-- Location: LCCOMB_X73_Y7_N4
\decoder1|decOut_n[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder1|decOut_n[6]~10_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\ & 
-- \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\))) # (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\ & (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\ & 
-- (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\ & !\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\,
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\,
	combout => \decoder1|decOut_n[6]~10_combout\);

-- Location: LCCOMB_X73_Y4_N8
\decoder1|decOut_n[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder1|decOut_n[6]~11_combout\ = (\decoder1|decOut_n[6]~10_combout\ & \muxShowModeTemp|s_onOff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \decoder1|decOut_n[6]~10_combout\,
	datac => \muxShowModeTemp|s_onOff~q\,
	combout => \decoder1|decOut_n[6]~11_combout\);

-- Location: LCCOMB_X73_Y7_N28
\decoder1|decOut_n[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder1|decOut_n[3]~8_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\ & (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\ $ 
-- (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\,
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\,
	combout => \decoder1|decOut_n[3]~8_combout\);

-- Location: LCCOMB_X73_Y7_N10
\decoder1|decOut_n[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder1|decOut_n[3]~9_combout\ = (\muxShowModeTemp|s_onOff~q\ & !\decoder1|decOut_n[3]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|s_onOff~q\,
	datad => \decoder1|decOut_n[3]~8_combout\,
	combout => \decoder1|decOut_n[3]~9_combout\);

-- Location: LCCOMB_X73_Y7_N26
\decoder1|decOut_n[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder1|decOut_n[3]~12_combout\ = (\decoder1|decOut_n[6]~11_combout\ & (\decoder1|Equal0~0_combout\)) # (!\decoder1|decOut_n[6]~11_combout\ & (((\decoder1|decOut_n[3]~7_combout\) # (!\decoder1|decOut_n[3]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder1|Equal0~0_combout\,
	datab => \decoder1|decOut_n[3]~7_combout\,
	datac => \decoder1|decOut_n[6]~11_combout\,
	datad => \decoder1|decOut_n[3]~9_combout\,
	combout => \decoder1|decOut_n[3]~12_combout\);

-- Location: LCCOMB_X73_Y7_N8
\decoder1|decOut_n~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder1|decOut_n~13_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\ & (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\))) # 
-- (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\ & ((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\ & ((!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\))) # 
-- (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\,
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\,
	combout => \decoder1|decOut_n~13_combout\);

-- Location: LCCOMB_X73_Y4_N2
\decoder1|decOut_n~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder1|decOut_n~14_combout\ = (\decoder1|decOut_n~13_combout\) # (!\muxShowModeTemp|s_onOff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|s_onOff~q\,
	datad => \decoder1|decOut_n~13_combout\,
	combout => \decoder1|decOut_n~14_combout\);

-- Location: LCCOMB_X73_Y7_N6
\decoder1|decOut_n~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder1|decOut_n~15_combout\ = (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\ $ (((\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\) # 
-- (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\))))) # (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\ & 
-- (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\ & !\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\,
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\,
	combout => \decoder1|decOut_n~15_combout\);

-- Location: LCCOMB_X73_Y4_N0
\decoder1|decOut_n~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder1|decOut_n~16_combout\ = (\decoder1|decOut_n~15_combout\) # (!\muxShowModeTemp|s_onOff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|s_onOff~q\,
	datad => \decoder1|decOut_n~15_combout\,
	combout => \decoder1|decOut_n~16_combout\);

-- Location: LCCOMB_X73_Y7_N16
\decoder1|decOut_n[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder1|decOut_n[6]~17_combout\ = (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\ & (!\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\ & (\bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\ 
-- & \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[72]~59_combout\,
	datab => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[73]~60_combout\,
	datac => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[75]~58_combout\,
	datad => \bit9BCD|Mod1|auto_generated|divider|divider|StageOut[74]~61_combout\,
	combout => \decoder1|decOut_n[6]~17_combout\);

-- Location: LCCOMB_X73_Y7_N18
\decoder1|decOut_n[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder1|decOut_n[6]~18_combout\ = (\decoder1|decOut_n[6]~11_combout\ & (!\decoder1|Equal0~0_combout\)) # (!\decoder1|decOut_n[6]~11_combout\ & (((\decoder1|decOut_n[6]~17_combout\) # (!\decoder1|decOut_n[3]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder1|Equal0~0_combout\,
	datab => \decoder1|decOut_n[6]~17_combout\,
	datac => \decoder1|decOut_n[6]~11_combout\,
	datad => \decoder1|decOut_n[3]~9_combout\,
	combout => \decoder1|decOut_n[6]~18_combout\);

-- Location: LCCOMB_X82_Y21_N30
\muxShowModeTemp|tempOut[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|tempOut[0]~8_combout\ = (\tempMode|mode\(0) & (((\tempMode|mode\(1))))) # (!\tempMode|mode\(0) & ((\tempMode|mode\(1) & ((\changeTemp|tempEconomy\(0)))) # (!\tempMode|mode\(1) & (\ambiente|s_tempAmb\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempMode|mode\(0),
	datab => \ambiente|s_tempAmb\(0),
	datac => \changeTemp|tempEconomy\(0),
	datad => \tempMode|mode\(1),
	combout => \muxShowModeTemp|tempOut[0]~8_combout\);

-- Location: LCCOMB_X82_Y21_N26
\muxShowModeTemp|tempOut[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxShowModeTemp|tempOut\(0) = (\tempMode|mode\(0) & ((\muxShowModeTemp|tempOut[0]~8_combout\ & (\changeTemp|tempFrezze\(0))) # (!\muxShowModeTemp|tempOut[0]~8_combout\ & ((\changeTemp|tempComfort\(0)))))) # (!\tempMode|mode\(0) & 
-- (((\muxShowModeTemp|tempOut[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempMode|mode\(0),
	datab => \changeTemp|tempFrezze\(0),
	datac => \muxShowModeTemp|tempOut[0]~8_combout\,
	datad => \changeTemp|tempComfort\(0),
	combout => \muxShowModeTemp|tempOut\(0));

-- Location: LCCOMB_X84_Y20_N0
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \muxShowModeTemp|tempOut\(6) $ (VCC)
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\muxShowModeTemp|tempOut\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(6),
	datad => VCC,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X84_Y20_N2
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\muxShowModeTemp|tempOut\(7) & (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\muxShowModeTemp|tempOut\(7) & 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\muxShowModeTemp|tempOut\(7) & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(7),
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X84_Y20_N4
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\muxShowModeTemp|tempOut\(8) & (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\muxShowModeTemp|tempOut\(8) & 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\muxShowModeTemp|tempOut\(8) & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|tempOut\(8),
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X84_Y20_N6
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X84_Y19_N14
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[30]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[30]~73_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[30]~73_combout\);

-- Location: LCCOMB_X84_Y19_N20
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[30]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[30]~72_combout\ = (\muxShowModeTemp|tempOut\(8) & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|tempOut\(8),
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[30]~72_combout\);

-- Location: LCCOMB_X84_Y19_N10
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[29]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[29]~75_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[29]~75_combout\);

-- Location: LCCOMB_X84_Y19_N4
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[29]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[29]~74_combout\ = (\muxShowModeTemp|tempOut\(7) & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|tempOut\(7),
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[29]~74_combout\);

-- Location: LCCOMB_X84_Y19_N6
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[28]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[28]~77_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[28]~77_combout\);

-- Location: LCCOMB_X84_Y19_N16
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[28]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[28]~76_combout\ = (\muxShowModeTemp|tempOut\(6) & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|tempOut\(6),
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[28]~76_combout\);

-- Location: LCCOMB_X84_Y19_N2
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[27]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[27]~79_combout\ = (\muxShowModeTemp|tempOut\(5) & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|tempOut\(5),
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[27]~79_combout\);

-- Location: LCCOMB_X84_Y19_N8
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[27]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[27]~78_combout\ = (\muxShowModeTemp|tempOut\(5) & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|tempOut\(5),
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[27]~78_combout\);

-- Location: LCCOMB_X84_Y19_N22
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[27]~79_combout\) # (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[27]~78_combout\)))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[27]~79_combout\) # (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[27]~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[27]~79_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[27]~78_combout\,
	datad => VCC,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X84_Y19_N24
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[28]~77_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[28]~76_combout\)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[28]~77_combout\ & 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[28]~76_combout\)))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[28]~77_combout\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[28]~76_combout\ & 
-- !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[28]~77_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[28]~76_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X84_Y19_N26
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[29]~75_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[29]~74_combout\)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[29]~75_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[29]~74_combout\)))))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[29]~75_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[29]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[29]~75_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[29]~74_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X84_Y19_N28
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[30]~73_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[30]~72_combout\)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[30]~73_combout\ & 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[30]~72_combout\)))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[30]~73_combout\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[30]~72_combout\ & 
-- !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[30]~73_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[30]~72_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X84_Y19_N30
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X84_Y19_N0
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[40]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[40]~129_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\muxShowModeTemp|tempOut\(8))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(8),
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[40]~129_combout\);

-- Location: LCCOMB_X80_Y19_N20
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[40]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[40]~80_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[40]~80_combout\);

-- Location: LCCOMB_X80_Y19_N22
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[39]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[39]~81_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[39]~81_combout\);

-- Location: LCCOMB_X84_Y19_N18
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[39]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[39]~130_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\muxShowModeTemp|tempOut\(7)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \muxShowModeTemp|tempOut\(7),
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[39]~130_combout\);

-- Location: LCCOMB_X84_Y19_N12
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[38]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[38]~131_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\muxShowModeTemp|tempOut\(6)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \muxShowModeTemp|tempOut\(6),
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[38]~131_combout\);

-- Location: LCCOMB_X80_Y19_N24
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[38]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[38]~82_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[38]~82_combout\);

-- Location: LCCOMB_X80_Y19_N26
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[37]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[37]~83_combout\ = (\muxShowModeTemp|tempOut\(5) & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|tempOut\(5),
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[37]~83_combout\);

-- Location: LCCOMB_X81_Y19_N8
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[37]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[37]~84_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[37]~84_combout\);

-- Location: LCCOMB_X80_Y19_N30
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[36]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[36]~86_combout\ = (\muxShowModeTemp|tempOut\(4) & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|tempOut\(4),
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[36]~86_combout\);

-- Location: LCCOMB_X80_Y19_N28
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[36]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[36]~85_combout\ = (\muxShowModeTemp|tempOut\(4) & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|tempOut\(4),
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[36]~85_combout\);

-- Location: LCCOMB_X80_Y19_N0
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[36]~86_combout\) # (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[36]~85_combout\)))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[36]~86_combout\) # (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[36]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[36]~86_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[36]~85_combout\,
	datad => VCC,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X80_Y19_N2
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[37]~83_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[37]~84_combout\)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[37]~83_combout\ & 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[37]~84_combout\)))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[37]~83_combout\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[37]~84_combout\ & 
-- !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[37]~83_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[37]~84_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X80_Y19_N4
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[38]~131_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[38]~82_combout\)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[38]~131_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[38]~82_combout\)))))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[38]~131_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[38]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[38]~131_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[38]~82_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X80_Y19_N6
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[39]~81_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[39]~130_combout\)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[39]~81_combout\ & 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[39]~130_combout\)))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[39]~81_combout\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[39]~130_combout\ & 
-- !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[39]~81_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[39]~130_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X80_Y19_N8
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[40]~129_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[40]~80_combout\))))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[40]~129_combout\) # 
-- ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[40]~80_combout\) # (GND))))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[40]~129_combout\) # ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[40]~80_combout\) # 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[40]~129_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[40]~80_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X80_Y19_N10
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X80_Y19_N14
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[50]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[50]~117_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[40]~129_combout\) # 
-- ((!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[40]~129_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[50]~117_combout\);

-- Location: LCCOMB_X81_Y19_N2
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[50]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[50]~87_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[50]~87_combout\);

-- Location: LCCOMB_X80_Y19_N16
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[49]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[49]~118_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[39]~130_combout\) # 
-- ((\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[39]~130_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[49]~118_combout\);

-- Location: LCCOMB_X82_Y19_N24
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[49]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[49]~88_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[49]~88_combout\);

-- Location: LCCOMB_X81_Y19_N12
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[48]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[48]~89_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[48]~89_combout\);

-- Location: LCCOMB_X80_Y19_N18
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[48]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[48]~119_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[38]~131_combout\) # 
-- ((\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[38]~131_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[48]~119_combout\);

-- Location: LCCOMB_X81_Y19_N30
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[47]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[47]~132_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\muxShowModeTemp|tempOut\(5)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \muxShowModeTemp|tempOut\(5),
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[47]~132_combout\);

-- Location: LCCOMB_X81_Y19_N10
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[47]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[47]~90_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[47]~90_combout\);

-- Location: LCCOMB_X80_Y19_N12
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[46]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[46]~92_combout\ = (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[46]~92_combout\);

-- Location: LCCOMB_X82_Y19_N22
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[46]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[46]~91_combout\ = (\muxShowModeTemp|tempOut\(4) & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|tempOut\(4),
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[46]~91_combout\);

-- Location: LCCOMB_X82_Y19_N4
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[45]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[45]~94_combout\ = (\muxShowModeTemp|tempOut\(3) & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(3),
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[45]~94_combout\);

-- Location: LCCOMB_X81_Y19_N0
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[45]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[45]~93_combout\ = (\muxShowModeTemp|tempOut\(3) & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(3),
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[45]~93_combout\);

-- Location: LCCOMB_X81_Y19_N14
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[45]~94_combout\) # (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[45]~93_combout\)))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[45]~94_combout\) # (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[45]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[45]~94_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[45]~93_combout\,
	datad => VCC,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X81_Y19_N16
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[46]~92_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[46]~91_combout\)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[46]~92_combout\ & 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[46]~91_combout\)))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[46]~92_combout\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[46]~91_combout\ & 
-- !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[46]~92_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[46]~91_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X81_Y19_N18
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[47]~132_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[47]~90_combout\)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[47]~132_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[47]~90_combout\)))))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[47]~132_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[47]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[47]~132_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[47]~90_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X81_Y19_N20
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[48]~89_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[48]~119_combout\)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[48]~89_combout\ & 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[48]~119_combout\)))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[48]~89_combout\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[48]~119_combout\ & 
-- !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[48]~89_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[48]~119_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X81_Y19_N22
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[49]~118_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[49]~88_combout\))))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[49]~118_combout\) # 
-- ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[49]~88_combout\) # (GND))))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[49]~118_combout\) # ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[49]~88_combout\) # 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[49]~118_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[49]~88_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X81_Y19_N24
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[50]~117_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[50]~87_combout\)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[50]~117_combout\ & 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[50]~87_combout\)))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[50]~117_combout\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[50]~87_combout\ & 
-- !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[50]~117_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[50]~87_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X81_Y19_N26
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X86_Y19_N8
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[54]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[54]~102_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \muxShowModeTemp|tempOut\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \muxShowModeTemp|tempOut\(2),
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[54]~102_combout\);

-- Location: LCCOMB_X86_Y19_N10
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[54]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[54]~103_combout\ = (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \muxShowModeTemp|tempOut\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \muxShowModeTemp|tempOut\(2),
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[54]~103_combout\);

-- Location: LCCOMB_X83_Y19_N8
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[54]~102_combout\) # (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[54]~103_combout\)))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[54]~102_combout\) # (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[54]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[54]~102_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[54]~103_combout\,
	datad => VCC,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X81_Y19_N6
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[60]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[60]~120_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[50]~117_combout\) # 
-- ((\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[50]~117_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[60]~120_combout\);

-- Location: LCCOMB_X82_Y19_N30
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[60]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[60]~95_combout\ = (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[60]~95_combout\);

-- Location: LCCOMB_X82_Y19_N10
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[59]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[59]~121_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[49]~118_combout\) # 
-- ((!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[49]~118_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[59]~121_combout\);

-- Location: LCCOMB_X82_Y19_N20
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[59]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\ = (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\);

-- Location: LCCOMB_X82_Y19_N2
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[58]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\ = (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\);

-- Location: LCCOMB_X81_Y19_N4
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[58]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[58]~122_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[48]~119_combout\) # 
-- ((\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[48]~119_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[58]~122_combout\);

-- Location: LCCOMB_X81_Y19_N28
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[57]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[57]~123_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[47]~132_combout\) # 
-- ((\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[47]~132_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[57]~123_combout\);

-- Location: LCCOMB_X83_Y19_N24
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[57]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[57]~98_combout\ = (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[57]~98_combout\);

-- Location: LCCOMB_X82_Y19_N16
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[56]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[56]~133_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (\muxShowModeTemp|tempOut\(4))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \muxShowModeTemp|tempOut\(4),
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[56]~133_combout\);

-- Location: LCCOMB_X82_Y19_N28
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[56]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[56]~99_combout\ = (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[56]~99_combout\);

-- Location: LCCOMB_X82_Y19_N0
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[55]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[55]~101_combout\ = (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[55]~101_combout\);

-- Location: LCCOMB_X82_Y19_N6
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[55]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[55]~100_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \muxShowModeTemp|tempOut\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \muxShowModeTemp|tempOut\(3),
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[55]~100_combout\);

-- Location: LCCOMB_X83_Y19_N10
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[55]~101_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[55]~100_combout\)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[55]~101_combout\ & 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[55]~100_combout\)))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[55]~101_combout\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[55]~100_combout\ & 
-- !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[55]~101_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[55]~100_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X83_Y19_N12
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[56]~133_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[56]~99_combout\)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[56]~133_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[56]~99_combout\)))))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[56]~133_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[56]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[56]~133_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[56]~99_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X83_Y19_N14
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[57]~123_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[57]~98_combout\)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[57]~123_combout\ & 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[57]~98_combout\)))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[57]~123_combout\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[57]~98_combout\ & 
-- !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[57]~123_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[57]~98_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X83_Y19_N16
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[58]~122_combout\))))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\) # 
-- ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[58]~122_combout\) # (GND))))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\) # ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[58]~122_combout\) # 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[58]~122_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X83_Y19_N18
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[59]~121_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[59]~121_combout\ & 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\)))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[59]~121_combout\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\ & 
-- !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[59]~121_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X83_Y19_N20
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[60]~120_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[60]~95_combout\))))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[60]~120_combout\) # 
-- ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[60]~95_combout\) # (GND))))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[60]~120_combout\) # ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[60]~95_combout\) # 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[60]~120_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[60]~95_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X83_Y19_N22
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X83_Y19_N28
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[64]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[64]~106_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[64]~106_combout\);

-- Location: LCCOMB_X83_Y15_N0
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[64]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[64]~105_combout\ = (\muxShowModeTemp|tempOut\(2) & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxShowModeTemp|tempOut\(2),
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[64]~105_combout\);

-- Location: LCCOMB_X83_Y15_N10
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[63]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[63]~107_combout\ = (\muxShowModeTemp|tempOut\(1) & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|tempOut\(1),
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[63]~107_combout\);

-- Location: LCCOMB_X83_Y15_N4
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[63]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[63]~108_combout\ = (\muxShowModeTemp|tempOut\(1) & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|tempOut\(1),
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[63]~108_combout\);

-- Location: LCCOMB_X83_Y15_N14
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[63]~107_combout\) # (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[63]~108_combout\)))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[63]~107_combout\) # (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[63]~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[63]~107_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[63]~108_combout\,
	datad => VCC,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X83_Y15_N16
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[64]~106_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[64]~105_combout\)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[64]~106_combout\ & 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[64]~105_combout\)))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[64]~106_combout\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[64]~105_combout\ & 
-- !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[64]~106_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[64]~105_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X82_Y19_N12
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[70]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[70]~124_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[60]~120_combout\) # 
-- ((\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[60]~120_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[70]~124_combout\);

-- Location: LCCOMB_X83_Y19_N30
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[70]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[70]~109_combout\ = (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[70]~109_combout\);

-- Location: LCCOMB_X83_Y15_N6
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[69]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[69]~110_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[69]~110_combout\);

-- Location: LCCOMB_X82_Y19_N26
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[69]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[69]~125_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[59]~121_combout\) # 
-- ((\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[59]~121_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[69]~125_combout\);

-- Location: LCCOMB_X83_Y19_N0
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[68]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[68]~111_combout\ = (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[68]~111_combout\);

-- Location: LCCOMB_X82_Y19_N8
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[68]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[68]~126_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[58]~122_combout\) # 
-- ((!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[58]~122_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[68]~126_combout\);

-- Location: LCCOMB_X83_Y19_N26
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[67]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[67]~127_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[57]~123_combout\) # 
-- ((!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[57]~123_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[67]~127_combout\);

-- Location: LCCOMB_X83_Y19_N2
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[67]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[67]~112_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[67]~112_combout\);

-- Location: LCCOMB_X82_Y19_N18
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[66]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[66]~128_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[56]~133_combout\) # 
-- ((!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[56]~133_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[66]~128_combout\);

-- Location: LCCOMB_X83_Y19_N4
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[66]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\ = (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\);

-- Location: LCCOMB_X82_Y19_N14
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[65]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[65]~134_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (\muxShowModeTemp|tempOut\(3))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(3),
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[65]~134_combout\);

-- Location: LCCOMB_X83_Y19_N6
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[65]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[65]~104_combout\ = (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[65]~104_combout\);

-- Location: LCCOMB_X83_Y15_N18
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[65]~134_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[65]~104_combout\)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[65]~134_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[65]~104_combout\)))))
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[65]~134_combout\) # 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[65]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[65]~134_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[65]~104_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X83_Y15_N20
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[66]~128_combout\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\ & 
-- !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[66]~128_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X83_Y15_N22
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ = CARRY((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[67]~127_combout\) # ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[67]~112_combout\) # 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[67]~127_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[67]~112_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\);

-- Location: LCCOMB_X83_Y15_N24
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\ = CARRY((!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[68]~111_combout\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[68]~126_combout\ & 
-- !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[68]~111_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[68]~126_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\);

-- Location: LCCOMB_X83_Y15_N26
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\ = CARRY((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[69]~110_combout\) # ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[69]~125_combout\) # 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[69]~110_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[69]~125_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\);

-- Location: LCCOMB_X83_Y15_N28
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\ = CARRY((!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[70]~124_combout\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[70]~109_combout\ & 
-- !\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[70]~124_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[70]~109_combout\,
	datad => VCC,
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\,
	cout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\);

-- Location: LCCOMB_X83_Y15_N30
\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X83_Y15_N12
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[64]~106_combout\) # 
-- ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[64]~105_combout\)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (((\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[64]~106_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[64]~105_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\);

-- Location: LCCOMB_X83_Y15_N2
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\muxShowModeTemp|tempOut\(1))) # 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \muxShowModeTemp|tempOut\(1),
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\);

-- Location: LCCOMB_X83_Y15_N8
\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[65]~134_combout\) # 
-- ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[65]~104_combout\)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (((\bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[65]~134_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[65]~104_combout\,
	combout => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\);

-- Location: LCCOMB_X77_Y10_N24
\decoder0|decOut_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder0|decOut_n~0_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\ & (\muxShowModeTemp|tempOut\(0) $ 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\ & (\muxShowModeTemp|tempOut\(0) & 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\ $ (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(0),
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\,
	combout => \decoder0|decOut_n~0_combout\);

-- Location: LCCOMB_X77_Y7_N14
\decoder0|decOut_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder0|decOut_n~1_combout\ = (\decoder0|decOut_n~0_combout\) # (!\muxShowModeTemp|s_onOff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|s_onOff~q\,
	datad => \decoder0|decOut_n~0_combout\,
	combout => \decoder0|decOut_n~1_combout\);

-- Location: LCCOMB_X77_Y10_N4
\decoder0|decOut_n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder0|decOut_n~3_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\ & (\muxShowModeTemp|tempOut\(0) $ 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\)))) # (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\ & (\muxShowModeTemp|tempOut\(0) & 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\ & \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(0),
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\,
	combout => \decoder0|decOut_n~3_combout\);

-- Location: LCCOMB_X77_Y10_N6
\decoder0|decOut_n~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder0|decOut_n~2_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\ & (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\) # 
-- (!\muxShowModeTemp|tempOut\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(0),
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\,
	combout => \decoder0|decOut_n~2_combout\);

-- Location: LCCOMB_X77_Y7_N24
\decoder0|decOut_n~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder0|decOut_n~4_combout\ = (\decoder0|decOut_n~3_combout\) # ((\decoder0|decOut_n~2_combout\) # (!\muxShowModeTemp|s_onOff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \decoder0|decOut_n~3_combout\,
	datac => \muxShowModeTemp|s_onOff~q\,
	datad => \decoder0|decOut_n~2_combout\,
	combout => \decoder0|decOut_n~4_combout\);

-- Location: LCCOMB_X77_Y10_N14
\decoder0|decOut_n[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder0|decOut_n[3]~5_combout\ = (!\muxShowModeTemp|tempOut\(0) & (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(0),
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\,
	combout => \decoder0|decOut_n[3]~5_combout\);

-- Location: LCCOMB_X77_Y7_N26
\decoder0|decOut_n~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder0|decOut_n~6_combout\ = ((\decoder0|decOut_n~2_combout\) # ((\decoder0|decOut_n[3]~5_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\))) # (!\muxShowModeTemp|s_onOff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder0|decOut_n[3]~5_combout\,
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\,
	datac => \muxShowModeTemp|s_onOff~q\,
	datad => \decoder0|decOut_n~2_combout\,
	combout => \decoder0|decOut_n~6_combout\);

-- Location: LCCOMB_X77_Y10_N2
\decoder0|decOut_n[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder0|decOut_n[3]~7_combout\ = (!\muxShowModeTemp|tempOut\(0) & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(0),
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\,
	combout => \decoder0|decOut_n[3]~7_combout\);

-- Location: LCCOMB_X77_Y10_N20
\decoder0|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder0|Equal0~0_combout\ = (\muxShowModeTemp|tempOut\(0) & (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\ & (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\ & 
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(0),
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\,
	combout => \decoder0|Equal0~0_combout\);

-- Location: LCCOMB_X77_Y10_N30
\decoder0|decOut_n[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder0|decOut_n[3]~11_combout\ = (\muxShowModeTemp|s_onOff~q\ & ((\decoder0|Equal0~0_combout\) # ((\decoder0|decOut_n[3]~7_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|s_onOff~q\,
	datab => \decoder0|decOut_n[3]~7_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\,
	datad => \decoder0|Equal0~0_combout\,
	combout => \decoder0|decOut_n[3]~11_combout\);

-- Location: LCCOMB_X77_Y10_N12
\decoder0|decOut_n[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder0|decOut_n[3]~8_combout\ = (!\muxShowModeTemp|tempOut\(0) & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\ & (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\ & 
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(0),
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\,
	combout => \decoder0|decOut_n[3]~8_combout\);

-- Location: LCCOMB_X77_Y10_N10
\decoder0|decOut_n[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder0|decOut_n[3]~9_combout\ = (\muxShowModeTemp|tempOut\(0) & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\ & (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\ $ 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(0),
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\,
	combout => \decoder0|decOut_n[3]~9_combout\);

-- Location: LCCOMB_X77_Y10_N8
\decoder0|decOut_n[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder0|decOut_n[3]~10_combout\ = (\decoder0|decOut_n[3]~8_combout\) # ((\decoder0|decOut_n[3]~7_combout\) # ((\decoder0|decOut_n[3]~9_combout\) # (!\muxShowModeTemp|s_onOff~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder0|decOut_n[3]~8_combout\,
	datab => \decoder0|decOut_n[3]~7_combout\,
	datac => \muxShowModeTemp|s_onOff~q\,
	datad => \decoder0|decOut_n[3]~9_combout\,
	combout => \decoder0|decOut_n[3]~10_combout\);

-- Location: LCCOMB_X77_Y10_N28
\decoder0|decOut_n[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder0|decOut_n[3]~12_combout\ = (\decoder0|decOut_n[3]~11_combout\ & (\decoder0|Equal0~0_combout\)) # (!\decoder0|decOut_n[3]~11_combout\ & ((\decoder0|decOut_n[3]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder0|decOut_n[3]~11_combout\,
	datab => \decoder0|Equal0~0_combout\,
	datac => \decoder0|decOut_n[3]~10_combout\,
	combout => \decoder0|decOut_n[3]~12_combout\);

-- Location: LCCOMB_X77_Y10_N26
\decoder0|decOut_n~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder0|decOut_n~13_combout\ = (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\ & (\muxShowModeTemp|tempOut\(0) & ((!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\)))) # 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\ & ((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\ & ((!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\))) # 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\ & (\muxShowModeTemp|tempOut\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(0),
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\,
	combout => \decoder0|decOut_n~13_combout\);

-- Location: LCCOMB_X77_Y7_N4
\decoder0|decOut_n~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder0|decOut_n~14_combout\ = (\decoder0|decOut_n~13_combout\) # (!\muxShowModeTemp|s_onOff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|s_onOff~q\,
	datad => \decoder0|decOut_n~13_combout\,
	combout => \decoder0|decOut_n~14_combout\);

-- Location: LCCOMB_X77_Y10_N16
\decoder0|decOut_n~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder0|decOut_n~15_combout\ = (\muxShowModeTemp|tempOut\(0) & (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\ $ (((\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\) # 
-- (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\))))) # (!\muxShowModeTemp|tempOut\(0) & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\ & 
-- (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\ & !\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(0),
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\,
	combout => \decoder0|decOut_n~15_combout\);

-- Location: LCCOMB_X77_Y7_N6
\decoder0|decOut_n~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder0|decOut_n~16_combout\ = (\decoder0|decOut_n~15_combout\) # (!\muxShowModeTemp|s_onOff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|s_onOff~q\,
	datad => \decoder0|decOut_n~15_combout\,
	combout => \decoder0|decOut_n~16_combout\);

-- Location: LCCOMB_X77_Y10_N0
\decoder0|decOut_n[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder0|decOut_n[3]~18_combout\ = (\muxShowModeTemp|s_onOff~q\ & !\decoder0|decOut_n[3]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxShowModeTemp|s_onOff~q\,
	datad => \decoder0|decOut_n[3]~9_combout\,
	combout => \decoder0|decOut_n[3]~18_combout\);

-- Location: LCCOMB_X77_Y10_N22
\decoder0|decOut_n[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder0|decOut_n[6]~17_combout\ = (!\muxShowModeTemp|tempOut\(0) & (\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\ & (!\bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\ & 
-- \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxShowModeTemp|tempOut\(0),
	datab => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[74]~116_combout\,
	datac => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[73]~115_combout\,
	datad => \bit9BCD|Mod0|auto_generated|divider|divider|StageOut[75]~114_combout\,
	combout => \decoder0|decOut_n[6]~17_combout\);

-- Location: LCCOMB_X77_Y10_N18
\decoder0|decOut_n[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \decoder0|decOut_n[6]~19_combout\ = (\decoder0|decOut_n[3]~11_combout\ & (((!\decoder0|Equal0~0_combout\)))) # (!\decoder0|decOut_n[3]~11_combout\ & (((\decoder0|decOut_n[6]~17_combout\)) # (!\decoder0|decOut_n[3]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder0|decOut_n[3]~11_combout\,
	datab => \decoder0|decOut_n[3]~18_combout\,
	datac => \decoder0|decOut_n[6]~17_combout\,
	datad => \decoder0|Equal0~0_combout\,
	combout => \decoder0|decOut_n[6]~19_combout\);

-- Location: LCCOMB_X89_Y18_N4
\bin3|decOut_n~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin3|decOut_n~2_combout\ = (\clock24|hours_count\(3)) # ((\clock24|hours_count\(4) & ((\clock24|hours_count\(2)) # (\clock24|hours_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(2),
	datab => \clock24|hours_count\(3),
	datac => \clock24|hours_count\(4),
	datad => \clock24|hours_count\(1),
	combout => \bin3|decOut_n~2_combout\);

-- Location: LCCOMB_X99_Y24_N6
\blinkClk|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~0_combout\ = \blinkClk|s_count\(0) $ (VCC)
-- \blinkClk|Add0~1\ = CARRY(\blinkClk|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(0),
	datad => VCC,
	combout => \blinkClk|Add0~0_combout\,
	cout => \blinkClk|Add0~1\);

-- Location: LCCOMB_X98_Y24_N20
\blinkClk|s_count[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|s_count[5]~11_combout\ = \modeClk|mode\(0) $ (!\modeClk|mode\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \modeClk|mode\(0),
	datad => \modeClk|mode\(1),
	combout => \blinkClk|s_count[5]~11_combout\);

-- Location: FF_X99_Y24_N7
\blinkClk|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|Add0~0_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(0));

-- Location: LCCOMB_X99_Y24_N8
\blinkClk|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~2_combout\ = (\blinkClk|s_count\(1) & (!\blinkClk|Add0~1\)) # (!\blinkClk|s_count\(1) & ((\blinkClk|Add0~1\) # (GND)))
-- \blinkClk|Add0~3\ = CARRY((!\blinkClk|Add0~1\) # (!\blinkClk|s_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blinkClk|s_count\(1),
	datad => VCC,
	cin => \blinkClk|Add0~1\,
	combout => \blinkClk|Add0~2_combout\,
	cout => \blinkClk|Add0~3\);

-- Location: FF_X99_Y24_N9
\blinkClk|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|Add0~2_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(1));

-- Location: LCCOMB_X99_Y24_N10
\blinkClk|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~4_combout\ = (\blinkClk|s_count\(2) & (\blinkClk|Add0~3\ $ (GND))) # (!\blinkClk|s_count\(2) & (!\blinkClk|Add0~3\ & VCC))
-- \blinkClk|Add0~5\ = CARRY((\blinkClk|s_count\(2) & !\blinkClk|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(2),
	datad => VCC,
	cin => \blinkClk|Add0~3\,
	combout => \blinkClk|Add0~4_combout\,
	cout => \blinkClk|Add0~5\);

-- Location: FF_X99_Y24_N11
\blinkClk|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|Add0~4_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(2));

-- Location: LCCOMB_X99_Y24_N12
\blinkClk|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~6_combout\ = (\blinkClk|s_count\(3) & (!\blinkClk|Add0~5\)) # (!\blinkClk|s_count\(3) & ((\blinkClk|Add0~5\) # (GND)))
-- \blinkClk|Add0~7\ = CARRY((!\blinkClk|Add0~5\) # (!\blinkClk|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(3),
	datad => VCC,
	cin => \blinkClk|Add0~5\,
	combout => \blinkClk|Add0~6_combout\,
	cout => \blinkClk|Add0~7\);

-- Location: FF_X99_Y24_N13
\blinkClk|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|Add0~6_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(3));

-- Location: LCCOMB_X99_Y24_N14
\blinkClk|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~8_combout\ = (\blinkClk|s_count\(4) & (\blinkClk|Add0~7\ $ (GND))) # (!\blinkClk|s_count\(4) & (!\blinkClk|Add0~7\ & VCC))
-- \blinkClk|Add0~9\ = CARRY((\blinkClk|s_count\(4) & !\blinkClk|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blinkClk|s_count\(4),
	datad => VCC,
	cin => \blinkClk|Add0~7\,
	combout => \blinkClk|Add0~8_combout\,
	cout => \blinkClk|Add0~9\);

-- Location: FF_X99_Y24_N15
\blinkClk|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|Add0~8_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(4));

-- Location: LCCOMB_X99_Y24_N16
\blinkClk|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~10_combout\ = (\blinkClk|s_count\(5) & (!\blinkClk|Add0~9\)) # (!\blinkClk|s_count\(5) & ((\blinkClk|Add0~9\) # (GND)))
-- \blinkClk|Add0~11\ = CARRY((!\blinkClk|Add0~9\) # (!\blinkClk|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blinkClk|s_count\(5),
	datad => VCC,
	cin => \blinkClk|Add0~9\,
	combout => \blinkClk|Add0~10_combout\,
	cout => \blinkClk|Add0~11\);

-- Location: FF_X99_Y24_N17
\blinkClk|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|Add0~10_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(5));

-- Location: LCCOMB_X98_Y24_N14
\blinkClk|Equal3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Equal3~3_combout\ = (!\blinkClk|s_count\(3) & (!\blinkClk|s_count\(4) & (!\blinkClk|s_count\(2) & !\blinkClk|s_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(3),
	datab => \blinkClk|s_count\(4),
	datac => \blinkClk|s_count\(2),
	datad => \blinkClk|s_count\(5),
	combout => \blinkClk|Equal3~3_combout\);

-- Location: LCCOMB_X99_Y24_N18
\blinkClk|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~12_combout\ = (\blinkClk|s_count\(6) & (\blinkClk|Add0~11\ $ (GND))) # (!\blinkClk|s_count\(6) & (!\blinkClk|Add0~11\ & VCC))
-- \blinkClk|Add0~13\ = CARRY((\blinkClk|s_count\(6) & !\blinkClk|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blinkClk|s_count\(6),
	datad => VCC,
	cin => \blinkClk|Add0~11\,
	combout => \blinkClk|Add0~12_combout\,
	cout => \blinkClk|Add0~13\);

-- Location: FF_X99_Y24_N19
\blinkClk|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|Add0~12_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(6));

-- Location: LCCOMB_X98_Y24_N30
\blinkClk|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Equal4~0_combout\ = (\blinkClk|s_count\(3) & (\blinkClk|s_count\(4) & (\blinkClk|s_count\(2) & \blinkClk|s_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(3),
	datab => \blinkClk|s_count\(4),
	datac => \blinkClk|s_count\(2),
	datad => \blinkClk|s_count\(5),
	combout => \blinkClk|Equal4~0_combout\);

-- Location: LCCOMB_X99_Y24_N20
\blinkClk|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~14_combout\ = (\blinkClk|s_count\(7) & (!\blinkClk|Add0~13\)) # (!\blinkClk|s_count\(7) & ((\blinkClk|Add0~13\) # (GND)))
-- \blinkClk|Add0~15\ = CARRY((!\blinkClk|Add0~13\) # (!\blinkClk|s_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blinkClk|s_count\(7),
	datad => VCC,
	cin => \blinkClk|Add0~13\,
	combout => \blinkClk|Add0~14_combout\,
	cout => \blinkClk|Add0~15\);

-- Location: LCCOMB_X99_Y24_N22
\blinkClk|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~16_combout\ = (\blinkClk|s_count\(8) & (\blinkClk|Add0~15\ $ (GND))) # (!\blinkClk|s_count\(8) & (!\blinkClk|Add0~15\ & VCC))
-- \blinkClk|Add0~17\ = CARRY((\blinkClk|s_count\(8) & !\blinkClk|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(8),
	datad => VCC,
	cin => \blinkClk|Add0~15\,
	combout => \blinkClk|Add0~16_combout\,
	cout => \blinkClk|Add0~17\);

-- Location: FF_X99_Y24_N23
\blinkClk|s_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|Add0~16_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(8));

-- Location: LCCOMB_X99_Y24_N24
\blinkClk|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~18_combout\ = (\blinkClk|s_count\(9) & (!\blinkClk|Add0~17\)) # (!\blinkClk|s_count\(9) & ((\blinkClk|Add0~17\) # (GND)))
-- \blinkClk|Add0~19\ = CARRY((!\blinkClk|Add0~17\) # (!\blinkClk|s_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blinkClk|s_count\(9),
	datad => VCC,
	cin => \blinkClk|Add0~17\,
	combout => \blinkClk|Add0~18_combout\,
	cout => \blinkClk|Add0~19\);

-- Location: FF_X99_Y24_N25
\blinkClk|s_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|Add0~18_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(9));

-- Location: LCCOMB_X99_Y24_N26
\blinkClk|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~20_combout\ = (\blinkClk|s_count\(10) & (\blinkClk|Add0~19\ $ (GND))) # (!\blinkClk|s_count\(10) & (!\blinkClk|Add0~19\ & VCC))
-- \blinkClk|Add0~21\ = CARRY((\blinkClk|s_count\(10) & !\blinkClk|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(10),
	datad => VCC,
	cin => \blinkClk|Add0~19\,
	combout => \blinkClk|Add0~20_combout\,
	cout => \blinkClk|Add0~21\);

-- Location: FF_X99_Y24_N27
\blinkClk|s_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|Add0~20_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(10));

-- Location: LCCOMB_X99_Y24_N28
\blinkClk|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~22_combout\ = (\blinkClk|s_count\(11) & (!\blinkClk|Add0~21\)) # (!\blinkClk|s_count\(11) & ((\blinkClk|Add0~21\) # (GND)))
-- \blinkClk|Add0~23\ = CARRY((!\blinkClk|Add0~21\) # (!\blinkClk|s_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blinkClk|s_count\(11),
	datad => VCC,
	cin => \blinkClk|Add0~21\,
	combout => \blinkClk|Add0~22_combout\,
	cout => \blinkClk|Add0~23\);

-- Location: FF_X99_Y24_N29
\blinkClk|s_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|Add0~22_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(11));

-- Location: LCCOMB_X99_Y24_N30
\blinkClk|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~24_combout\ = (\blinkClk|s_count\(12) & (\blinkClk|Add0~23\ $ (GND))) # (!\blinkClk|s_count\(12) & (!\blinkClk|Add0~23\ & VCC))
-- \blinkClk|Add0~25\ = CARRY((\blinkClk|s_count\(12) & !\blinkClk|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blinkClk|s_count\(12),
	datad => VCC,
	cin => \blinkClk|Add0~23\,
	combout => \blinkClk|Add0~24_combout\,
	cout => \blinkClk|Add0~25\);

-- Location: LCCOMB_X98_Y23_N12
\blinkClk|s_count~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|s_count~15_combout\ = (\blinkClk|Add0~24_combout\ & (((!\blinkClk|Equal4~0_combout\) # (!\blinkClk|Equal3~2_combout\)) # (!\blinkClk|Equal4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|Equal4~4_combout\,
	datab => \blinkClk|Equal3~2_combout\,
	datac => \blinkClk|Equal4~0_combout\,
	datad => \blinkClk|Add0~24_combout\,
	combout => \blinkClk|s_count~15_combout\);

-- Location: FF_X98_Y23_N13
\blinkClk|s_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|s_count~15_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(12));

-- Location: LCCOMB_X99_Y23_N6
\blinkClk|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~32_combout\ = (\blinkClk|s_count\(16) & (\blinkClk|Add0~31\ $ (GND))) # (!\blinkClk|s_count\(16) & (!\blinkClk|Add0~31\ & VCC))
-- \blinkClk|Add0~33\ = CARRY((\blinkClk|s_count\(16) & !\blinkClk|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(16),
	datad => VCC,
	cin => \blinkClk|Add0~31\,
	combout => \blinkClk|Add0~32_combout\,
	cout => \blinkClk|Add0~33\);

-- Location: LCCOMB_X99_Y23_N8
\blinkClk|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~34_combout\ = (\blinkClk|s_count\(17) & (!\blinkClk|Add0~33\)) # (!\blinkClk|s_count\(17) & ((\blinkClk|Add0~33\) # (GND)))
-- \blinkClk|Add0~35\ = CARRY((!\blinkClk|Add0~33\) # (!\blinkClk|s_count\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blinkClk|s_count\(17),
	datad => VCC,
	cin => \blinkClk|Add0~33\,
	combout => \blinkClk|Add0~34_combout\,
	cout => \blinkClk|Add0~35\);

-- Location: LCCOMB_X98_Y23_N6
\blinkClk|s_count~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|s_count~13_combout\ = (\blinkClk|Add0~34_combout\ & (((!\blinkClk|Equal4~4_combout\) # (!\blinkClk|Equal3~2_combout\)) # (!\blinkClk|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|Equal4~0_combout\,
	datab => \blinkClk|Add0~34_combout\,
	datac => \blinkClk|Equal3~2_combout\,
	datad => \blinkClk|Equal4~4_combout\,
	combout => \blinkClk|s_count~13_combout\);

-- Location: FF_X98_Y23_N7
\blinkClk|s_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|s_count~13_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(17));

-- Location: LCCOMB_X99_Y23_N10
\blinkClk|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~36_combout\ = (\blinkClk|s_count\(18) & (\blinkClk|Add0~35\ $ (GND))) # (!\blinkClk|s_count\(18) & (!\blinkClk|Add0~35\ & VCC))
-- \blinkClk|Add0~37\ = CARRY((\blinkClk|s_count\(18) & !\blinkClk|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(18),
	datad => VCC,
	cin => \blinkClk|Add0~35\,
	combout => \blinkClk|Add0~36_combout\,
	cout => \blinkClk|Add0~37\);

-- Location: FF_X99_Y23_N11
\blinkClk|s_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|Add0~36_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(18));

-- Location: LCCOMB_X99_Y23_N12
\blinkClk|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~38_combout\ = (\blinkClk|s_count\(19) & (!\blinkClk|Add0~37\)) # (!\blinkClk|s_count\(19) & ((\blinkClk|Add0~37\) # (GND)))
-- \blinkClk|Add0~39\ = CARRY((!\blinkClk|Add0~37\) # (!\blinkClk|s_count\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blinkClk|s_count\(19),
	datad => VCC,
	cin => \blinkClk|Add0~37\,
	combout => \blinkClk|Add0~38_combout\,
	cout => \blinkClk|Add0~39\);

-- Location: LCCOMB_X98_Y23_N20
\blinkClk|s_count~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|s_count~17_combout\ = (\blinkClk|Add0~38_combout\ & (((!\blinkClk|Equal4~4_combout\) # (!\blinkClk|Equal3~2_combout\)) # (!\blinkClk|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|Equal4~0_combout\,
	datab => \blinkClk|Equal3~2_combout\,
	datac => \blinkClk|Add0~38_combout\,
	datad => \blinkClk|Equal4~4_combout\,
	combout => \blinkClk|s_count~17_combout\);

-- Location: FF_X98_Y23_N21
\blinkClk|s_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|s_count~17_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(19));

-- Location: LCCOMB_X98_Y23_N10
\blinkClk|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Equal4~2_combout\ = (\blinkClk|s_count\(12) & (\blinkClk|s_count\(19) & (\blinkClk|s_count\(14) & !\blinkClk|s_count\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(12),
	datab => \blinkClk|s_count\(19),
	datac => \blinkClk|s_count\(14),
	datad => \blinkClk|s_count\(11),
	combout => \blinkClk|Equal4~2_combout\);

-- Location: LCCOMB_X99_Y23_N14
\blinkClk|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~40_combout\ = (\blinkClk|s_count\(20) & (\blinkClk|Add0~39\ $ (GND))) # (!\blinkClk|s_count\(20) & (!\blinkClk|Add0~39\ & VCC))
-- \blinkClk|Add0~41\ = CARRY((\blinkClk|s_count\(20) & !\blinkClk|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(20),
	datad => VCC,
	cin => \blinkClk|Add0~39\,
	combout => \blinkClk|Add0~40_combout\,
	cout => \blinkClk|Add0~41\);

-- Location: LCCOMB_X98_Y23_N14
\blinkClk|s_count~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|s_count~18_combout\ = (\blinkClk|Add0~40_combout\ & (((!\blinkClk|Equal4~4_combout\) # (!\blinkClk|Equal3~2_combout\)) # (!\blinkClk|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|Equal4~0_combout\,
	datab => \blinkClk|Equal3~2_combout\,
	datac => \blinkClk|Add0~40_combout\,
	datad => \blinkClk|Equal4~4_combout\,
	combout => \blinkClk|s_count~18_combout\);

-- Location: FF_X98_Y23_N15
\blinkClk|s_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|s_count~18_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(20));

-- Location: LCCOMB_X99_Y23_N16
\blinkClk|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~42_combout\ = (\blinkClk|s_count\(21) & (!\blinkClk|Add0~41\)) # (!\blinkClk|s_count\(21) & ((\blinkClk|Add0~41\) # (GND)))
-- \blinkClk|Add0~43\ = CARRY((!\blinkClk|Add0~41\) # (!\blinkClk|s_count\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blinkClk|s_count\(21),
	datad => VCC,
	cin => \blinkClk|Add0~41\,
	combout => \blinkClk|Add0~42_combout\,
	cout => \blinkClk|Add0~43\);

-- Location: LCCOMB_X98_Y23_N22
\blinkClk|s_count~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|s_count~20_combout\ = (\blinkClk|Add0~42_combout\ & (((!\blinkClk|Equal4~4_combout\) # (!\blinkClk|Equal3~2_combout\)) # (!\blinkClk|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|Equal4~0_combout\,
	datab => \blinkClk|Equal3~2_combout\,
	datac => \blinkClk|Equal4~4_combout\,
	datad => \blinkClk|Add0~42_combout\,
	combout => \blinkClk|s_count~20_combout\);

-- Location: FF_X98_Y23_N23
\blinkClk|s_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|s_count~20_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(21));

-- Location: LCCOMB_X99_Y23_N18
\blinkClk|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~44_combout\ = (\blinkClk|s_count\(22) & (\blinkClk|Add0~43\ $ (GND))) # (!\blinkClk|s_count\(22) & (!\blinkClk|Add0~43\ & VCC))
-- \blinkClk|Add0~45\ = CARRY((\blinkClk|s_count\(22) & !\blinkClk|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(22),
	datad => VCC,
	cin => \blinkClk|Add0~43\,
	combout => \blinkClk|Add0~44_combout\,
	cout => \blinkClk|Add0~45\);

-- Location: LCCOMB_X98_Y23_N8
\blinkClk|s_count~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|s_count~21_combout\ = (\blinkClk|Add0~44_combout\ & (((!\blinkClk|Equal4~4_combout\) # (!\blinkClk|Equal3~2_combout\)) # (!\blinkClk|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|Equal4~0_combout\,
	datab => \blinkClk|Equal3~2_combout\,
	datac => \blinkClk|Equal4~4_combout\,
	datad => \blinkClk|Add0~44_combout\,
	combout => \blinkClk|s_count~21_combout\);

-- Location: FF_X98_Y23_N9
\blinkClk|s_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|s_count~21_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(22));

-- Location: LCCOMB_X99_Y23_N20
\blinkClk|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~46_combout\ = (\blinkClk|s_count\(23) & (!\blinkClk|Add0~45\)) # (!\blinkClk|s_count\(23) & ((\blinkClk|Add0~45\) # (GND)))
-- \blinkClk|Add0~47\ = CARRY((!\blinkClk|Add0~45\) # (!\blinkClk|s_count\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(23),
	datad => VCC,
	cin => \blinkClk|Add0~45\,
	combout => \blinkClk|Add0~46_combout\,
	cout => \blinkClk|Add0~47\);

-- Location: LCCOMB_X98_Y23_N2
\blinkClk|s_count~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|s_count~22_combout\ = (\blinkClk|Add0~46_combout\ & (((!\blinkClk|Equal4~4_combout\) # (!\blinkClk|Equal3~2_combout\)) # (!\blinkClk|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|Equal4~0_combout\,
	datab => \blinkClk|Equal3~2_combout\,
	datac => \blinkClk|Add0~46_combout\,
	datad => \blinkClk|Equal4~4_combout\,
	combout => \blinkClk|s_count~22_combout\);

-- Location: FF_X98_Y23_N3
\blinkClk|s_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|s_count~22_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(23));

-- Location: LCCOMB_X99_Y23_N22
\blinkClk|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~48_combout\ = (\blinkClk|s_count\(24) & (\blinkClk|Add0~47\ $ (GND))) # (!\blinkClk|s_count\(24) & (!\blinkClk|Add0~47\ & VCC))
-- \blinkClk|Add0~49\ = CARRY((\blinkClk|s_count\(24) & !\blinkClk|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(24),
	datad => VCC,
	cin => \blinkClk|Add0~47\,
	combout => \blinkClk|Add0~48_combout\,
	cout => \blinkClk|Add0~49\);

-- Location: FF_X99_Y23_N23
\blinkClk|s_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|Add0~48_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(24));

-- Location: LCCOMB_X99_Y23_N24
\blinkClk|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~50_combout\ = \blinkClk|Add0~49\ $ (\blinkClk|s_count\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \blinkClk|s_count\(25),
	cin => \blinkClk|Add0~49\,
	combout => \blinkClk|Add0~50_combout\);

-- Location: LCCOMB_X98_Y23_N28
\blinkClk|s_count~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|s_count~19_combout\ = (\blinkClk|Add0~50_combout\ & (((!\blinkClk|Equal4~4_combout\) # (!\blinkClk|Equal3~2_combout\)) # (!\blinkClk|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|Equal4~0_combout\,
	datab => \blinkClk|Equal3~2_combout\,
	datac => \blinkClk|Equal4~4_combout\,
	datad => \blinkClk|Add0~50_combout\,
	combout => \blinkClk|s_count~19_combout\);

-- Location: FF_X98_Y23_N29
\blinkClk|s_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|s_count~19_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(25));

-- Location: LCCOMB_X99_Y24_N2
\blinkClk|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Equal4~1_combout\ = (\blinkClk|s_count\(0) & (\blinkClk|s_count\(6) & (\blinkClk|s_count\(1) & !\blinkClk|s_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(0),
	datab => \blinkClk|s_count\(6),
	datac => \blinkClk|s_count\(1),
	datad => \blinkClk|s_count\(7),
	combout => \blinkClk|Equal4~1_combout\);

-- Location: LCCOMB_X98_Y23_N0
\blinkClk|Equal4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Equal4~3_combout\ = (\blinkClk|s_count\(21) & (\blinkClk|s_count\(23) & (\blinkClk|s_count\(22) & !\blinkClk|s_count\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(21),
	datab => \blinkClk|s_count\(23),
	datac => \blinkClk|s_count\(22),
	datad => \blinkClk|s_count\(24),
	combout => \blinkClk|Equal4~3_combout\);

-- Location: LCCOMB_X98_Y23_N30
\blinkClk|Equal4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Equal4~4_combout\ = (\blinkClk|Equal4~2_combout\ & (\blinkClk|s_count\(25) & (\blinkClk|Equal4~1_combout\ & \blinkClk|Equal4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|Equal4~2_combout\,
	datab => \blinkClk|s_count\(25),
	datac => \blinkClk|Equal4~1_combout\,
	datad => \blinkClk|Equal4~3_combout\,
	combout => \blinkClk|Equal4~4_combout\);

-- Location: LCCOMB_X99_Y23_N0
\blinkClk|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~26_combout\ = (\blinkClk|s_count\(13) & (!\blinkClk|Add0~25\)) # (!\blinkClk|s_count\(13) & ((\blinkClk|Add0~25\) # (GND)))
-- \blinkClk|Add0~27\ = CARRY((!\blinkClk|Add0~25\) # (!\blinkClk|s_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(13),
	datad => VCC,
	cin => \blinkClk|Add0~25\,
	combout => \blinkClk|Add0~26_combout\,
	cout => \blinkClk|Add0~27\);

-- Location: LCCOMB_X98_Y23_N16
\blinkClk|s_count~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|s_count~10_combout\ = (\blinkClk|Add0~26_combout\ & (((!\blinkClk|Equal4~4_combout\) # (!\blinkClk|Equal3~2_combout\)) # (!\blinkClk|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|Equal4~0_combout\,
	datab => \blinkClk|Add0~26_combout\,
	datac => \blinkClk|Equal3~2_combout\,
	datad => \blinkClk|Equal4~4_combout\,
	combout => \blinkClk|s_count~10_combout\);

-- Location: FF_X98_Y23_N17
\blinkClk|s_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|s_count~10_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(13));

-- Location: LCCOMB_X99_Y23_N2
\blinkClk|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~28_combout\ = (\blinkClk|s_count\(14) & (\blinkClk|Add0~27\ $ (GND))) # (!\blinkClk|s_count\(14) & (!\blinkClk|Add0~27\ & VCC))
-- \blinkClk|Add0~29\ = CARRY((\blinkClk|s_count\(14) & !\blinkClk|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(14),
	datad => VCC,
	cin => \blinkClk|Add0~27\,
	combout => \blinkClk|Add0~28_combout\,
	cout => \blinkClk|Add0~29\);

-- Location: LCCOMB_X98_Y23_N26
\blinkClk|s_count~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|s_count~16_combout\ = (\blinkClk|Add0~28_combout\ & (((!\blinkClk|Equal4~4_combout\) # (!\blinkClk|Equal3~2_combout\)) # (!\blinkClk|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|Equal4~0_combout\,
	datab => \blinkClk|Equal3~2_combout\,
	datac => \blinkClk|Equal4~4_combout\,
	datad => \blinkClk|Add0~28_combout\,
	combout => \blinkClk|s_count~16_combout\);

-- Location: FF_X98_Y23_N27
\blinkClk|s_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|s_count~16_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(14));

-- Location: LCCOMB_X99_Y23_N4
\blinkClk|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Add0~30_combout\ = (\blinkClk|s_count\(15) & (!\blinkClk|Add0~29\)) # (!\blinkClk|s_count\(15) & ((\blinkClk|Add0~29\) # (GND)))
-- \blinkClk|Add0~31\ = CARRY((!\blinkClk|Add0~29\) # (!\blinkClk|s_count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blinkClk|s_count\(15),
	datad => VCC,
	cin => \blinkClk|Add0~29\,
	combout => \blinkClk|Add0~30_combout\,
	cout => \blinkClk|Add0~31\);

-- Location: LCCOMB_X98_Y23_N24
\blinkClk|s_count~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|s_count~12_combout\ = (\blinkClk|Add0~30_combout\ & (((!\blinkClk|Equal4~4_combout\) # (!\blinkClk|Equal3~2_combout\)) # (!\blinkClk|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|Equal4~0_combout\,
	datab => \blinkClk|Equal3~2_combout\,
	datac => \blinkClk|Add0~30_combout\,
	datad => \blinkClk|Equal4~4_combout\,
	combout => \blinkClk|s_count~12_combout\);

-- Location: FF_X98_Y23_N25
\blinkClk|s_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|s_count~12_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(15));

-- Location: FF_X99_Y23_N7
\blinkClk|s_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|Add0~32_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(16));

-- Location: LCCOMB_X99_Y23_N30
\blinkClk|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Equal3~1_combout\ = (!\blinkClk|s_count\(16) & (\blinkClk|s_count\(15) & (\blinkClk|s_count\(17) & !\blinkClk|s_count\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(16),
	datab => \blinkClk|s_count\(15),
	datac => \blinkClk|s_count\(17),
	datad => \blinkClk|s_count\(18),
	combout => \blinkClk|Equal3~1_combout\);

-- Location: LCCOMB_X99_Y24_N0
\blinkClk|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Equal3~0_combout\ = (!\blinkClk|s_count\(8) & (\blinkClk|s_count\(13) & (!\blinkClk|s_count\(10) & !\blinkClk|s_count\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(8),
	datab => \blinkClk|s_count\(13),
	datac => \blinkClk|s_count\(10),
	datad => \blinkClk|s_count\(9),
	combout => \blinkClk|Equal3~0_combout\);

-- Location: LCCOMB_X98_Y24_N16
\blinkClk|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Equal3~2_combout\ = (\blinkClk|Equal3~1_combout\ & (\blinkClk|Equal3~0_combout\ & \blinkClk|s_count\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|Equal3~1_combout\,
	datab => \blinkClk|Equal3~0_combout\,
	datad => \blinkClk|s_count\(20),
	combout => \blinkClk|Equal3~2_combout\);

-- Location: LCCOMB_X98_Y24_N24
\blinkClk|s_count~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|s_count~14_combout\ = (\blinkClk|Add0~14_combout\ & (((!\blinkClk|Equal4~4_combout\) # (!\blinkClk|Equal3~2_combout\)) # (!\blinkClk|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|Equal4~0_combout\,
	datab => \blinkClk|Equal3~2_combout\,
	datac => \blinkClk|Equal4~4_combout\,
	datad => \blinkClk|Add0~14_combout\,
	combout => \blinkClk|s_count~14_combout\);

-- Location: FF_X98_Y24_N25
\blinkClk|s_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|s_count~14_combout\,
	ena => \blinkClk|s_count[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|s_count\(7));

-- Location: LCCOMB_X99_Y24_N4
\blinkClk|Equal3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Equal3~4_combout\ = (!\blinkClk|s_count\(0) & (!\blinkClk|s_count\(6) & (!\blinkClk|s_count\(1) & \blinkClk|s_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(0),
	datab => \blinkClk|s_count\(6),
	datac => \blinkClk|s_count\(1),
	datad => \blinkClk|s_count\(7),
	combout => \blinkClk|Equal3~4_combout\);

-- Location: LCCOMB_X98_Y23_N4
\blinkClk|Equal3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Equal3~5_combout\ = (!\blinkClk|s_count\(12) & (!\blinkClk|s_count\(19) & (!\blinkClk|s_count\(14) & \blinkClk|s_count\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(12),
	datab => \blinkClk|s_count\(19),
	datac => \blinkClk|s_count\(14),
	datad => \blinkClk|s_count\(11),
	combout => \blinkClk|Equal3~5_combout\);

-- Location: LCCOMB_X99_Y23_N28
\blinkClk|Equal3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Equal3~6_combout\ = (!\blinkClk|s_count\(23) & (!\blinkClk|s_count\(21) & (\blinkClk|s_count\(24) & !\blinkClk|s_count\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|s_count\(23),
	datab => \blinkClk|s_count\(21),
	datac => \blinkClk|s_count\(24),
	datad => \blinkClk|s_count\(22),
	combout => \blinkClk|Equal3~6_combout\);

-- Location: LCCOMB_X98_Y23_N18
\blinkClk|Equal3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Equal3~7_combout\ = (\blinkClk|Equal3~4_combout\ & (!\blinkClk|s_count\(25) & (\blinkClk|Equal3~5_combout\ & \blinkClk|Equal3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|Equal3~4_combout\,
	datab => \blinkClk|s_count\(25),
	datac => \blinkClk|Equal3~5_combout\,
	datad => \blinkClk|Equal3~6_combout\,
	combout => \blinkClk|Equal3~7_combout\);

-- Location: LCCOMB_X98_Y24_N12
\blinkClk|Equal3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Equal3~8_combout\ = (\blinkClk|Equal3~3_combout\ & (\blinkClk|Equal3~7_combout\ & \blinkClk|Equal3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \blinkClk|Equal3~3_combout\,
	datac => \blinkClk|Equal3~7_combout\,
	datad => \blinkClk|Equal3~2_combout\,
	combout => \blinkClk|Equal3~8_combout\);

-- Location: LCCOMB_X98_Y24_N10
\blinkClk|Equal4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|Equal4~5_combout\ = (\blinkClk|Equal4~0_combout\ & (\blinkClk|Equal4~4_combout\ & \blinkClk|Equal3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|Equal4~0_combout\,
	datac => \blinkClk|Equal4~4_combout\,
	datad => \blinkClk|Equal3~2_combout\,
	combout => \blinkClk|Equal4~5_combout\);

-- Location: LCCOMB_X98_Y24_N28
\blinkClk|blinkOuthours~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|blinkOuthours~0_combout\ = (\blinkClk|blinkOuthours~q\ & ((!\blinkClk|Equal4~5_combout\) # (!\modeClk|mode\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \modeClk|mode\(1),
	datac => \blinkClk|blinkOuthours~q\,
	datad => \blinkClk|Equal4~5_combout\,
	combout => \blinkClk|blinkOuthours~0_combout\);

-- Location: LCCOMB_X98_Y24_N8
\blinkClk|blinkOuthours~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|blinkOuthours~1_combout\ = ((\blinkClk|blinkOuthours~0_combout\) # ((\blinkClk|Equal3~8_combout\ & \modeClk|mode\(1)))) # (!\modeClk|mode\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|Equal3~8_combout\,
	datab => \modeClk|mode\(1),
	datac => \modeClk|mode\(0),
	datad => \blinkClk|blinkOuthours~0_combout\,
	combout => \blinkClk|blinkOuthours~1_combout\);

-- Location: FF_X98_Y24_N9
\blinkClk|blinkOuthours\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|blinkOuthours~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|blinkOuthours~q\);

-- Location: LCCOMB_X89_Y18_N28
\bin3|decOut_n~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin3|decOut_n~4_combout\ = (\clock24|hours_count\(3) & ((\clock24|hours_count\(2)) # (\clock24|hours_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(2),
	datab => \clock24|hours_count\(1),
	datac => \clock24|hours_count\(3),
	combout => \bin3|decOut_n~4_combout\);

-- Location: LCCOMB_X89_Y18_N26
\bin3|decOut_n[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin3|decOut_n[3]~3_combout\ = (!\clock24|hours_count\(2) & !\clock24|hours_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(2),
	datac => \clock24|hours_count\(3),
	combout => \bin3|decOut_n[3]~3_combout\);

-- Location: LCCOMB_X89_Y18_N10
\bin3|decOut_n~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin3|decOut_n~5_combout\ = (\clock24|hours_count\(4) & (((\bin3|decOut_n[3]~3_combout\) # (\clock24|hours_count\(5))))) # (!\clock24|hours_count\(4) & (\bin3|decOut_n~4_combout\ & ((!\clock24|hours_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(4),
	datab => \bin3|decOut_n~4_combout\,
	datac => \bin3|decOut_n[3]~3_combout\,
	datad => \clock24|hours_count\(5),
	combout => \bin3|decOut_n~5_combout\);

-- Location: LCCOMB_X89_Y18_N0
\bin3|decOut_n~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin3|decOut_n~6_combout\ = (\bin3|decOut_n~5_combout\ $ (((\clock24|hours_count\(5) & \bin3|decOut_n~2_combout\)))) # (!\blinkClk|blinkOuthours~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(5),
	datab => \bin3|decOut_n~2_combout\,
	datac => \blinkClk|blinkOuthours~q\,
	datad => \bin3|decOut_n~5_combout\,
	combout => \bin3|decOut_n~6_combout\);

-- Location: LCCOMB_X89_Y21_N28
\bin3|decOut_n[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin3|decOut_n[1]~7_combout\ = (\clock24|hours_count\(5) & ((\clock24|hours_count\(1)) # ((\clock24|hours_count\(2)) # (\clock24|hours_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(1),
	datab => \clock24|hours_count\(2),
	datac => \clock24|hours_count\(3),
	datad => \clock24|hours_count\(5),
	combout => \bin3|decOut_n[1]~7_combout\);

-- Location: LCCOMB_X89_Y21_N22
\bin3|decOut_n[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin3|decOut_n[1]~8_combout\ = ((\clock24|hours_count\(4) & \bin3|decOut_n[1]~7_combout\)) # (!\blinkClk|blinkOuthours~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|blinkOuthours~q\,
	datac => \clock24|hours_count\(4),
	datad => \bin3|decOut_n[1]~7_combout\,
	combout => \bin3|decOut_n[1]~8_combout\);

-- Location: LCCOMB_X89_Y21_N10
\bin3|decOut_n~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin3|decOut_n~9_combout\ = (\clock24|hours_count[5]~2_combout\ & ((\clock24|hours_count\(3) & ((!\clock24|hours_count\(2)) # (!\clock24|hours_count\(1)))) # (!\clock24|hours_count\(3) & ((\clock24|hours_count\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(1),
	datab => \clock24|hours_count[5]~2_combout\,
	datac => \clock24|hours_count\(3),
	datad => \clock24|hours_count\(2),
	combout => \bin3|decOut_n~9_combout\);

-- Location: LCCOMB_X89_Y21_N4
\bin3|decOut_n~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin3|decOut_n~10_combout\ = (\bin3|decOut_n~9_combout\) # (!\blinkClk|blinkOuthours~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \blinkClk|blinkOuthours~q\,
	datad => \bin3|decOut_n~9_combout\,
	combout => \bin3|decOut_n~10_combout\);

-- Location: LCCOMB_X89_Y18_N18
\bin3|decOut_n[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin3|decOut_n[3]~11_combout\ = (\clock24|hours_count\(4) & (\bin3|decOut_n[3]~3_combout\ & ((!\clock24|hours_count\(5)) # (!\clock24|hours_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(4),
	datab => \clock24|hours_count\(1),
	datac => \bin3|decOut_n[3]~3_combout\,
	datad => \clock24|hours_count\(5),
	combout => \bin3|decOut_n[3]~11_combout\);

-- Location: LCCOMB_X89_Y18_N16
\bin3|decOut_n[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin3|decOut_n[3]~12_combout\ = (!\clock24|hours_count\(4) & ((\clock24|hours_count\(2)) # ((\clock24|hours_count\(1)) # (\clock24|hours_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(2),
	datab => \clock24|hours_count\(1),
	datac => \clock24|hours_count\(4),
	datad => \clock24|hours_count\(5),
	combout => \bin3|decOut_n[3]~12_combout\);

-- Location: LCCOMB_X89_Y18_N30
\bin3|decOut_n[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin3|decOut_n[3]~13_combout\ = ((\bin3|decOut_n[3]~11_combout\) # ((\clock24|hours_count\(3) & \bin3|decOut_n[3]~12_combout\))) # (!\blinkClk|blinkOuthours~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|blinkOuthours~q\,
	datab => \bin3|decOut_n[3]~11_combout\,
	datac => \clock24|hours_count\(3),
	datad => \bin3|decOut_n[3]~12_combout\,
	combout => \bin3|decOut_n[3]~13_combout\);

-- Location: LCCOMB_X89_Y18_N22
\bin3|decOut_n[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin3|decOut_n[6]~15_combout\ = (!\clock24|hours_count\(4) & (!\bin3|decOut_n~4_combout\ & (\blinkClk|blinkOuthours~q\ & !\clock24|hours_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(4),
	datab => \bin3|decOut_n~4_combout\,
	datac => \blinkClk|blinkOuthours~q\,
	datad => \clock24|hours_count\(5),
	combout => \bin3|decOut_n[6]~15_combout\);

-- Location: LCCOMB_X89_Y18_N12
\bin3|decOut_n[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin3|decOut_n[4]~14_combout\ = (\clock24|hours_count\(5) & (((!\clock24|hours_count\(2))) # (!\clock24|hours_count\(3)))) # (!\clock24|hours_count\(5) & ((\clock24|hours_count\(3) & (\clock24|hours_count\(2) & \clock24|hours_count\(1))) # 
-- (!\clock24|hours_count\(3) & (!\clock24|hours_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101100101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(5),
	datab => \clock24|hours_count\(3),
	datac => \clock24|hours_count\(2),
	datad => \clock24|hours_count\(1),
	combout => \bin3|decOut_n[4]~14_combout\);

-- Location: LCCOMB_X89_Y18_N20
\bin3|decOut_n[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin3|decOut_n[4]~16_combout\ = (!\bin3|decOut_n[6]~15_combout\ & (((\bin3|decOut_n[4]~14_combout\) # (!\blinkClk|blinkOuthours~q\)) # (!\clock24|hours_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin3|decOut_n[6]~15_combout\,
	datab => \clock24|hours_count\(4),
	datac => \blinkClk|blinkOuthours~q\,
	datad => \bin3|decOut_n[4]~14_combout\,
	combout => \bin3|decOut_n[4]~16_combout\);

-- Location: LCCOMB_X89_Y21_N18
\bin3|decOut_n~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin3|decOut_n~17_combout\ = (\clock24|hours_count\(3) & (!\clock24|hours_count\(5) & ((\clock24|hours_count\(1)) # (\clock24|hours_count\(2))))) # (!\clock24|hours_count\(3) & (((\clock24|hours_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(1),
	datab => \clock24|hours_count\(2),
	datac => \clock24|hours_count\(3),
	datad => \clock24|hours_count\(5),
	combout => \bin3|decOut_n~17_combout\);

-- Location: LCCOMB_X89_Y21_N30
\bin3|decOut_n~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin3|decOut_n~20_combout\ = ((\clock24|hours_count\(4) & ((!\clock24|hours_count\(5)))) # (!\clock24|hours_count\(4) & (\bin3|decOut_n~17_combout\))) # (!\blinkClk|blinkOuthours~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|blinkOuthours~q\,
	datab => \bin3|decOut_n~17_combout\,
	datac => \clock24|hours_count\(4),
	datad => \clock24|hours_count\(5),
	combout => \bin3|decOut_n~20_combout\);

-- Location: LCCOMB_X89_Y18_N2
\bin3|decOut_n[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin3|decOut_n[6]~18_combout\ = (!\clock24|hours_count\(5) & (((!\clock24|hours_count\(3) & !\clock24|hours_count\(2))) # (!\clock24|hours_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(4),
	datab => \clock24|hours_count\(3),
	datac => \clock24|hours_count\(2),
	datad => \clock24|hours_count\(5),
	combout => \bin3|decOut_n[6]~18_combout\);

-- Location: LCCOMB_X89_Y18_N24
\bin3|decOut_n[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin3|decOut_n[6]~19_combout\ = (\bin3|decOut_n[6]~15_combout\) # ((\bin3|decOut_n[6]~18_combout\) # (!\blinkClk|blinkOuthours~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin3|decOut_n[6]~15_combout\,
	datac => \blinkClk|blinkOuthours~q\,
	datad => \bin3|decOut_n[6]~18_combout\,
	combout => \bin3|decOut_n[6]~19_combout\);

-- Location: LCCOMB_X88_Y19_N4
\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \clock24|hours_count\(3) $ (VCC)
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\clock24|hours_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clock24|hours_count\(3),
	datad => VCC,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X88_Y19_N6
\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\clock24|hours_count\(4) & (\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\clock24|hours_count\(4) & 
-- (!\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\clock24|hours_count\(4) & !\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock24|hours_count\(4),
	datad => VCC,
	cin => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X88_Y19_N8
\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\clock24|hours_count\(5) & (\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\clock24|hours_count\(5) & 
-- (!\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\clock24|hours_count\(5) & !\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock24|hours_count\(5),
	datad => VCC,
	cin => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X88_Y19_N10
\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X87_Y19_N16
\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[21]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[21]~24_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \clock24|hours_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \clock24|hours_count\(5),
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[21]~24_combout\);

-- Location: LCCOMB_X88_Y19_N0
\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[21]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[21]~25_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & 
-- !\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[21]~25_combout\);

-- Location: LCCOMB_X88_Y19_N2
\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[20]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[20]~26_combout\ = (\clock24|hours_count\(4) & \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clock24|hours_count\(4),
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[20]~26_combout\);

-- Location: LCCOMB_X88_Y19_N16
\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[20]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[20]~27_combout\ = (!\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[20]~27_combout\);

-- Location: LCCOMB_X88_Y19_N12
\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[19]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[19]~29_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & 
-- !\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[19]~29_combout\);

-- Location: LCCOMB_X88_Y19_N14
\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[19]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[19]~28_combout\ = (\clock24|hours_count\(3) & \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clock24|hours_count\(3),
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[19]~28_combout\);

-- Location: LCCOMB_X88_Y19_N18
\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[18]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[18]~30_combout\ = (\clock24|hours_count\(2) & \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clock24|hours_count\(2),
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[18]~30_combout\);

-- Location: LCCOMB_X88_Y19_N20
\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[18]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[18]~31_combout\ = (\clock24|hours_count\(2) & !\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clock24|hours_count\(2),
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[18]~31_combout\);

-- Location: LCCOMB_X88_Y19_N22
\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[18]~30_combout\) # (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[18]~31_combout\)))
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[18]~30_combout\) # (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[18]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[18]~30_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[18]~31_combout\,
	datad => VCC,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X88_Y19_N24
\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[19]~29_combout\) # 
-- (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[19]~28_combout\)))) # (!\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[19]~29_combout\ & 
-- (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[19]~28_combout\)))
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[19]~29_combout\ & (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[19]~28_combout\ & 
-- !\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[19]~29_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[19]~28_combout\,
	datad => VCC,
	cin => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X88_Y19_N26
\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[20]~26_combout\) # 
-- (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[20]~27_combout\)))) # (!\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[20]~26_combout\) # 
-- (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[20]~27_combout\)))))
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[20]~26_combout\) # 
-- (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[20]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[20]~26_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[20]~27_combout\,
	datad => VCC,
	cin => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X88_Y19_N28
\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[21]~24_combout\) # 
-- (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[21]~25_combout\)))) # (!\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[21]~24_combout\ & 
-- (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[21]~25_combout\)))
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[21]~24_combout\ & (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[21]~25_combout\ & 
-- !\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[21]~24_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[21]~25_combout\,
	datad => VCC,
	cin => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X88_Y19_N30
\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X89_Y19_N26
\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[28]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[28]~43_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\clock24|hours_count\(5))) # (!\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \clock24|hours_count\(5),
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[28]~43_combout\);

-- Location: LCCOMB_X89_Y19_N6
\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[28]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[28]~37_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & 
-- !\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[28]~37_combout\);

-- Location: LCCOMB_X89_Y19_N0
\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[27]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[27]~44_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\clock24|hours_count\(4))) # (!\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(4),
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[27]~44_combout\);

-- Location: LCCOMB_X89_Y19_N4
\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[27]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[27]~38_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & 
-- !\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[27]~38_combout\);

-- Location: LCCOMB_X89_Y19_N12
\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[26]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[26]~32_combout\ = (!\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[26]~32_combout\);

-- Location: LCCOMB_X89_Y19_N24
\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[26]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\clock24|hours_count\(3)))) # (!\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \clock24|hours_count\(3),
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout\);

-- Location: LCCOMB_X89_Y19_N14
\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[25]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[25]~33_combout\ = (\clock24|hours_count\(2) & \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clock24|hours_count\(2),
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[25]~33_combout\);

-- Location: LCCOMB_X89_Y19_N28
\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[25]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[25]~34_combout\ = (!\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[25]~34_combout\);

-- Location: LCCOMB_X89_Y19_N8
\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[24]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[24]~36_combout\ = (\clock24|hours_count\(1) & !\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clock24|hours_count\(1),
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[24]~36_combout\);

-- Location: LCCOMB_X89_Y19_N22
\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[24]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[24]~35_combout\ = (\clock24|hours_count\(1) & \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clock24|hours_count\(1),
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[24]~35_combout\);

-- Location: LCCOMB_X90_Y19_N12
\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[24]~36_combout\) # (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[24]~35_combout\)))
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[24]~36_combout\) # (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[24]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[24]~36_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[24]~35_combout\,
	datad => VCC,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X90_Y19_N14
\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[25]~33_combout\) # 
-- (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[25]~34_combout\)))) # (!\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[25]~33_combout\ & 
-- (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[25]~34_combout\)))
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[25]~33_combout\ & (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[25]~34_combout\ & 
-- !\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[25]~33_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[25]~34_combout\,
	datad => VCC,
	cin => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X90_Y19_N16
\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[26]~32_combout\) # 
-- (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout\)))) # (!\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[26]~32_combout\) # 
-- (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout\)))))
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[26]~32_combout\) # 
-- (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[26]~32_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout\,
	datad => VCC,
	cin => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X90_Y19_N18
\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[27]~44_combout\ & (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[27]~38_combout\ & 
-- !\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[27]~44_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[27]~38_combout\,
	datad => VCC,
	cin => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X90_Y19_N20
\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[28]~43_combout\) # ((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[28]~37_combout\) # 
-- (!\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[28]~43_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[28]~37_combout\,
	datad => VCC,
	cin => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	cout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X90_Y19_N22
\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X90_Y19_N26
\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[25]~34_combout\) # 
-- ((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[25]~33_combout\)))) # (!\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (((\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[25]~34_combout\,
	datac => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[25]~33_combout\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\);

-- Location: LCCOMB_X89_Y19_N30
\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\clock24|hours_count\(1))) # 
-- (!\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|hours_count\(1),
	datac => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\);

-- Location: LCCOMB_X90_Y19_N24
\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[26]~32_combout\) # 
-- ((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout\)))) # (!\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (((\binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[26]~32_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout\,
	datac => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\);

-- Location: LCCOMB_X111_Y19_N20
\bin2|decOut_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin2|decOut_n~0_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & (\clock24|hours_count\(0) $ 
-- (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\)))) # (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & (\clock24|hours_count\(0) & 
-- (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ $ (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\,
	datac => \clock24|hours_count\(0),
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\,
	combout => \bin2|decOut_n~0_combout\);

-- Location: LCCOMB_X111_Y19_N6
\bin2|decOut_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin2|decOut_n~1_combout\ = (\bin2|decOut_n~0_combout\) # (!\blinkClk|blinkOuthours~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \blinkClk|blinkOuthours~q\,
	datad => \bin2|decOut_n~0_combout\,
	combout => \bin2|decOut_n~1_combout\);

-- Location: LCCOMB_X111_Y19_N0
\bin2|decOut_n~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin2|decOut_n~2_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & ((\clock24|hours_count\(0) & ((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\))) # (!\clock24|hours_count\(0) & 
-- (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\)))) # (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & 
-- (\clock24|hours_count\(0) $ (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\,
	datac => \clock24|hours_count\(0),
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\,
	combout => \bin2|decOut_n~2_combout\);

-- Location: LCCOMB_X111_Y19_N14
\bin2|decOut_n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin2|decOut_n~3_combout\ = (\bin2|decOut_n~2_combout\) # (!\blinkClk|blinkOuthours~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \blinkClk|blinkOuthours~q\,
	datad => \bin2|decOut_n~2_combout\,
	combout => \bin2|decOut_n~3_combout\);

-- Location: LCCOMB_X111_Y19_N16
\bin2|decOut_n~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin2|decOut_n~4_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\ & 
-- ((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\) # (!\clock24|hours_count\(0))))) # (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & 
-- (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & (!\clock24|hours_count\(0) & !\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\,
	datac => \clock24|hours_count\(0),
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\,
	combout => \bin2|decOut_n~4_combout\);

-- Location: LCCOMB_X111_Y19_N26
\bin2|decOut_n~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin2|decOut_n~5_combout\ = (\bin2|decOut_n~4_combout\) # (!\blinkClk|blinkOuthours~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \blinkClk|blinkOuthours~q\,
	datad => \bin2|decOut_n~4_combout\,
	combout => \bin2|decOut_n~5_combout\);

-- Location: LCCOMB_X111_Y19_N12
\bin2|decOut_n[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin2|decOut_n[3]~7_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\ & ((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\) # ((\clock24|hours_count\(0)) # 
-- (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\)))) # (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\ & (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ $ 
-- (((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & \clock24|hours_count\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\,
	datac => \clock24|hours_count\(0),
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\,
	combout => \bin2|decOut_n[3]~7_combout\);

-- Location: LCCOMB_X111_Y19_N8
\bin2|decOut_n[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin2|decOut_n[3]~6_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & (\clock24|hours_count\(0) & 
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\))) # (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & 
-- (!\clock24|hours_count\(0) & !\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\,
	datac => \clock24|hours_count\(0),
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\,
	combout => \bin2|decOut_n[3]~6_combout\);

-- Location: LCCOMB_X111_Y19_N22
\bin2|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin2|Equal0~0_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & (\clock24|hours_count\(0) & 
-- \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\,
	datac => \clock24|hours_count\(0),
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\,
	combout => \bin2|Equal0~0_combout\);

-- Location: LCCOMB_X111_Y19_N10
\bin2|decOut_n[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin2|decOut_n[3]~8_combout\ = ((\bin2|decOut_n[3]~6_combout\ & ((\bin2|Equal0~0_combout\))) # (!\bin2|decOut_n[3]~6_combout\ & (!\bin2|decOut_n[3]~7_combout\))) # (!\blinkClk|blinkOuthours~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin2|decOut_n[3]~7_combout\,
	datab => \bin2|decOut_n[3]~6_combout\,
	datac => \bin2|Equal0~0_combout\,
	datad => \blinkClk|blinkOuthours~q\,
	combout => \bin2|decOut_n[3]~8_combout\);

-- Location: LCCOMB_X111_Y19_N28
\bin2|decOut_n~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin2|decOut_n~9_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & (((\clock24|hours_count\(0) & !\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\)))) # 
-- (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & ((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & ((!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\))) # 
-- (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & (\clock24|hours_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\,
	datac => \clock24|hours_count\(0),
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\,
	combout => \bin2|decOut_n~9_combout\);

-- Location: LCCOMB_X111_Y19_N30
\bin2|decOut_n~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin2|decOut_n~10_combout\ = (\bin2|decOut_n~9_combout\) # (!\blinkClk|blinkOuthours~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \blinkClk|blinkOuthours~q\,
	datad => \bin2|decOut_n~9_combout\,
	combout => \bin2|decOut_n~10_combout\);

-- Location: LCCOMB_X111_Y19_N24
\bin2|decOut_n~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin2|decOut_n~11_combout\ = (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & (\clock24|hours_count\(0) & (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ $ 
-- (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\)))) # (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\ & 
-- ((\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\) # (\clock24|hours_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\,
	datac => \clock24|hours_count\(0),
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\,
	combout => \bin2|decOut_n~11_combout\);

-- Location: LCCOMB_X111_Y19_N2
\bin2|decOut_n~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin2|decOut_n~12_combout\ = (\bin2|decOut_n~11_combout\) # (!\blinkClk|blinkOuthours~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \blinkClk|blinkOuthours~q\,
	datad => \bin2|decOut_n~11_combout\,
	combout => \bin2|decOut_n~12_combout\);

-- Location: LCCOMB_X111_Y19_N4
\bin2|decOut_n[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin2|decOut_n[6]~13_combout\ = (\clock24|hours_count\(0) & (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\ & (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ $ 
-- (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\)))) # (!\clock24|hours_count\(0) & (\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & 
-- (!\binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\,
	datab => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\,
	datac => \clock24|hours_count\(0),
	datad => \binaryBCDHours|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\,
	combout => \bin2|decOut_n[6]~13_combout\);

-- Location: LCCOMB_X111_Y19_N18
\bin2|decOut_n[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin2|decOut_n[6]~14_combout\ = ((\bin2|decOut_n[3]~6_combout\ & (!\bin2|Equal0~0_combout\)) # (!\bin2|decOut_n[3]~6_combout\ & ((\bin2|decOut_n[6]~13_combout\)))) # (!\blinkClk|blinkOuthours~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin2|Equal0~0_combout\,
	datab => \bin2|decOut_n[3]~6_combout\,
	datac => \bin2|decOut_n[6]~13_combout\,
	datad => \blinkClk|blinkOuthours~q\,
	combout => \bin2|decOut_n[6]~14_combout\);

-- Location: LCCOMB_X98_Y24_N18
\blinkClk|blinkOutmin~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|blinkOutmin~0_combout\ = (\blinkClk|blinkOutmin~q\ & ((\modeClk|mode\(0)) # (!\blinkClk|Equal4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|blinkOutmin~q\,
	datac => \modeClk|mode\(0),
	datad => \blinkClk|Equal4~5_combout\,
	combout => \blinkClk|blinkOutmin~0_combout\);

-- Location: LCCOMB_X98_Y24_N6
\blinkClk|blinkOutmin~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \blinkClk|blinkOutmin~1_combout\ = (\modeClk|mode\(1)) # ((\blinkClk|blinkOutmin~0_combout\) # ((\blinkClk|Equal3~8_combout\ & !\modeClk|mode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|Equal3~8_combout\,
	datab => \modeClk|mode\(1),
	datac => \modeClk|mode\(0),
	datad => \blinkClk|blinkOutmin~0_combout\,
	combout => \blinkClk|blinkOutmin~1_combout\);

-- Location: FF_X98_Y24_N7
\blinkClk|blinkOutmin\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \blinkClk|blinkOutmin~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blinkClk|blinkOutmin~q\);

-- Location: LCCOMB_X105_Y27_N10
\bin1|decOut_n[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin1|decOut_n[3]~12_combout\ = (!\clock24|min_count\(3) & !\clock24|min_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clock24|min_count\(3),
	datad => \clock24|min_count\(2),
	combout => \bin1|decOut_n[3]~12_combout\);

-- Location: LCCOMB_X105_Y27_N0
\bin1|decOut_n~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin1|decOut_n~13_combout\ = (\clock24|min_count\(3) & ((\clock24|min_count\(1)) # (\clock24|min_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clock24|min_count\(1),
	datac => \clock24|min_count\(3),
	datad => \clock24|min_count\(2),
	combout => \bin1|decOut_n~13_combout\);

-- Location: LCCOMB_X105_Y27_N14
\bin1|decOut_n~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin1|decOut_n~14_combout\ = (\clock24|min_count\(5) & (((\clock24|min_count\(4))))) # (!\clock24|min_count\(5) & ((\clock24|min_count\(4) & (\bin1|decOut_n[3]~12_combout\)) # (!\clock24|min_count\(4) & ((\bin1|decOut_n~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin1|decOut_n[3]~12_combout\,
	datab => \clock24|min_count\(5),
	datac => \clock24|min_count\(4),
	datad => \bin1|decOut_n~13_combout\,
	combout => \bin1|decOut_n~14_combout\);

-- Location: LCCOMB_X105_Y27_N24
\bin1|decOut_n~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin1|decOut_n~11_combout\ = (\clock24|min_count\(3)) # ((\clock24|min_count\(4) & ((\clock24|min_count\(1)) # (\clock24|min_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|min_count\(4),
	datab => \clock24|min_count\(1),
	datac => \clock24|min_count\(3),
	datad => \clock24|min_count\(2),
	combout => \bin1|decOut_n~11_combout\);

-- Location: LCCOMB_X105_Y27_N16
\bin1|decOut_n~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin1|decOut_n~15_combout\ = (\bin1|decOut_n~14_combout\ $ (((\clock24|min_count\(5) & \bin1|decOut_n~11_combout\)))) # (!\blinkClk|blinkOutmin~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|blinkOutmin~q\,
	datab => \clock24|min_count\(5),
	datac => \bin1|decOut_n~14_combout\,
	datad => \bin1|decOut_n~11_combout\,
	combout => \bin1|decOut_n~15_combout\);

-- Location: LCCOMB_X102_Y27_N16
\bin1|decOut_n[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin1|decOut_n[1]~16_combout\ = (\clock24|min_count\(3)) # ((\clock24|min_count\(1)) # (\clock24|min_count\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clock24|min_count\(3),
	datac => \clock24|min_count\(1),
	datad => \clock24|min_count\(2),
	combout => \bin1|decOut_n[1]~16_combout\);

-- Location: LCCOMB_X105_Y27_N30
\bin1|decOut_n[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin1|decOut_n[1]~17_combout\ = ((\clock24|min_count\(5) & (\clock24|min_count\(4) & \bin1|decOut_n[1]~16_combout\))) # (!\blinkClk|blinkOutmin~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|blinkOutmin~q\,
	datab => \clock24|min_count\(5),
	datac => \clock24|min_count\(4),
	datad => \bin1|decOut_n[1]~16_combout\,
	combout => \bin1|decOut_n[1]~17_combout\);

-- Location: LCCOMB_X103_Y27_N26
\bin1|decOut_n~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin1|decOut_n~6_combout\ = (\clock24|min_count\(3) & ((!\clock24|min_count\(2)) # (!\clock24|min_count\(1)))) # (!\clock24|min_count\(3) & ((\clock24|min_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clock24|min_count\(1),
	datac => \clock24|min_count\(3),
	datad => \clock24|min_count\(2),
	combout => \bin1|decOut_n~6_combout\);

-- Location: LCCOMB_X105_Y27_N2
\bin1|decOut_n~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin1|decOut_n~28_combout\ = ((!\clock24|min_count\(5) & (\clock24|min_count\(4) & \bin1|decOut_n~6_combout\))) # (!\blinkClk|blinkOutmin~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|blinkOutmin~q\,
	datab => \clock24|min_count\(5),
	datac => \clock24|min_count\(4),
	datad => \bin1|decOut_n~6_combout\,
	combout => \bin1|decOut_n~28_combout\);

-- Location: LCCOMB_X105_Y27_N20
\bin1|decOut_n[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin1|decOut_n[3]~18_combout\ = (\bin1|decOut_n[3]~12_combout\ & (\clock24|min_count\(4) & ((!\clock24|min_count\(5)) # (!\clock24|min_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin1|decOut_n[3]~12_combout\,
	datab => \clock24|min_count\(1),
	datac => \clock24|min_count\(4),
	datad => \clock24|min_count\(5),
	combout => \bin1|decOut_n[3]~18_combout\);

-- Location: LCCOMB_X105_Y27_N18
\bin1|decOut_n[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin1|decOut_n[3]~19_combout\ = (!\clock24|min_count\(4) & ((\clock24|min_count\(1)) # ((\clock24|min_count\(5)) # (\clock24|min_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|min_count\(4),
	datab => \clock24|min_count\(1),
	datac => \clock24|min_count\(5),
	datad => \clock24|min_count\(2),
	combout => \bin1|decOut_n[3]~19_combout\);

-- Location: LCCOMB_X105_Y27_N4
\bin1|decOut_n[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin1|decOut_n[3]~20_combout\ = ((\bin1|decOut_n[3]~18_combout\) # ((\clock24|min_count\(3) & \bin1|decOut_n[3]~19_combout\))) # (!\blinkClk|blinkOutmin~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|blinkOutmin~q\,
	datab => \bin1|decOut_n[3]~18_combout\,
	datac => \clock24|min_count\(3),
	datad => \bin1|decOut_n[3]~19_combout\,
	combout => \bin1|decOut_n[3]~20_combout\);

-- Location: LCCOMB_X103_Y27_N2
\bin1|decOut_n[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin1|decOut_n[4]~21_combout\ = (\clock24|min_count\(3) & ((\clock24|min_count\(5) & ((!\clock24|min_count\(2)))) # (!\clock24|min_count\(5) & (\clock24|min_count\(1) & \clock24|min_count\(2))))) # (!\clock24|min_count\(3) & (((\clock24|min_count\(5)) # 
-- (!\clock24|min_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|min_count\(3),
	datab => \clock24|min_count\(1),
	datac => \clock24|min_count\(5),
	datad => \clock24|min_count\(2),
	combout => \bin1|decOut_n[4]~21_combout\);

-- Location: LCCOMB_X105_Y27_N6
\bin1|decOut_n[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin1|decOut_n[6]~22_combout\ = (\blinkClk|blinkOutmin~q\ & (!\clock24|min_count\(5) & (!\clock24|min_count\(4) & !\bin1|decOut_n~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|blinkOutmin~q\,
	datab => \clock24|min_count\(5),
	datac => \clock24|min_count\(4),
	datad => \bin1|decOut_n~13_combout\,
	combout => \bin1|decOut_n[6]~22_combout\);

-- Location: LCCOMB_X105_Y27_N8
\bin1|decOut_n[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin1|decOut_n[4]~23_combout\ = (!\bin1|decOut_n[6]~22_combout\ & (((\bin1|decOut_n[4]~21_combout\) # (!\clock24|min_count\(4))) # (!\blinkClk|blinkOutmin~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|blinkOutmin~q\,
	datab => \bin1|decOut_n[4]~21_combout\,
	datac => \clock24|min_count\(4),
	datad => \bin1|decOut_n[6]~22_combout\,
	combout => \bin1|decOut_n[4]~23_combout\);

-- Location: LCCOMB_X105_Y27_N26
\bin1|decOut_n~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin1|decOut_n~24_combout\ = (\clock24|min_count\(3) & (!\clock24|min_count\(5) & ((\clock24|min_count\(1)) # (\clock24|min_count\(2))))) # (!\clock24|min_count\(3) & (((\clock24|min_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|min_count\(3),
	datab => \clock24|min_count\(1),
	datac => \clock24|min_count\(5),
	datad => \clock24|min_count\(2),
	combout => \bin1|decOut_n~24_combout\);

-- Location: LCCOMB_X105_Y27_N12
\bin1|decOut_n~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin1|decOut_n~27_combout\ = ((\clock24|min_count\(4) & (!\clock24|min_count\(5))) # (!\clock24|min_count\(4) & ((\bin1|decOut_n~24_combout\)))) # (!\blinkClk|blinkOutmin~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|min_count\(4),
	datab => \clock24|min_count\(5),
	datac => \bin1|decOut_n~24_combout\,
	datad => \blinkClk|blinkOutmin~q\,
	combout => \bin1|decOut_n~27_combout\);

-- Location: LCCOMB_X105_Y27_N28
\bin1|decOut_n[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin1|decOut_n[6]~25_combout\ = (!\clock24|min_count\(5) & (((!\clock24|min_count\(3) & !\clock24|min_count\(2))) # (!\clock24|min_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|min_count\(3),
	datab => \clock24|min_count\(5),
	datac => \clock24|min_count\(4),
	datad => \clock24|min_count\(2),
	combout => \bin1|decOut_n[6]~25_combout\);

-- Location: LCCOMB_X105_Y27_N22
\bin1|decOut_n[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \bin1|decOut_n[6]~26_combout\ = ((\bin1|decOut_n[6]~25_combout\) # (\bin1|decOut_n[6]~22_combout\)) # (!\blinkClk|blinkOutmin~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|blinkOutmin~q\,
	datab => \bin1|decOut_n[6]~25_combout\,
	datad => \bin1|decOut_n[6]~22_combout\,
	combout => \bin1|decOut_n[6]~26_combout\);

-- Location: LCCOMB_X102_Y27_N20
\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \clock24|min_count\(3) $ (VCC)
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\clock24|min_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clock24|min_count\(3),
	datad => VCC,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X102_Y27_N22
\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\clock24|min_count\(4) & (\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\clock24|min_count\(4) & 
-- (!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\clock24|min_count\(4) & !\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|min_count\(4),
	datad => VCC,
	cin => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X102_Y27_N24
\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\clock24|min_count\(5) & (\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\clock24|min_count\(5) & 
-- (!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\clock24|min_count\(5) & !\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock24|min_count\(5),
	datad => VCC,
	cin => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X102_Y27_N26
\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X101_Y27_N8
\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[21]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[21]~24_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \clock24|min_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \clock24|min_count\(5),
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[21]~24_combout\);

-- Location: LCCOMB_X101_Y27_N18
\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[21]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[21]~25_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[21]~25_combout\);

-- Location: LCCOMB_X101_Y27_N30
\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[20]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[20]~27_combout\ = (!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[20]~27_combout\);

-- Location: LCCOMB_X101_Y27_N0
\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[20]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[20]~26_combout\ = (\clock24|min_count\(4) & \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|min_count\(4),
	datac => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[20]~26_combout\);

-- Location: LCCOMB_X101_Y27_N10
\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[19]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[19]~29_combout\ = (!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[19]~29_combout\);

-- Location: LCCOMB_X101_Y27_N16
\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[19]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[19]~28_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \clock24|min_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \clock24|min_count\(3),
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[19]~28_combout\);

-- Location: LCCOMB_X101_Y27_N12
\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[18]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[18]~30_combout\ = (\clock24|min_count\(2) & \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|min_count\(2),
	datac => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[18]~30_combout\);

-- Location: LCCOMB_X101_Y27_N2
\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[18]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[18]~31_combout\ = (\clock24|min_count\(2) & !\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|min_count\(2),
	datac => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[18]~31_combout\);

-- Location: LCCOMB_X101_Y27_N20
\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[18]~30_combout\) # (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[18]~31_combout\)))
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[18]~30_combout\) # (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[18]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[18]~30_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[18]~31_combout\,
	datad => VCC,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X101_Y27_N22
\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[19]~29_combout\) # 
-- (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[19]~28_combout\)))) # (!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[19]~29_combout\ & 
-- (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[19]~28_combout\)))
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[19]~29_combout\ & (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[19]~28_combout\ & 
-- !\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[19]~29_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[19]~28_combout\,
	datad => VCC,
	cin => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X101_Y27_N24
\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[20]~27_combout\) # 
-- (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[20]~26_combout\)))) # (!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[20]~27_combout\) # 
-- (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[20]~26_combout\)))))
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[20]~27_combout\) # 
-- (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[20]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[20]~27_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[20]~26_combout\,
	datad => VCC,
	cin => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X101_Y27_N26
\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[21]~24_combout\) # 
-- (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[21]~25_combout\)))) # (!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[21]~24_combout\ & 
-- (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[21]~25_combout\)))
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[21]~24_combout\ & (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[21]~25_combout\ & 
-- !\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[21]~24_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[21]~25_combout\,
	datad => VCC,
	cin => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X101_Y27_N28
\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X101_Y31_N26
\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[24]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[24]~35_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \clock24|min_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \clock24|min_count\(1),
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[24]~35_combout\);

-- Location: LCCOMB_X101_Y31_N4
\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[24]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[24]~36_combout\ = (!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \clock24|min_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \clock24|min_count\(1),
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[24]~36_combout\);

-- Location: LCCOMB_X101_Y31_N12
\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[24]~35_combout\) # (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[24]~36_combout\)))
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[24]~35_combout\) # (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[24]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[24]~35_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[24]~36_combout\,
	datad => VCC,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X101_Y31_N6
\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[28]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[28]~37_combout\ = (!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[28]~37_combout\);

-- Location: LCCOMB_X101_Y27_N14
\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[28]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[28]~43_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\clock24|min_count\(5)))) # (!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \clock24|min_count\(5),
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[28]~43_combout\);

-- Location: LCCOMB_X101_Y27_N6
\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[27]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[27]~44_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\clock24|min_count\(4))) # (!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|min_count\(4),
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[27]~44_combout\);

-- Location: LCCOMB_X101_Y31_N0
\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[27]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[27]~38_combout\ = (!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[27]~38_combout\);

-- Location: LCCOMB_X101_Y27_N4
\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[26]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\clock24|min_count\(3)))) # (!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \clock24|min_count\(3),
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout\);

-- Location: LCCOMB_X101_Y31_N24
\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[26]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[26]~32_combout\ = (!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[26]~32_combout\);

-- Location: LCCOMB_X101_Y31_N28
\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[25]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[25]~34_combout\ = (!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[25]~34_combout\);

-- Location: LCCOMB_X101_Y31_N2
\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[25]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[25]~33_combout\ = (\clock24|min_count\(2) & \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock24|min_count\(2),
	datac => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[25]~33_combout\);

-- Location: LCCOMB_X101_Y31_N14
\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[25]~34_combout\) # 
-- (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[25]~33_combout\)))) # (!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[25]~34_combout\ & 
-- (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[25]~33_combout\)))
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[25]~34_combout\ & (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[25]~33_combout\ & 
-- !\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[25]~34_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[25]~33_combout\,
	datad => VCC,
	cin => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X101_Y31_N16
\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout\) # 
-- (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[26]~32_combout\)))) # (!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout\) # 
-- (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[26]~32_combout\)))))
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout\) # 
-- (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[26]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[26]~32_combout\,
	datad => VCC,
	cin => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X101_Y31_N18
\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[27]~44_combout\ & (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[27]~38_combout\ & 
-- !\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[27]~44_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[27]~38_combout\,
	datad => VCC,
	cin => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X101_Y31_N20
\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[28]~37_combout\) # ((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[28]~43_combout\) # 
-- (!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[28]~37_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[28]~43_combout\,
	datad => VCC,
	cin => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	cout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X101_Y31_N22
\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X101_Y31_N8
\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\clock24|min_count\(1)))) # 
-- (!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \clock24|min_count\(1),
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\);

-- Location: LCCOMB_X101_Y31_N30
\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[25]~34_combout\) # 
-- ((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[25]~33_combout\)))) # (!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (((\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[25]~34_combout\,
	datac => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[25]~33_combout\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\);

-- Location: LCCOMB_X101_Y31_N10
\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout\) # 
-- ((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[26]~32_combout\)))) # (!\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (((\binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[26]~32_combout\,
	datac => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \binaryBCDMin|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\);

-- Location: LCCOMB_X105_Y54_N24
\Bin0|decOut_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin0|decOut_n~0_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & (\clock24|min_count\(0) $ 
-- (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\)))) # (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & (\clock24|min_count\(0) & 
-- (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ $ (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\,
	datac => \clock24|min_count\(0),
	datad => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\,
	combout => \Bin0|decOut_n~0_combout\);

-- Location: LCCOMB_X105_Y54_N22
\Bin0|decOut_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin0|decOut_n~1_combout\ = (\Bin0|decOut_n~0_combout\) # (!\blinkClk|blinkOutmin~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \blinkClk|blinkOutmin~q\,
	datad => \Bin0|decOut_n~0_combout\,
	combout => \Bin0|decOut_n~1_combout\);

-- Location: LCCOMB_X105_Y54_N0
\Bin0|decOut_n~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin0|decOut_n~2_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & ((\clock24|min_count\(0) & ((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\))) # (!\clock24|min_count\(0) & 
-- (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\)))) # (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & 
-- (\clock24|min_count\(0) $ (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\,
	datac => \clock24|min_count\(0),
	datad => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\,
	combout => \Bin0|decOut_n~2_combout\);

-- Location: LCCOMB_X105_Y54_N6
\Bin0|decOut_n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin0|decOut_n~3_combout\ = (\Bin0|decOut_n~2_combout\) # (!\blinkClk|blinkOutmin~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \blinkClk|blinkOutmin~q\,
	datad => \Bin0|decOut_n~2_combout\,
	combout => \Bin0|decOut_n~3_combout\);

-- Location: LCCOMB_X105_Y54_N20
\Bin0|decOut_n~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin0|decOut_n~4_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\ & 
-- ((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\) # (!\clock24|min_count\(0))))) # (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & 
-- (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & (!\clock24|min_count\(0) & !\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\,
	datac => \clock24|min_count\(0),
	datad => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\,
	combout => \Bin0|decOut_n~4_combout\);

-- Location: LCCOMB_X105_Y54_N10
\Bin0|decOut_n~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin0|decOut_n~5_combout\ = (\Bin0|decOut_n~4_combout\) # (!\blinkClk|blinkOutmin~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \blinkClk|blinkOutmin~q\,
	datad => \Bin0|decOut_n~4_combout\,
	combout => \Bin0|decOut_n~5_combout\);

-- Location: LCCOMB_X105_Y54_N12
\Bin0|decOut_n[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin0|decOut_n[6]~6_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & (\clock24|min_count\(0) & 
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\))) # (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & 
-- (!\clock24|min_count\(0) & !\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\,
	datac => \clock24|min_count\(0),
	datad => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\,
	combout => \Bin0|decOut_n[6]~6_combout\);

-- Location: LCCOMB_X105_Y54_N16
\Bin0|decOut_n[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin0|decOut_n[3]~7_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\ & (((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\) # (\clock24|min_count\(0))) # 
-- (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\))) # (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\ & (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ $ 
-- (((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & \clock24|min_count\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\,
	datac => \clock24|min_count\(0),
	datad => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\,
	combout => \Bin0|decOut_n[3]~7_combout\);

-- Location: LCCOMB_X105_Y54_N18
\Bin0|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin0|Equal0~0_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & (\clock24|min_count\(0) & 
-- \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\,
	datac => \clock24|min_count\(0),
	datad => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\,
	combout => \Bin0|Equal0~0_combout\);

-- Location: LCCOMB_X105_Y54_N30
\Bin0|decOut_n[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin0|decOut_n[3]~8_combout\ = ((\Bin0|decOut_n[6]~6_combout\ & ((\Bin0|Equal0~0_combout\))) # (!\Bin0|decOut_n[6]~6_combout\ & (!\Bin0|decOut_n[3]~7_combout\))) # (!\blinkClk|blinkOutmin~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin0|decOut_n[6]~6_combout\,
	datab => \Bin0|decOut_n[3]~7_combout\,
	datac => \blinkClk|blinkOutmin~q\,
	datad => \Bin0|Equal0~0_combout\,
	combout => \Bin0|decOut_n[3]~8_combout\);

-- Location: LCCOMB_X105_Y54_N28
\Bin0|decOut_n~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin0|decOut_n~9_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & (((\clock24|min_count\(0) & !\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\)))) # 
-- (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & ((\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & ((!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\))) # 
-- (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & (\clock24|min_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\,
	datac => \clock24|min_count\(0),
	datad => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\,
	combout => \Bin0|decOut_n~9_combout\);

-- Location: LCCOMB_X105_Y54_N2
\Bin0|decOut_n~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin0|decOut_n~10_combout\ = (\Bin0|decOut_n~9_combout\) # (!\blinkClk|blinkOutmin~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \blinkClk|blinkOutmin~q\,
	datad => \Bin0|decOut_n~9_combout\,
	combout => \Bin0|decOut_n~10_combout\);

-- Location: LCCOMB_X105_Y54_N4
\Bin0|decOut_n~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin0|decOut_n~11_combout\ = (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\ & ((\clock24|min_count\(0)) # 
-- (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\)))) # (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & (\clock24|min_count\(0) & 
-- (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ $ (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\,
	datac => \clock24|min_count\(0),
	datad => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\,
	combout => \Bin0|decOut_n~11_combout\);

-- Location: LCCOMB_X105_Y54_N14
\Bin0|decOut_n~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin0|decOut_n~12_combout\ = (\Bin0|decOut_n~11_combout\) # (!\blinkClk|blinkOutmin~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin0|decOut_n~11_combout\,
	datac => \blinkClk|blinkOutmin~q\,
	combout => \Bin0|decOut_n~12_combout\);

-- Location: LCCOMB_X105_Y54_N8
\Bin0|decOut_n[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin0|decOut_n[6]~13_combout\ = (\clock24|min_count\(0) & (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\ & (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ $ 
-- (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\)))) # (!\clock24|min_count\(0) & (!\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\ & 
-- (\binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\ & \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout\,
	datab => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[32]~41_combout\,
	datac => \clock24|min_count\(0),
	datad => \binaryBCDMin|Mod0|auto_generated|divider|divider|StageOut[33]~39_combout\,
	combout => \Bin0|decOut_n[6]~13_combout\);

-- Location: LCCOMB_X105_Y54_N26
\Bin0|decOut_n[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin0|decOut_n[6]~14_combout\ = ((\Bin0|decOut_n[6]~6_combout\ & (!\Bin0|Equal0~0_combout\)) # (!\Bin0|decOut_n[6]~6_combout\ & ((\Bin0|decOut_n[6]~13_combout\)))) # (!\blinkClk|blinkOutmin~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blinkClk|blinkOutmin~q\,
	datab => \Bin0|Equal0~0_combout\,
	datac => \Bin0|decOut_n[6]~13_combout\,
	datad => \Bin0|decOut_n[6]~6_combout\,
	combout => \Bin0|decOut_n[6]~14_combout\);

-- Location: FF_X79_Y23_N1
\tempMode|ledMode[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \tempMode|state.Mode4~q\,
	sload => VCC,
	ena => \tempMode|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempMode|ledMode\(0));

-- Location: FF_X79_Y23_N11
\tempMode|ledMode[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \tempMode|state.Mode3~q\,
	sload => VCC,
	ena => \tempMode|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempMode|ledMode\(3));

-- Location: LCCOMB_X79_Y23_N4
\tempMode|ledMode[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempMode|ledMode[6]~feeder_combout\ = \tempMode|state.Mode2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tempMode|state.Mode2~q\,
	combout => \tempMode|ledMode[6]~feeder_combout\);

-- Location: FF_X79_Y23_N5
\tempMode|ledMode[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \tempMode|ledMode[6]~feeder_combout\,
	ena => \tempMode|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempMode|ledMode\(6));

ww_HEX7(0) <= \HEX7[0]~output_o\;

ww_HEX7(1) <= \HEX7[1]~output_o\;

ww_HEX7(2) <= \HEX7[2]~output_o\;

ww_HEX7(3) <= \HEX7[3]~output_o\;

ww_HEX7(4) <= \HEX7[4]~output_o\;

ww_HEX7(5) <= \HEX7[5]~output_o\;

ww_HEX7(6) <= \HEX7[6]~output_o\;

ww_HEX6(0) <= \HEX6[0]~output_o\;

ww_HEX6(1) <= \HEX6[1]~output_o\;

ww_HEX6(2) <= \HEX6[2]~output_o\;

ww_HEX6(3) <= \HEX6[3]~output_o\;

ww_HEX6(4) <= \HEX6[4]~output_o\;

ww_HEX6(5) <= \HEX6[5]~output_o\;

ww_HEX6(6) <= \HEX6[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_LEDG(0) <= \LEDG[0]~output_o\;

ww_LEDG(1) <= \LEDG[1]~output_o\;

ww_LEDG(2) <= \LEDG[2]~output_o\;

ww_LEDG(3) <= \LEDG[3]~output_o\;

ww_LEDG(4) <= \LEDG[4]~output_o\;

ww_LEDG(5) <= \LEDG[5]~output_o\;

ww_LEDG(6) <= \LEDG[6]~output_o\;

ww_LEDR(0) <= \LEDR[0]~output_o\;
END structure;


