

================================================================
== Vitis HLS Report for 'mvt'
================================================================
* Date:           Mon Dec  2 12:52:41 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    19868|    19868|  0.199 ms|  0.199 ms|  19869|  19869|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     2368|     2368|        37|          -|          -|    64|        no|
        |- lp3     |    17024|    17024|       266|          -|          -|    64|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 26 
23 --> 24 
24 --> 25 
25 --> 22 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/mvt.c:6]   --->   Operation 27 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 28 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [src/mvt.c:4]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_0"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_1"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x1"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x2"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y1"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y2"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x1_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x1_out"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x2_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x2_out"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buff_A = alloca i64 1" [src/mvt.c:7]   --->   Operation 46 'alloca' 'buff_A' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%buff_A_1 = alloca i64 1" [src/mvt.c:7]   --->   Operation 47 'alloca' 'buff_A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%buff_x1 = alloca i64 1" [src/mvt.c:8]   --->   Operation 48 'alloca' 'buff_x1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%buff_x1_1 = alloca i64 1" [src/mvt.c:8]   --->   Operation 49 'alloca' 'buff_x1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%buff_x2 = alloca i64 1" [src/mvt.c:9]   --->   Operation 50 'alloca' 'buff_x2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%buff_x2_1 = alloca i64 1" [src/mvt.c:9]   --->   Operation 51 'alloca' 'buff_x2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%buff_y1 = alloca i64 1" [src/mvt.c:10]   --->   Operation 52 'alloca' 'buff_y1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%buff_y1_1 = alloca i64 1" [src/mvt.c:10]   --->   Operation 53 'alloca' 'buff_y1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%buff_y2 = alloca i64 1" [src/mvt.c:11]   --->   Operation 54 'alloca' 'buff_y2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%buff_y2_1 = alloca i64 1" [src/mvt.c:11]   --->   Operation 55 'alloca' 'buff_y2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %i" [src/mvt.c:6]   --->   Operation 56 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln13 = br void %lprd_2" [src/mvt.c:13]   --->   Operation 57 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%i_3 = load i7 %i" [src/mvt.c:13]   --->   Operation 58 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i7 %i_3" [src/mvt.c:13]   --->   Operation 59 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.77ns)   --->   "%icmp_ln13 = icmp_eq  i7 %i_3, i7 64" [src/mvt.c:13]   --->   Operation 60 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.77ns)   --->   "%add_ln13 = add i7 %i_3, i7 1" [src/mvt.c:13]   --->   Operation 61 'add' 'add_ln13' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %lprd_2.split, void %lp1" [src/mvt.c:13]   --->   Operation 62 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %i_3" [src/mvt.c:13]   --->   Operation 63 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i7 %i_3" [src/mvt.c:13]   --->   Operation 64 'trunc' 'trunc_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_3, i32 1, i32 5" [src/mvt.c:6]   --->   Operation 65 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%x1_addr = getelementptr i32 %x1, i64 0, i64 %zext_ln13" [src/mvt.c:14]   --->   Operation 66 'getelementptr' 'x1_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (1.23ns)   --->   "%x1_load = load i6 %x1_addr" [src/mvt.c:14]   --->   Operation 67 'load' 'x1_load' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%x2_addr = getelementptr i32 %x2, i64 0, i64 %zext_ln13" [src/mvt.c:15]   --->   Operation 68 'getelementptr' 'x2_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (1.23ns)   --->   "%x2_load = load i6 %x2_addr" [src/mvt.c:15]   --->   Operation 69 'load' 'x2_load' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%y1_addr = getelementptr i32 %y1, i64 0, i64 %zext_ln13" [src/mvt.c:16]   --->   Operation 70 'getelementptr' 'y1_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (1.23ns)   --->   "%y1_load = load i6 %y1_addr" [src/mvt.c:16]   --->   Operation 71 'load' 'y1_load' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [src/mvt.c:6]   --->   Operation 72 'alloca' 'i_2' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%buff_y1_addr = getelementptr i32 %buff_y1, i64 0, i64 0"   --->   Operation 73 'getelementptr' 'buff_y1_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%buff_y1_1_addr = getelementptr i32 %buff_y1_1, i64 0, i64 0"   --->   Operation 74 'getelementptr' 'buff_y1_1_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (1.23ns)   --->   "%buff_y1_load = load i5 %buff_y1_addr"   --->   Operation 75 'load' 'buff_y1_load' <Predicate = (icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 76 [2/2] (1.23ns)   --->   "%buff_y1_1_load = load i5 %buff_y1_1_addr"   --->   Operation 76 'load' 'buff_y1_1_load' <Predicate = (icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%buff_y1_addr_1 = getelementptr i32 %buff_y1, i64 0, i64 1"   --->   Operation 77 'getelementptr' 'buff_y1_addr_1' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_1 = getelementptr i32 %buff_y1_1, i64 0, i64 1"   --->   Operation 78 'getelementptr' 'buff_y1_1_addr_1' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (1.23ns)   --->   "%buff_y1_load_1 = load i5 %buff_y1_addr_1"   --->   Operation 79 'load' 'buff_y1_load_1' <Predicate = (icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 80 [2/2] (1.23ns)   --->   "%buff_y1_1_load_1 = load i5 %buff_y1_1_addr_1"   --->   Operation 80 'load' 'buff_y1_1_load_1' <Predicate = (icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %i_2" [src/mvt.c:6]   --->   Operation 81 'store' 'store_ln6' <Predicate = (icmp_ln13)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.87>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/mvt.c:6]   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/mvt.c:13]   --->   Operation 83 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i5 %lshr_ln6" [src/mvt.c:6]   --->   Operation 84 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (1.23ns)   --->   "%x1_load = load i6 %x1_addr" [src/mvt.c:14]   --->   Operation 85 'load' 'x1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %x1_load" [src/mvt.c:14]   --->   Operation 86 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%buff_x1_addr = getelementptr i32 %buff_x1, i64 0, i64 %zext_ln6" [src/mvt.c:14]   --->   Operation 87 'getelementptr' 'buff_x1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%buff_x1_1_addr = getelementptr i32 %buff_x1_1, i64 0, i64 %zext_ln6" [src/mvt.c:14]   --->   Operation 88 'getelementptr' 'buff_x1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/2] (1.23ns)   --->   "%x2_load = load i6 %x2_addr" [src/mvt.c:15]   --->   Operation 89 'load' 'x2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %x2_load" [src/mvt.c:15]   --->   Operation 90 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%buff_x2_addr = getelementptr i32 %buff_x2, i64 0, i64 %zext_ln6" [src/mvt.c:15]   --->   Operation 91 'getelementptr' 'buff_x2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%buff_x2_1_addr = getelementptr i32 %buff_x2_1, i64 0, i64 %zext_ln6" [src/mvt.c:15]   --->   Operation 92 'getelementptr' 'buff_x2_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/2] (1.23ns)   --->   "%y1_load = load i6 %y1_addr" [src/mvt.c:16]   --->   Operation 93 'load' 'y1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %y1_load" [src/mvt.c:16]   --->   Operation 94 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%buff_y1_addr_32 = getelementptr i32 %buff_y1, i64 0, i64 %zext_ln6" [src/mvt.c:16]   --->   Operation 95 'getelementptr' 'buff_y1_addr_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_32 = getelementptr i32 %buff_y1_1, i64 0, i64 %zext_ln6" [src/mvt.c:16]   --->   Operation 96 'getelementptr' 'buff_y1_1_addr_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.63ns)   --->   "%y2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %y2" [src/mvt.c:17]   --->   Operation 97 'read' 'y2_read' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %y2_read" [src/mvt.c:17]   --->   Operation 98 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%buff_y2_addr = getelementptr i32 %buff_y2, i64 0, i64 %zext_ln6" [src/mvt.c:17]   --->   Operation 99 'getelementptr' 'buff_y2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%buff_y2_1_addr = getelementptr i32 %buff_y2_1, i64 0, i64 %zext_ln6" [src/mvt.c:17]   --->   Operation 100 'getelementptr' 'buff_y2_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %trunc_ln13_1, void %arrayidx14.case.0, void %arrayidx14.case.1" [src/mvt.c:14]   --->   Operation 101 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln14 = store i32 %bitcast_ln14, i5 %buff_x1_addr" [src/mvt.c:14]   --->   Operation 102 'store' 'store_ln14' <Predicate = (!trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 103 [1/1] (1.23ns)   --->   "%store_ln15 = store i32 %bitcast_ln15, i5 %buff_x2_addr" [src/mvt.c:15]   --->   Operation 103 'store' 'store_ln15' <Predicate = (!trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln16 = store i32 %bitcast_ln16, i5 %buff_y1_addr_32" [src/mvt.c:16]   --->   Operation 104 'store' 'store_ln16' <Predicate = (!trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 105 [1/1] (1.23ns)   --->   "%store_ln17 = store i32 %bitcast_ln17, i5 %buff_y2_addr" [src/mvt.c:17]   --->   Operation 105 'store' 'store_ln17' <Predicate = (!trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx14.exit" [src/mvt.c:17]   --->   Operation 106 'br' 'br_ln17' <Predicate = (!trunc_ln13_1)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.23ns)   --->   "%store_ln14 = store i32 %bitcast_ln14, i5 %buff_x1_1_addr" [src/mvt.c:14]   --->   Operation 107 'store' 'store_ln14' <Predicate = (trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 108 [1/1] (1.23ns)   --->   "%store_ln15 = store i32 %bitcast_ln15, i5 %buff_x2_1_addr" [src/mvt.c:15]   --->   Operation 108 'store' 'store_ln15' <Predicate = (trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 109 [1/1] (1.23ns)   --->   "%store_ln16 = store i32 %bitcast_ln16, i5 %buff_y1_1_addr_32" [src/mvt.c:16]   --->   Operation 109 'store' 'store_ln16' <Predicate = (trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 110 [1/1] (1.23ns)   --->   "%store_ln17 = store i32 %bitcast_ln17, i5 %buff_y2_1_addr" [src/mvt.c:17]   --->   Operation 110 'store' 'store_ln17' <Predicate = (trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx14.exit" [src/mvt.c:17]   --->   Operation 111 'br' 'br_ln17' <Predicate = (trunc_ln13_1)> <Delay = 0.00>
ST_3 : Operation 112 [2/2] (1.23ns)   --->   "%call_ln13 = call void @mvt_Pipeline_lprd_2, i6 %trunc_ln13, i32 %A_0, i32 %A_1, i32 %buff_A, i32 %buff_A_1" [src/mvt.c:13]   --->   Operation 112 'call' 'call_ln13' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln13, i7 %i" [src/mvt.c:6]   --->   Operation 113 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln13 = call void @mvt_Pipeline_lprd_2, i6 %trunc_ln13, i32 %A_0, i32 %A_1, i32 %buff_A, i32 %buff_A_1" [src/mvt.c:13]   --->   Operation 114 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln13 = br void %lprd_2" [src/mvt.c:13]   --->   Operation 115 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.23>
ST_5 : Operation 116 [1/2] (1.23ns)   --->   "%buff_y1_load = load i5 %buff_y1_addr"   --->   Operation 116 'load' 'buff_y1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 117 [1/2] (1.23ns)   --->   "%buff_y1_1_load = load i5 %buff_y1_1_addr"   --->   Operation 117 'load' 'buff_y1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 118 [1/2] (1.23ns)   --->   "%buff_y1_load_1 = load i5 %buff_y1_addr_1"   --->   Operation 118 'load' 'buff_y1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 119 [1/2] (1.23ns)   --->   "%buff_y1_1_load_1 = load i5 %buff_y1_1_addr_1"   --->   Operation 119 'load' 'buff_y1_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%buff_y1_addr_2 = getelementptr i32 %buff_y1, i64 0, i64 2"   --->   Operation 120 'getelementptr' 'buff_y1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_2 = getelementptr i32 %buff_y1_1, i64 0, i64 2"   --->   Operation 121 'getelementptr' 'buff_y1_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [2/2] (1.23ns)   --->   "%buff_y1_load_2 = load i5 %buff_y1_addr_2"   --->   Operation 122 'load' 'buff_y1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 123 [2/2] (1.23ns)   --->   "%buff_y1_1_load_2 = load i5 %buff_y1_1_addr_2"   --->   Operation 123 'load' 'buff_y1_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%buff_y1_addr_3 = getelementptr i32 %buff_y1, i64 0, i64 3"   --->   Operation 124 'getelementptr' 'buff_y1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_3 = getelementptr i32 %buff_y1_1, i64 0, i64 3"   --->   Operation 125 'getelementptr' 'buff_y1_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [2/2] (1.23ns)   --->   "%buff_y1_load_3 = load i5 %buff_y1_addr_3"   --->   Operation 126 'load' 'buff_y1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 127 [2/2] (1.23ns)   --->   "%buff_y1_1_load_3 = load i5 %buff_y1_1_addr_3"   --->   Operation 127 'load' 'buff_y1_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 6 <SV = 3> <Delay = 1.23>
ST_6 : Operation 128 [1/2] (1.23ns)   --->   "%buff_y1_load_2 = load i5 %buff_y1_addr_2"   --->   Operation 128 'load' 'buff_y1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 129 [1/2] (1.23ns)   --->   "%buff_y1_1_load_2 = load i5 %buff_y1_1_addr_2"   --->   Operation 129 'load' 'buff_y1_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 130 [1/2] (1.23ns)   --->   "%buff_y1_load_3 = load i5 %buff_y1_addr_3"   --->   Operation 130 'load' 'buff_y1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 131 [1/2] (1.23ns)   --->   "%buff_y1_1_load_3 = load i5 %buff_y1_1_addr_3"   --->   Operation 131 'load' 'buff_y1_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%buff_y1_addr_4 = getelementptr i32 %buff_y1, i64 0, i64 4"   --->   Operation 132 'getelementptr' 'buff_y1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_4 = getelementptr i32 %buff_y1_1, i64 0, i64 4"   --->   Operation 133 'getelementptr' 'buff_y1_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [2/2] (1.23ns)   --->   "%buff_y1_load_4 = load i5 %buff_y1_addr_4"   --->   Operation 134 'load' 'buff_y1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 135 [2/2] (1.23ns)   --->   "%buff_y1_1_load_4 = load i5 %buff_y1_1_addr_4"   --->   Operation 135 'load' 'buff_y1_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%buff_y1_addr_5 = getelementptr i32 %buff_y1, i64 0, i64 5"   --->   Operation 136 'getelementptr' 'buff_y1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_5 = getelementptr i32 %buff_y1_1, i64 0, i64 5"   --->   Operation 137 'getelementptr' 'buff_y1_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [2/2] (1.23ns)   --->   "%buff_y1_load_5 = load i5 %buff_y1_addr_5"   --->   Operation 138 'load' 'buff_y1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 139 [2/2] (1.23ns)   --->   "%buff_y1_1_load_5 = load i5 %buff_y1_1_addr_5"   --->   Operation 139 'load' 'buff_y1_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 7 <SV = 4> <Delay = 1.23>
ST_7 : Operation 140 [1/2] (1.23ns)   --->   "%buff_y1_load_4 = load i5 %buff_y1_addr_4"   --->   Operation 140 'load' 'buff_y1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 141 [1/2] (1.23ns)   --->   "%buff_y1_1_load_4 = load i5 %buff_y1_1_addr_4"   --->   Operation 141 'load' 'buff_y1_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 142 [1/2] (1.23ns)   --->   "%buff_y1_load_5 = load i5 %buff_y1_addr_5"   --->   Operation 142 'load' 'buff_y1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 143 [1/2] (1.23ns)   --->   "%buff_y1_1_load_5 = load i5 %buff_y1_1_addr_5"   --->   Operation 143 'load' 'buff_y1_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%buff_y1_addr_6 = getelementptr i32 %buff_y1, i64 0, i64 6"   --->   Operation 144 'getelementptr' 'buff_y1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_6 = getelementptr i32 %buff_y1_1, i64 0, i64 6"   --->   Operation 145 'getelementptr' 'buff_y1_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [2/2] (1.23ns)   --->   "%buff_y1_load_6 = load i5 %buff_y1_addr_6"   --->   Operation 146 'load' 'buff_y1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 147 [2/2] (1.23ns)   --->   "%buff_y1_1_load_6 = load i5 %buff_y1_1_addr_6"   --->   Operation 147 'load' 'buff_y1_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%buff_y1_addr_7 = getelementptr i32 %buff_y1, i64 0, i64 7"   --->   Operation 148 'getelementptr' 'buff_y1_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_7 = getelementptr i32 %buff_y1_1, i64 0, i64 7"   --->   Operation 149 'getelementptr' 'buff_y1_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [2/2] (1.23ns)   --->   "%buff_y1_load_7 = load i5 %buff_y1_addr_7"   --->   Operation 150 'load' 'buff_y1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 151 [2/2] (1.23ns)   --->   "%buff_y1_1_load_7 = load i5 %buff_y1_1_addr_7"   --->   Operation 151 'load' 'buff_y1_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 8 <SV = 5> <Delay = 1.23>
ST_8 : Operation 152 [1/2] (1.23ns)   --->   "%buff_y1_load_6 = load i5 %buff_y1_addr_6"   --->   Operation 152 'load' 'buff_y1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 153 [1/2] (1.23ns)   --->   "%buff_y1_1_load_6 = load i5 %buff_y1_1_addr_6"   --->   Operation 153 'load' 'buff_y1_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 154 [1/2] (1.23ns)   --->   "%buff_y1_load_7 = load i5 %buff_y1_addr_7"   --->   Operation 154 'load' 'buff_y1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 155 [1/2] (1.23ns)   --->   "%buff_y1_1_load_7 = load i5 %buff_y1_1_addr_7"   --->   Operation 155 'load' 'buff_y1_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%buff_y1_addr_8 = getelementptr i32 %buff_y1, i64 0, i64 8"   --->   Operation 156 'getelementptr' 'buff_y1_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_8 = getelementptr i32 %buff_y1_1, i64 0, i64 8"   --->   Operation 157 'getelementptr' 'buff_y1_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [2/2] (1.23ns)   --->   "%buff_y1_load_8 = load i5 %buff_y1_addr_8"   --->   Operation 158 'load' 'buff_y1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 159 [2/2] (1.23ns)   --->   "%buff_y1_1_load_8 = load i5 %buff_y1_1_addr_8"   --->   Operation 159 'load' 'buff_y1_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%buff_y1_addr_9 = getelementptr i32 %buff_y1, i64 0, i64 9"   --->   Operation 160 'getelementptr' 'buff_y1_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_9 = getelementptr i32 %buff_y1_1, i64 0, i64 9"   --->   Operation 161 'getelementptr' 'buff_y1_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [2/2] (1.23ns)   --->   "%buff_y1_load_9 = load i5 %buff_y1_addr_9"   --->   Operation 162 'load' 'buff_y1_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 163 [2/2] (1.23ns)   --->   "%buff_y1_1_load_9 = load i5 %buff_y1_1_addr_9"   --->   Operation 163 'load' 'buff_y1_1_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 9 <SV = 6> <Delay = 1.23>
ST_9 : Operation 164 [1/2] (1.23ns)   --->   "%buff_y1_load_8 = load i5 %buff_y1_addr_8"   --->   Operation 164 'load' 'buff_y1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 165 [1/2] (1.23ns)   --->   "%buff_y1_1_load_8 = load i5 %buff_y1_1_addr_8"   --->   Operation 165 'load' 'buff_y1_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 166 [1/2] (1.23ns)   --->   "%buff_y1_load_9 = load i5 %buff_y1_addr_9"   --->   Operation 166 'load' 'buff_y1_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 167 [1/2] (1.23ns)   --->   "%buff_y1_1_load_9 = load i5 %buff_y1_1_addr_9"   --->   Operation 167 'load' 'buff_y1_1_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%buff_y1_addr_10 = getelementptr i32 %buff_y1, i64 0, i64 10"   --->   Operation 168 'getelementptr' 'buff_y1_addr_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_10 = getelementptr i32 %buff_y1_1, i64 0, i64 10"   --->   Operation 169 'getelementptr' 'buff_y1_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [2/2] (1.23ns)   --->   "%buff_y1_load_10 = load i5 %buff_y1_addr_10"   --->   Operation 170 'load' 'buff_y1_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 171 [2/2] (1.23ns)   --->   "%buff_y1_1_load_10 = load i5 %buff_y1_1_addr_10"   --->   Operation 171 'load' 'buff_y1_1_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%buff_y1_addr_11 = getelementptr i32 %buff_y1, i64 0, i64 11"   --->   Operation 172 'getelementptr' 'buff_y1_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_11 = getelementptr i32 %buff_y1_1, i64 0, i64 11"   --->   Operation 173 'getelementptr' 'buff_y1_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [2/2] (1.23ns)   --->   "%buff_y1_load_11 = load i5 %buff_y1_addr_11"   --->   Operation 174 'load' 'buff_y1_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 175 [2/2] (1.23ns)   --->   "%buff_y1_1_load_11 = load i5 %buff_y1_1_addr_11"   --->   Operation 175 'load' 'buff_y1_1_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 10 <SV = 7> <Delay = 1.23>
ST_10 : Operation 176 [1/2] (1.23ns)   --->   "%buff_y1_load_10 = load i5 %buff_y1_addr_10"   --->   Operation 176 'load' 'buff_y1_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 177 [1/2] (1.23ns)   --->   "%buff_y1_1_load_10 = load i5 %buff_y1_1_addr_10"   --->   Operation 177 'load' 'buff_y1_1_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 178 [1/2] (1.23ns)   --->   "%buff_y1_load_11 = load i5 %buff_y1_addr_11"   --->   Operation 178 'load' 'buff_y1_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 179 [1/2] (1.23ns)   --->   "%buff_y1_1_load_11 = load i5 %buff_y1_1_addr_11"   --->   Operation 179 'load' 'buff_y1_1_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%buff_y1_addr_12 = getelementptr i32 %buff_y1, i64 0, i64 12"   --->   Operation 180 'getelementptr' 'buff_y1_addr_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_12 = getelementptr i32 %buff_y1_1, i64 0, i64 12"   --->   Operation 181 'getelementptr' 'buff_y1_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [2/2] (1.23ns)   --->   "%buff_y1_load_12 = load i5 %buff_y1_addr_12"   --->   Operation 182 'load' 'buff_y1_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 183 [2/2] (1.23ns)   --->   "%buff_y1_1_load_12 = load i5 %buff_y1_1_addr_12"   --->   Operation 183 'load' 'buff_y1_1_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%buff_y1_addr_13 = getelementptr i32 %buff_y1, i64 0, i64 13"   --->   Operation 184 'getelementptr' 'buff_y1_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_13 = getelementptr i32 %buff_y1_1, i64 0, i64 13"   --->   Operation 185 'getelementptr' 'buff_y1_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [2/2] (1.23ns)   --->   "%buff_y1_load_13 = load i5 %buff_y1_addr_13"   --->   Operation 186 'load' 'buff_y1_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 187 [2/2] (1.23ns)   --->   "%buff_y1_1_load_13 = load i5 %buff_y1_1_addr_13"   --->   Operation 187 'load' 'buff_y1_1_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 11 <SV = 8> <Delay = 1.23>
ST_11 : Operation 188 [1/2] (1.23ns)   --->   "%buff_y1_load_12 = load i5 %buff_y1_addr_12"   --->   Operation 188 'load' 'buff_y1_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 189 [1/2] (1.23ns)   --->   "%buff_y1_1_load_12 = load i5 %buff_y1_1_addr_12"   --->   Operation 189 'load' 'buff_y1_1_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 190 [1/2] (1.23ns)   --->   "%buff_y1_load_13 = load i5 %buff_y1_addr_13"   --->   Operation 190 'load' 'buff_y1_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 191 [1/2] (1.23ns)   --->   "%buff_y1_1_load_13 = load i5 %buff_y1_1_addr_13"   --->   Operation 191 'load' 'buff_y1_1_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%buff_y1_addr_14 = getelementptr i32 %buff_y1, i64 0, i64 14"   --->   Operation 192 'getelementptr' 'buff_y1_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_14 = getelementptr i32 %buff_y1_1, i64 0, i64 14"   --->   Operation 193 'getelementptr' 'buff_y1_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [2/2] (1.23ns)   --->   "%buff_y1_load_14 = load i5 %buff_y1_addr_14"   --->   Operation 194 'load' 'buff_y1_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 195 [2/2] (1.23ns)   --->   "%buff_y1_1_load_14 = load i5 %buff_y1_1_addr_14"   --->   Operation 195 'load' 'buff_y1_1_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%buff_y1_addr_15 = getelementptr i32 %buff_y1, i64 0, i64 15"   --->   Operation 196 'getelementptr' 'buff_y1_addr_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_15 = getelementptr i32 %buff_y1_1, i64 0, i64 15"   --->   Operation 197 'getelementptr' 'buff_y1_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [2/2] (1.23ns)   --->   "%buff_y1_load_15 = load i5 %buff_y1_addr_15"   --->   Operation 198 'load' 'buff_y1_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 199 [2/2] (1.23ns)   --->   "%buff_y1_1_load_15 = load i5 %buff_y1_1_addr_15"   --->   Operation 199 'load' 'buff_y1_1_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 12 <SV = 9> <Delay = 1.23>
ST_12 : Operation 200 [1/2] (1.23ns)   --->   "%buff_y1_load_14 = load i5 %buff_y1_addr_14"   --->   Operation 200 'load' 'buff_y1_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 201 [1/2] (1.23ns)   --->   "%buff_y1_1_load_14 = load i5 %buff_y1_1_addr_14"   --->   Operation 201 'load' 'buff_y1_1_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 202 [1/2] (1.23ns)   --->   "%buff_y1_load_15 = load i5 %buff_y1_addr_15"   --->   Operation 202 'load' 'buff_y1_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 203 [1/2] (1.23ns)   --->   "%buff_y1_1_load_15 = load i5 %buff_y1_1_addr_15"   --->   Operation 203 'load' 'buff_y1_1_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%buff_y1_addr_16 = getelementptr i32 %buff_y1, i64 0, i64 16"   --->   Operation 204 'getelementptr' 'buff_y1_addr_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_16 = getelementptr i32 %buff_y1_1, i64 0, i64 16"   --->   Operation 205 'getelementptr' 'buff_y1_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [2/2] (1.23ns)   --->   "%buff_y1_load_16 = load i5 %buff_y1_addr_16"   --->   Operation 206 'load' 'buff_y1_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 207 [2/2] (1.23ns)   --->   "%buff_y1_1_load_16 = load i5 %buff_y1_1_addr_16"   --->   Operation 207 'load' 'buff_y1_1_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%buff_y1_addr_17 = getelementptr i32 %buff_y1, i64 0, i64 17"   --->   Operation 208 'getelementptr' 'buff_y1_addr_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_17 = getelementptr i32 %buff_y1_1, i64 0, i64 17"   --->   Operation 209 'getelementptr' 'buff_y1_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [2/2] (1.23ns)   --->   "%buff_y1_load_17 = load i5 %buff_y1_addr_17"   --->   Operation 210 'load' 'buff_y1_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 211 [2/2] (1.23ns)   --->   "%buff_y1_1_load_17 = load i5 %buff_y1_1_addr_17"   --->   Operation 211 'load' 'buff_y1_1_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 13 <SV = 10> <Delay = 1.23>
ST_13 : Operation 212 [1/2] (1.23ns)   --->   "%buff_y1_load_16 = load i5 %buff_y1_addr_16"   --->   Operation 212 'load' 'buff_y1_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 213 [1/2] (1.23ns)   --->   "%buff_y1_1_load_16 = load i5 %buff_y1_1_addr_16"   --->   Operation 213 'load' 'buff_y1_1_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 214 [1/2] (1.23ns)   --->   "%buff_y1_load_17 = load i5 %buff_y1_addr_17"   --->   Operation 214 'load' 'buff_y1_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 215 [1/2] (1.23ns)   --->   "%buff_y1_1_load_17 = load i5 %buff_y1_1_addr_17"   --->   Operation 215 'load' 'buff_y1_1_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%buff_y1_addr_18 = getelementptr i32 %buff_y1, i64 0, i64 18"   --->   Operation 216 'getelementptr' 'buff_y1_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_18 = getelementptr i32 %buff_y1_1, i64 0, i64 18"   --->   Operation 217 'getelementptr' 'buff_y1_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [2/2] (1.23ns)   --->   "%buff_y1_load_18 = load i5 %buff_y1_addr_18"   --->   Operation 218 'load' 'buff_y1_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 219 [2/2] (1.23ns)   --->   "%buff_y1_1_load_18 = load i5 %buff_y1_1_addr_18"   --->   Operation 219 'load' 'buff_y1_1_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%buff_y1_addr_19 = getelementptr i32 %buff_y1, i64 0, i64 19"   --->   Operation 220 'getelementptr' 'buff_y1_addr_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_19 = getelementptr i32 %buff_y1_1, i64 0, i64 19"   --->   Operation 221 'getelementptr' 'buff_y1_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 222 [2/2] (1.23ns)   --->   "%buff_y1_load_19 = load i5 %buff_y1_addr_19"   --->   Operation 222 'load' 'buff_y1_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 223 [2/2] (1.23ns)   --->   "%buff_y1_1_load_19 = load i5 %buff_y1_1_addr_19"   --->   Operation 223 'load' 'buff_y1_1_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 14 <SV = 11> <Delay = 1.23>
ST_14 : Operation 224 [1/2] (1.23ns)   --->   "%buff_y1_load_18 = load i5 %buff_y1_addr_18"   --->   Operation 224 'load' 'buff_y1_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 225 [1/2] (1.23ns)   --->   "%buff_y1_1_load_18 = load i5 %buff_y1_1_addr_18"   --->   Operation 225 'load' 'buff_y1_1_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 226 [1/2] (1.23ns)   --->   "%buff_y1_load_19 = load i5 %buff_y1_addr_19"   --->   Operation 226 'load' 'buff_y1_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 227 [1/2] (1.23ns)   --->   "%buff_y1_1_load_19 = load i5 %buff_y1_1_addr_19"   --->   Operation 227 'load' 'buff_y1_1_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%buff_y1_addr_20 = getelementptr i32 %buff_y1, i64 0, i64 20"   --->   Operation 228 'getelementptr' 'buff_y1_addr_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_20 = getelementptr i32 %buff_y1_1, i64 0, i64 20"   --->   Operation 229 'getelementptr' 'buff_y1_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [2/2] (1.23ns)   --->   "%buff_y1_load_20 = load i5 %buff_y1_addr_20"   --->   Operation 230 'load' 'buff_y1_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 231 [2/2] (1.23ns)   --->   "%buff_y1_1_load_20 = load i5 %buff_y1_1_addr_20"   --->   Operation 231 'load' 'buff_y1_1_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%buff_y1_addr_21 = getelementptr i32 %buff_y1, i64 0, i64 21"   --->   Operation 232 'getelementptr' 'buff_y1_addr_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_21 = getelementptr i32 %buff_y1_1, i64 0, i64 21"   --->   Operation 233 'getelementptr' 'buff_y1_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 234 [2/2] (1.23ns)   --->   "%buff_y1_load_21 = load i5 %buff_y1_addr_21"   --->   Operation 234 'load' 'buff_y1_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 235 [2/2] (1.23ns)   --->   "%buff_y1_1_load_21 = load i5 %buff_y1_1_addr_21"   --->   Operation 235 'load' 'buff_y1_1_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 15 <SV = 12> <Delay = 1.23>
ST_15 : Operation 236 [1/2] (1.23ns)   --->   "%buff_y1_load_20 = load i5 %buff_y1_addr_20"   --->   Operation 236 'load' 'buff_y1_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 237 [1/2] (1.23ns)   --->   "%buff_y1_1_load_20 = load i5 %buff_y1_1_addr_20"   --->   Operation 237 'load' 'buff_y1_1_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 238 [1/2] (1.23ns)   --->   "%buff_y1_load_21 = load i5 %buff_y1_addr_21"   --->   Operation 238 'load' 'buff_y1_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 239 [1/2] (1.23ns)   --->   "%buff_y1_1_load_21 = load i5 %buff_y1_1_addr_21"   --->   Operation 239 'load' 'buff_y1_1_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%buff_y1_addr_22 = getelementptr i32 %buff_y1, i64 0, i64 22"   --->   Operation 240 'getelementptr' 'buff_y1_addr_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_22 = getelementptr i32 %buff_y1_1, i64 0, i64 22"   --->   Operation 241 'getelementptr' 'buff_y1_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 242 [2/2] (1.23ns)   --->   "%buff_y1_load_22 = load i5 %buff_y1_addr_22"   --->   Operation 242 'load' 'buff_y1_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 243 [2/2] (1.23ns)   --->   "%buff_y1_1_load_22 = load i5 %buff_y1_1_addr_22"   --->   Operation 243 'load' 'buff_y1_1_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%buff_y1_addr_23 = getelementptr i32 %buff_y1, i64 0, i64 23"   --->   Operation 244 'getelementptr' 'buff_y1_addr_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_23 = getelementptr i32 %buff_y1_1, i64 0, i64 23"   --->   Operation 245 'getelementptr' 'buff_y1_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 246 [2/2] (1.23ns)   --->   "%buff_y1_load_23 = load i5 %buff_y1_addr_23"   --->   Operation 246 'load' 'buff_y1_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 247 [2/2] (1.23ns)   --->   "%buff_y1_1_load_23 = load i5 %buff_y1_1_addr_23"   --->   Operation 247 'load' 'buff_y1_1_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 16 <SV = 13> <Delay = 1.23>
ST_16 : Operation 248 [1/2] (1.23ns)   --->   "%buff_y1_load_22 = load i5 %buff_y1_addr_22"   --->   Operation 248 'load' 'buff_y1_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 249 [1/2] (1.23ns)   --->   "%buff_y1_1_load_22 = load i5 %buff_y1_1_addr_22"   --->   Operation 249 'load' 'buff_y1_1_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 250 [1/2] (1.23ns)   --->   "%buff_y1_load_23 = load i5 %buff_y1_addr_23"   --->   Operation 250 'load' 'buff_y1_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 251 [1/2] (1.23ns)   --->   "%buff_y1_1_load_23 = load i5 %buff_y1_1_addr_23"   --->   Operation 251 'load' 'buff_y1_1_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "%buff_y1_addr_24 = getelementptr i32 %buff_y1, i64 0, i64 24"   --->   Operation 252 'getelementptr' 'buff_y1_addr_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_24 = getelementptr i32 %buff_y1_1, i64 0, i64 24"   --->   Operation 253 'getelementptr' 'buff_y1_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 254 [2/2] (1.23ns)   --->   "%buff_y1_load_24 = load i5 %buff_y1_addr_24"   --->   Operation 254 'load' 'buff_y1_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 255 [2/2] (1.23ns)   --->   "%buff_y1_1_load_24 = load i5 %buff_y1_1_addr_24"   --->   Operation 255 'load' 'buff_y1_1_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 256 [1/1] (0.00ns)   --->   "%buff_y1_addr_25 = getelementptr i32 %buff_y1, i64 0, i64 25"   --->   Operation 256 'getelementptr' 'buff_y1_addr_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 257 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_25 = getelementptr i32 %buff_y1_1, i64 0, i64 25"   --->   Operation 257 'getelementptr' 'buff_y1_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 258 [2/2] (1.23ns)   --->   "%buff_y1_load_25 = load i5 %buff_y1_addr_25"   --->   Operation 258 'load' 'buff_y1_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 259 [2/2] (1.23ns)   --->   "%buff_y1_1_load_25 = load i5 %buff_y1_1_addr_25"   --->   Operation 259 'load' 'buff_y1_1_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 17 <SV = 14> <Delay = 1.23>
ST_17 : Operation 260 [1/2] (1.23ns)   --->   "%buff_y1_load_24 = load i5 %buff_y1_addr_24"   --->   Operation 260 'load' 'buff_y1_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 261 [1/2] (1.23ns)   --->   "%buff_y1_1_load_24 = load i5 %buff_y1_1_addr_24"   --->   Operation 261 'load' 'buff_y1_1_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 262 [1/2] (1.23ns)   --->   "%buff_y1_load_25 = load i5 %buff_y1_addr_25"   --->   Operation 262 'load' 'buff_y1_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 263 [1/2] (1.23ns)   --->   "%buff_y1_1_load_25 = load i5 %buff_y1_1_addr_25"   --->   Operation 263 'load' 'buff_y1_1_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 264 [1/1] (0.00ns)   --->   "%buff_y1_addr_26 = getelementptr i32 %buff_y1, i64 0, i64 26"   --->   Operation 264 'getelementptr' 'buff_y1_addr_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 265 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_26 = getelementptr i32 %buff_y1_1, i64 0, i64 26"   --->   Operation 265 'getelementptr' 'buff_y1_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 266 [2/2] (1.23ns)   --->   "%buff_y1_load_26 = load i5 %buff_y1_addr_26"   --->   Operation 266 'load' 'buff_y1_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 267 [2/2] (1.23ns)   --->   "%buff_y1_1_load_26 = load i5 %buff_y1_1_addr_26"   --->   Operation 267 'load' 'buff_y1_1_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 268 [1/1] (0.00ns)   --->   "%buff_y1_addr_27 = getelementptr i32 %buff_y1, i64 0, i64 27"   --->   Operation 268 'getelementptr' 'buff_y1_addr_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_27 = getelementptr i32 %buff_y1_1, i64 0, i64 27"   --->   Operation 269 'getelementptr' 'buff_y1_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 270 [2/2] (1.23ns)   --->   "%buff_y1_load_27 = load i5 %buff_y1_addr_27"   --->   Operation 270 'load' 'buff_y1_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 271 [2/2] (1.23ns)   --->   "%buff_y1_1_load_27 = load i5 %buff_y1_1_addr_27"   --->   Operation 271 'load' 'buff_y1_1_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 18 <SV = 15> <Delay = 1.23>
ST_18 : Operation 272 [1/2] (1.23ns)   --->   "%buff_y1_load_26 = load i5 %buff_y1_addr_26"   --->   Operation 272 'load' 'buff_y1_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 273 [1/2] (1.23ns)   --->   "%buff_y1_1_load_26 = load i5 %buff_y1_1_addr_26"   --->   Operation 273 'load' 'buff_y1_1_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 274 [1/2] (1.23ns)   --->   "%buff_y1_load_27 = load i5 %buff_y1_addr_27"   --->   Operation 274 'load' 'buff_y1_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 275 [1/2] (1.23ns)   --->   "%buff_y1_1_load_27 = load i5 %buff_y1_1_addr_27"   --->   Operation 275 'load' 'buff_y1_1_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 276 [1/1] (0.00ns)   --->   "%buff_y1_addr_28 = getelementptr i32 %buff_y1, i64 0, i64 28"   --->   Operation 276 'getelementptr' 'buff_y1_addr_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 277 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_28 = getelementptr i32 %buff_y1_1, i64 0, i64 28"   --->   Operation 277 'getelementptr' 'buff_y1_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 278 [2/2] (1.23ns)   --->   "%buff_y1_load_28 = load i5 %buff_y1_addr_28"   --->   Operation 278 'load' 'buff_y1_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 279 [2/2] (1.23ns)   --->   "%buff_y1_1_load_28 = load i5 %buff_y1_1_addr_28"   --->   Operation 279 'load' 'buff_y1_1_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 280 [1/1] (0.00ns)   --->   "%buff_y1_addr_29 = getelementptr i32 %buff_y1, i64 0, i64 29"   --->   Operation 280 'getelementptr' 'buff_y1_addr_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 281 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_29 = getelementptr i32 %buff_y1_1, i64 0, i64 29"   --->   Operation 281 'getelementptr' 'buff_y1_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 282 [2/2] (1.23ns)   --->   "%buff_y1_load_29 = load i5 %buff_y1_addr_29"   --->   Operation 282 'load' 'buff_y1_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 283 [2/2] (1.23ns)   --->   "%buff_y1_1_load_29 = load i5 %buff_y1_1_addr_29"   --->   Operation 283 'load' 'buff_y1_1_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 19 <SV = 16> <Delay = 1.23>
ST_19 : Operation 284 [1/2] (1.23ns)   --->   "%buff_y1_load_28 = load i5 %buff_y1_addr_28"   --->   Operation 284 'load' 'buff_y1_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 285 [1/2] (1.23ns)   --->   "%buff_y1_1_load_28 = load i5 %buff_y1_1_addr_28"   --->   Operation 285 'load' 'buff_y1_1_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 286 [1/2] (1.23ns)   --->   "%buff_y1_load_29 = load i5 %buff_y1_addr_29"   --->   Operation 286 'load' 'buff_y1_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 287 [1/2] (1.23ns)   --->   "%buff_y1_1_load_29 = load i5 %buff_y1_1_addr_29"   --->   Operation 287 'load' 'buff_y1_1_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 288 [1/1] (0.00ns)   --->   "%buff_y1_addr_30 = getelementptr i32 %buff_y1, i64 0, i64 30"   --->   Operation 288 'getelementptr' 'buff_y1_addr_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 289 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_30 = getelementptr i32 %buff_y1_1, i64 0, i64 30"   --->   Operation 289 'getelementptr' 'buff_y1_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 290 [2/2] (1.23ns)   --->   "%buff_y1_load_30 = load i5 %buff_y1_addr_30"   --->   Operation 290 'load' 'buff_y1_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 291 [2/2] (1.23ns)   --->   "%buff_y1_1_load_30 = load i5 %buff_y1_1_addr_30"   --->   Operation 291 'load' 'buff_y1_1_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 292 [1/1] (0.00ns)   --->   "%buff_y1_addr_31 = getelementptr i32 %buff_y1, i64 0, i64 31"   --->   Operation 292 'getelementptr' 'buff_y1_addr_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 293 [1/1] (0.00ns)   --->   "%buff_y1_1_addr_31 = getelementptr i32 %buff_y1_1, i64 0, i64 31"   --->   Operation 293 'getelementptr' 'buff_y1_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 294 [2/2] (1.23ns)   --->   "%buff_y1_load_31 = load i5 %buff_y1_addr_31"   --->   Operation 294 'load' 'buff_y1_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 295 [2/2] (1.23ns)   --->   "%buff_y1_1_load_31 = load i5 %buff_y1_1_addr_31"   --->   Operation 295 'load' 'buff_y1_1_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 20 <SV = 17> <Delay = 1.23>
ST_20 : Operation 296 [1/2] (1.23ns)   --->   "%buff_y1_load_30 = load i5 %buff_y1_addr_30"   --->   Operation 296 'load' 'buff_y1_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 297 [1/2] (1.23ns)   --->   "%buff_y1_1_load_30 = load i5 %buff_y1_1_addr_30"   --->   Operation 297 'load' 'buff_y1_1_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 298 [1/2] (1.23ns)   --->   "%buff_y1_load_31 = load i5 %buff_y1_addr_31"   --->   Operation 298 'load' 'buff_y1_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 299 [1/2] (1.23ns)   --->   "%buff_y1_1_load_31 = load i5 %buff_y1_1_addr_31"   --->   Operation 299 'load' 'buff_y1_1_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 300 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mvt_Pipeline_lp1, i32 %buff_A, i32 %buff_A_1, i32 %buff_x1_1, i32 %buff_x1, i32 %buff_y1_load, i32 %buff_y1_1_load, i32 %buff_y1_load_1, i32 %buff_y1_1_load_1, i32 %buff_y1_load_2, i32 %buff_y1_1_load_2, i32 %buff_y1_load_3, i32 %buff_y1_1_load_3, i32 %buff_y1_load_4, i32 %buff_y1_1_load_4, i32 %buff_y1_load_5, i32 %buff_y1_1_load_5, i32 %buff_y1_load_6, i32 %buff_y1_1_load_6, i32 %buff_y1_load_7, i32 %buff_y1_1_load_7, i32 %buff_y1_load_8, i32 %buff_y1_1_load_8, i32 %buff_y1_load_9, i32 %buff_y1_1_load_9, i32 %buff_y1_load_10, i32 %buff_y1_1_load_10, i32 %buff_y1_load_11, i32 %buff_y1_1_load_11, i32 %buff_y1_load_12, i32 %buff_y1_1_load_12, i32 %buff_y1_load_13, i32 %buff_y1_1_load_13, i32 %buff_y1_load_14, i32 %buff_y1_1_load_14, i32 %buff_y1_load_15, i32 %buff_y1_1_load_15, i32 %buff_y1_load_16, i32 %buff_y1_1_load_16, i32 %buff_y1_load_17, i32 %buff_y1_1_load_17, i32 %buff_y1_load_18, i32 %buff_y1_1_load_18, i32 %buff_y1_load_19, i32 %buff_y1_1_load_19, i32 %buff_y1_load_20, i32 %buff_y1_1_load_20, i32 %buff_y1_load_21, i32 %buff_y1_1_load_21, i32 %buff_y1_load_22, i32 %buff_y1_1_load_22, i32 %buff_y1_load_23, i32 %buff_y1_1_load_23, i32 %buff_y1_load_24, i32 %buff_y1_1_load_24, i32 %buff_y1_load_25, i32 %buff_y1_1_load_25, i32 %buff_y1_load_26, i32 %buff_y1_1_load_26, i32 %buff_y1_load_27, i32 %buff_y1_1_load_27, i32 %buff_y1_load_28, i32 %buff_y1_1_load_28, i32 %buff_y1_load_29, i32 %buff_y1_1_load_29, i32 %buff_y1_load_30, i32 %buff_y1_1_load_30, i32 %buff_y1_load_31, i32 %buff_y1_1_load_31"   --->   Operation 300 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 18> <Delay = 0.00>
ST_21 : Operation 301 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mvt_Pipeline_lp1, i32 %buff_A, i32 %buff_A_1, i32 %buff_x1_1, i32 %buff_x1, i32 %buff_y1_load, i32 %buff_y1_1_load, i32 %buff_y1_load_1, i32 %buff_y1_1_load_1, i32 %buff_y1_load_2, i32 %buff_y1_1_load_2, i32 %buff_y1_load_3, i32 %buff_y1_1_load_3, i32 %buff_y1_load_4, i32 %buff_y1_1_load_4, i32 %buff_y1_load_5, i32 %buff_y1_1_load_5, i32 %buff_y1_load_6, i32 %buff_y1_1_load_6, i32 %buff_y1_load_7, i32 %buff_y1_1_load_7, i32 %buff_y1_load_8, i32 %buff_y1_1_load_8, i32 %buff_y1_load_9, i32 %buff_y1_1_load_9, i32 %buff_y1_load_10, i32 %buff_y1_1_load_10, i32 %buff_y1_load_11, i32 %buff_y1_1_load_11, i32 %buff_y1_load_12, i32 %buff_y1_1_load_12, i32 %buff_y1_load_13, i32 %buff_y1_1_load_13, i32 %buff_y1_load_14, i32 %buff_y1_1_load_14, i32 %buff_y1_load_15, i32 %buff_y1_1_load_15, i32 %buff_y1_load_16, i32 %buff_y1_1_load_16, i32 %buff_y1_load_17, i32 %buff_y1_1_load_17, i32 %buff_y1_load_18, i32 %buff_y1_1_load_18, i32 %buff_y1_load_19, i32 %buff_y1_1_load_19, i32 %buff_y1_load_20, i32 %buff_y1_1_load_20, i32 %buff_y1_load_21, i32 %buff_y1_1_load_21, i32 %buff_y1_load_22, i32 %buff_y1_1_load_22, i32 %buff_y1_load_23, i32 %buff_y1_1_load_23, i32 %buff_y1_load_24, i32 %buff_y1_1_load_24, i32 %buff_y1_load_25, i32 %buff_y1_1_load_25, i32 %buff_y1_load_26, i32 %buff_y1_1_load_26, i32 %buff_y1_load_27, i32 %buff_y1_1_load_27, i32 %buff_y1_load_28, i32 %buff_y1_1_load_28, i32 %buff_y1_load_29, i32 %buff_y1_1_load_29, i32 %buff_y1_load_30, i32 %buff_y1_1_load_30, i32 %buff_y1_load_31, i32 %buff_y1_1_load_31"   --->   Operation 301 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln29 = br void %lp4" [src/mvt.c:29]   --->   Operation 302 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 22 <SV = 19> <Delay = 1.23>
ST_22 : Operation 303 [1/1] (0.00ns)   --->   "%i_4 = load i7 %i_2" [src/mvt.c:29]   --->   Operation 303 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 304 [1/1] (0.77ns)   --->   "%icmp_ln29 = icmp_eq  i7 %i_4, i7 64" [src/mvt.c:29]   --->   Operation 304 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 305 [1/1] (0.77ns)   --->   "%add_ln29 = add i7 %i_4, i7 1" [src/mvt.c:29]   --->   Operation 305 'add' 'add_ln29' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %lp4.split, void %for.inc86.preheader" [src/mvt.c:29]   --->   Operation 306 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i7 %i_4" [src/mvt.c:29]   --->   Operation 307 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_22 : Operation 308 [1/1] (0.00ns)   --->   "%lshr_ln6_2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_4, i32 1, i32 5" [src/mvt.c:6]   --->   Operation 308 'partselect' 'lshr_ln6_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_22 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln6_1 = zext i5 %lshr_ln6_2" [src/mvt.c:6]   --->   Operation 309 'zext' 'zext_ln6_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_22 : Operation 310 [1/1] (0.00ns)   --->   "%buff_x2_addr_1 = getelementptr i32 %buff_x2, i64 0, i64 %zext_ln6_1" [src/mvt.c:6]   --->   Operation 310 'getelementptr' 'buff_x2_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_22 : Operation 311 [1/1] (0.00ns)   --->   "%buff_x2_1_addr_1 = getelementptr i32 %buff_x2_1, i64 0, i64 %zext_ln6_1" [src/mvt.c:6]   --->   Operation 311 'getelementptr' 'buff_x2_1_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_22 : Operation 312 [2/2] (1.23ns)   --->   "%buff_x2_load = load i5 %buff_x2_addr_1" [src/mvt.c:31]   --->   Operation 312 'load' 'buff_x2_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 313 [2/2] (1.23ns)   --->   "%buff_x2_1_load = load i5 %buff_x2_1_addr_1" [src/mvt.c:31]   --->   Operation 313 'load' 'buff_x2_1_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 314 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 314 'wait' 'empty' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_22 : Operation 315 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mvt_Pipeline_lpwr, i32 %buff_x1, i32 %x1_out, i32 %buff_x2, i32 %x2_out, i32 %buff_x1_1, i32 %buff_x2_1"   --->   Operation 315 'call' 'call_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 20> <Delay = 2.92>
ST_23 : Operation 316 [1/2] (1.23ns)   --->   "%buff_x2_load = load i5 %buff_x2_addr_1" [src/mvt.c:31]   --->   Operation 316 'load' 'buff_x2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 317 [1/2] (1.23ns)   --->   "%buff_x2_1_load = load i5 %buff_x2_1_addr_1" [src/mvt.c:31]   --->   Operation 317 'load' 'buff_x2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 318 [1/1] (0.44ns)   --->   "%select_ln31 = select i1 %trunc_ln29, i32 %buff_x2_1_load, i32 %buff_x2_load" [src/mvt.c:31]   --->   Operation 318 'select' 'select_ln31' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 319 [2/2] (1.23ns)   --->   "%call_ln31 = call void @mvt_Pipeline_lp4, i32 %select_ln31, i5 %lshr_ln6_2, i32 %buff_A, i32 %buff_A_1, i1 %trunc_ln29, i32 %buff_y2, i32 %buff_y2_1, i32 %p_loc" [src/mvt.c:31]   --->   Operation 319 'call' 'call_ln31' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 21> <Delay = 0.00>
ST_24 : Operation 320 [1/2] (0.00ns)   --->   "%call_ln31 = call void @mvt_Pipeline_lp4, i32 %select_ln31, i5 %lshr_ln6_2, i32 %buff_A, i32 %buff_A_1, i1 %trunc_ln29, i32 %buff_y2, i32 %buff_y2_1, i32 %p_loc" [src/mvt.c:31]   --->   Operation 320 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 22> <Delay = 1.23>
ST_25 : Operation 321 [1/1] (0.00ns)   --->   "%speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/mvt.c:6]   --->   Operation 321 'speclooptripcount' 'speclooptripcount_ln6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 322 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/mvt.c:29]   --->   Operation 322 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 323 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 323 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %trunc_ln29, void %arrayidx58.case.0, void %arrayidx58.case.1" [src/mvt.c:31]   --->   Operation 324 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 325 [1/1] (1.23ns)   --->   "%store_ln31 = store i32 %p_loc_load, i5 %buff_x2_addr_1" [src/mvt.c:31]   --->   Operation 325 'store' 'store_ln31' <Predicate = (!trunc_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx58.exit" [src/mvt.c:31]   --->   Operation 326 'br' 'br_ln31' <Predicate = (!trunc_ln29)> <Delay = 0.00>
ST_25 : Operation 327 [1/1] (1.23ns)   --->   "%store_ln31 = store i32 %p_loc_load, i5 %buff_x2_1_addr_1" [src/mvt.c:31]   --->   Operation 327 'store' 'store_ln31' <Predicate = (trunc_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx58.exit" [src/mvt.c:31]   --->   Operation 328 'br' 'br_ln31' <Predicate = (trunc_ln29)> <Delay = 0.00>
ST_25 : Operation 329 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln29, i7 %i_2" [src/mvt.c:6]   --->   Operation 329 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_25 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln29 = br void %lp4" [src/mvt.c:29]   --->   Operation 330 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 26 <SV = 20> <Delay = 0.00>
ST_26 : Operation 331 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mvt_Pipeline_lpwr, i32 %buff_x1, i32 %x1_out, i32 %buff_x2, i32 %x2_out, i32 %buff_x1_1, i32 %buff_x2_1"   --->   Operation 331 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 332 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [src/mvt.c:39]   --->   Operation 332 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 7 bit ('i', src/mvt.c:6) [9]  (0.000 ns)
	'store' operation 0 bit ('store_ln6', src/mvt.c:6) of constant 0 on local variable 'i', src/mvt.c:6 [38]  (0.427 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('buff_y1_addr') [91]  (0.000 ns)
	'load' operation 32 bit ('buff_y1_load') on array 'buff_y1', src/mvt.c:10 [93]  (1.237 ns)

 <State 3>: 2.873ns
The critical path consists of the following:
	fifo read operation ('y2_read', src/mvt.c:17) on port 'y2' (src/mvt.c:17) [68]  (1.636 ns)
	'store' operation 0 bit ('store_ln17', src/mvt.c:17) of variable 'bitcast_ln17', src/mvt.c:17 on array 'buff_y2', src/mvt.c:11 [77]  (1.237 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_y1_load') on array 'buff_y1', src/mvt.c:10 [93]  (1.237 ns)

 <State 6>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_y1_load_2') on array 'buff_y1', src/mvt.c:10 [101]  (1.237 ns)

 <State 7>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_y1_load_4') on array 'buff_y1', src/mvt.c:10 [109]  (1.237 ns)

 <State 8>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_y1_load_6') on array 'buff_y1', src/mvt.c:10 [117]  (1.237 ns)

 <State 9>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_y1_load_8') on array 'buff_y1', src/mvt.c:10 [125]  (1.237 ns)

 <State 10>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_y1_load_10') on array 'buff_y1', src/mvt.c:10 [133]  (1.237 ns)

 <State 11>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_y1_load_12') on array 'buff_y1', src/mvt.c:10 [141]  (1.237 ns)

 <State 12>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_y1_load_14') on array 'buff_y1', src/mvt.c:10 [149]  (1.237 ns)

 <State 13>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_y1_load_16') on array 'buff_y1', src/mvt.c:10 [157]  (1.237 ns)

 <State 14>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_y1_load_18') on array 'buff_y1', src/mvt.c:10 [165]  (1.237 ns)

 <State 15>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_y1_load_20') on array 'buff_y1', src/mvt.c:10 [173]  (1.237 ns)

 <State 16>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_y1_load_22') on array 'buff_y1', src/mvt.c:10 [181]  (1.237 ns)

 <State 17>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_y1_load_24') on array 'buff_y1', src/mvt.c:10 [189]  (1.237 ns)

 <State 18>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_y1_load_26') on array 'buff_y1', src/mvt.c:10 [197]  (1.237 ns)

 <State 19>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_y1_load_28') on array 'buff_y1', src/mvt.c:10 [205]  (1.237 ns)

 <State 20>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_y1_load_30') on array 'buff_y1', src/mvt.c:10 [213]  (1.237 ns)

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 1.237ns
The critical path consists of the following:
	'load' operation 7 bit ('i', src/mvt.c:29) on local variable 'i', src/mvt.c:6 [223]  (0.000 ns)
	'getelementptr' operation 5 bit ('buff_x2_addr_1', src/mvt.c:6) [233]  (0.000 ns)
	'load' operation 32 bit ('buff_x2_load', src/mvt.c:31) on array 'buff_x2', src/mvt.c:9 [235]  (1.237 ns)

 <State 23>: 2.923ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x2_load', src/mvt.c:31) on array 'buff_x2', src/mvt.c:9 [235]  (1.237 ns)
	'select' operation 32 bit ('select_ln31', src/mvt.c:31) [237]  (0.449 ns)
	'call' operation 0 bit ('call_ln31', src/mvt.c:31) to 'mvt_Pipeline_lp4' [238]  (1.237 ns)

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('p_loc_load') on local variable 'p_loc' [239]  (0.000 ns)
	'store' operation 0 bit ('store_ln31', src/mvt.c:31) of variable 'p_loc_load' on array 'buff_x2', src/mvt.c:9 [242]  (1.237 ns)

 <State 26>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
