\hypertarget{group___d_m_a___memory__incremented__mode}{}\doxysection{DMA\+\_\+\+Memory\+\_\+incremented\+\_\+mode}
\label{group___d_m_a___memory__incremented__mode}\index{DMA\_Memory\_incremented\_mode@{DMA\_Memory\_incremented\_mode}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_m_a___memory__incremented__mode_ga43d30885699cc8378562316ff4fed1cd}{DMA\+\_\+\+MINC\+\_\+\+ENABLE}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771a295832a584a3777ede523a691719}{DMA\+\_\+\+Sx\+CR\+\_\+\+MINC}})
\item 
\#define \mbox{\hyperlink{group___d_m_a___memory__incremented__mode_ga32625330516c188151743473fad97a33}{DMA\+\_\+\+MINC\+\_\+\+DISABLE}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a___memory__incremented__mode_gaa880f39d499d1e80449cf80381e4eb67}{IS\+\_\+\+DMA\+\_\+\+MEMORY\+\_\+\+INC\+\_\+\+STATE}}(STATE)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___d_m_a___memory__incremented__mode_ga32625330516c188151743473fad97a33}\label{group___d_m_a___memory__incremented__mode_ga32625330516c188151743473fad97a33}} 
\index{DMA\_Memory\_incremented\_mode@{DMA\_Memory\_incremented\_mode}!DMA\_MINC\_DISABLE@{DMA\_MINC\_DISABLE}}
\index{DMA\_MINC\_DISABLE@{DMA\_MINC\_DISABLE}!DMA\_Memory\_incremented\_mode@{DMA\_Memory\_incremented\_mode}}
\doxysubsubsection{\texorpdfstring{DMA\_MINC\_DISABLE}{DMA\_MINC\_DISABLE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+MINC\+\_\+\+DISABLE~((uint32\+\_\+t)0x00000000)}

Memory increment mode disable 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__dma_8h_source_l00245}{245}} of file \mbox{\hyperlink{stm32f4xx__hal__dma_8h_source}{stm32f4xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___memory__incremented__mode_ga43d30885699cc8378562316ff4fed1cd}\label{group___d_m_a___memory__incremented__mode_ga43d30885699cc8378562316ff4fed1cd}} 
\index{DMA\_Memory\_incremented\_mode@{DMA\_Memory\_incremented\_mode}!DMA\_MINC\_ENABLE@{DMA\_MINC\_ENABLE}}
\index{DMA\_MINC\_ENABLE@{DMA\_MINC\_ENABLE}!DMA\_Memory\_incremented\_mode@{DMA\_Memory\_incremented\_mode}}
\doxysubsubsection{\texorpdfstring{DMA\_MINC\_ENABLE}{DMA\_MINC\_ENABLE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+MINC\+\_\+\+ENABLE~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771a295832a584a3777ede523a691719}{DMA\+\_\+\+Sx\+CR\+\_\+\+MINC}})}

Memory increment mode enable ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__dma_8h_source_l00244}{244}} of file \mbox{\hyperlink{stm32f4xx__hal__dma_8h_source}{stm32f4xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___memory__incremented__mode_gaa880f39d499d1e80449cf80381e4eb67}\label{group___d_m_a___memory__incremented__mode_gaa880f39d499d1e80449cf80381e4eb67}} 
\index{DMA\_Memory\_incremented\_mode@{DMA\_Memory\_incremented\_mode}!IS\_DMA\_MEMORY\_INC\_STATE@{IS\_DMA\_MEMORY\_INC\_STATE}}
\index{IS\_DMA\_MEMORY\_INC\_STATE@{IS\_DMA\_MEMORY\_INC\_STATE}!DMA\_Memory\_incremented\_mode@{DMA\_Memory\_incremented\_mode}}
\doxysubsubsection{\texorpdfstring{IS\_DMA\_MEMORY\_INC\_STATE}{IS\_DMA\_MEMORY\_INC\_STATE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+DMA\+\_\+\+MEMORY\+\_\+\+INC\+\_\+\+STATE(\begin{DoxyParamCaption}\item[{}]{STATE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        (((STATE) == \mbox{\hyperlink{group___d_m_a___memory__incremented__mode_ga43d30885699cc8378562316ff4fed1cd}{DMA\_MINC\_ENABLE}})  || \(\backslash\)}
\DoxyCodeLine{                                        ((STATE) == \mbox{\hyperlink{group___d_m_a___memory__incremented__mode_ga32625330516c188151743473fad97a33}{DMA\_MINC\_DISABLE}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__dma_8h_source_l00247}{247}} of file \mbox{\hyperlink{stm32f4xx__hal__dma_8h_source}{stm32f4xx\+\_\+hal\+\_\+dma.\+h}}.

