Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Oct 11 04:10:17 2024
| Host         : JoshsArchUSB running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file Lab_3_wrapper_timing_summary_routed.rpt -pb Lab_3_wrapper_timing_summary_routed.pb -rpx Lab_3_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab_3_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: Lab_3_i/Multiplication_0/U0/controlTest/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Lab_3_i/Multiplication_0/U0/controlTest/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Lab_3_i/Multiplication_0/U0/controlTest/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Lab_3_i/Multiplication_0/U0/controlTest/FSM_onehot_state_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.917       -7.167                      8                 1701        0.070        0.000                      0                 1701        4.020        0.000                       0                   846  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.482        0.000                      0                 1400        0.070        0.000                      0                 1400        4.020        0.000                       0                   679  
clk_fpga_1         -1.917       -7.167                      8                  230        0.138        0.000                      0                  230        9.500        0.000                       0                   167  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          2.590        0.000                      0                   32        0.323        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_1               3.881        0.000                      0                   71        0.161        0.000                      0                   71  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 1.661ns (23.621%)  route 5.371ns (76.379%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y92         FDSE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDSE (Prop_fdse_C_Q)         0.419     3.411 f  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.861     4.272    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X30Y91         LUT5 (Prop_lut5_I2_O)        0.320     4.592 r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.671     5.263    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X33Y91         LUT5 (Prop_lut5_I2_O)        0.328     5.591 r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.340     5.932    Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.056 r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[2]_i_1/O
                         net (fo=32, routed)          1.211     7.267    Lab_3_i/axi_regmap_0/U0/sel0[2]
    SLICE_X36Y97         LUT2 (Prop_lut2_I1_O)        0.116     7.383 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.970     8.353    Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[5]_INST_0_i_1_n_0
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.354     8.707 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[5]_INST_0/O
                         net (fo=1, routed)           1.317    10.024    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y91         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.479    12.658    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X34Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.227    12.506    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.506ns  (required time - arrival time)
  Source:                 Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 1.667ns (23.130%)  route 5.540ns (76.870%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y92         FDSE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDSE (Prop_fdse_C_Q)         0.419     3.411 f  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.861     4.272    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X30Y91         LUT5 (Prop_lut5_I2_O)        0.320     4.592 r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.671     5.263    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X33Y91         LUT5 (Prop_lut5_I2_O)        0.328     5.591 r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.340     5.932    Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.056 r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[2]_i_1/O
                         net (fo=32, routed)          1.234     7.289    Lab_3_i/axi_regmap_0/U0/sel0[2]
    SLICE_X33Y99         LUT2 (Prop_lut2_I1_O)        0.150     7.439 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[30]_INST_0_i_1/O
                         net (fo=1, routed)           1.071     8.510    Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[30]_INST_0_i_1_n_0
    SLICE_X35Y94         LUT3 (Prop_lut3_I2_O)        0.326     8.836 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[30]_INST_0/O
                         net (fo=1, routed)           1.363    10.199    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X34Y98         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.481    12.660    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y98         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.705    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  2.506    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 1.668ns (23.458%)  route 5.443ns (76.542%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y92         FDSE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDSE (Prop_fdse_C_Q)         0.419     3.411 f  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.861     4.272    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X30Y91         LUT5 (Prop_lut5_I2_O)        0.320     4.592 r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.671     5.263    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X33Y91         LUT5 (Prop_lut5_I2_O)        0.328     5.591 r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.340     5.932    Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.056 r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[2]_i_1/O
                         net (fo=32, routed)          1.027     7.082    Lab_3_i/axi_regmap_0/U0/sel0[2]
    SLICE_X34Y98         LUT2 (Prop_lut2_I1_O)        0.117     7.199 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.961     8.160    Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[31]_INST_0_i_1_n_0
    SLICE_X33Y98         LUT3 (Prop_lut3_I2_O)        0.360     8.520 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[31]_INST_0/O
                         net (fo=1, routed)           1.583    10.103    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X32Y98         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y98         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y98         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.690    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 1.697ns (24.318%)  route 5.281ns (75.682%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y92         FDSE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDSE (Prop_fdse_C_Q)         0.419     3.411 f  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.861     4.272    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X30Y91         LUT5 (Prop_lut5_I2_O)        0.320     4.592 r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.671     5.263    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X33Y91         LUT5 (Prop_lut5_I2_O)        0.328     5.591 r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.340     5.932    Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.056 r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[2]_i_1/O
                         net (fo=32, routed)          0.960     7.015    Lab_3_i/axi_regmap_0/U0/sel0[2]
    SLICE_X37Y97         LUT2 (Prop_lut2_I1_O)        0.149     7.164 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.318     8.482    Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[4]_INST_0_i_1_n_0
    SLICE_X33Y98         LUT3 (Prop_lut3_I2_O)        0.357     8.839 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[4]_INST_0/O
                         net (fo=1, routed)           1.131     9.970    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X32Y100        SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.654    12.833    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y100        SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X32Y100        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.238    12.570    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 1.664ns (24.496%)  route 5.129ns (75.504%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y92         FDSE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDSE (Prop_fdse_C_Q)         0.419     3.411 f  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.861     4.272    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X30Y91         LUT5 (Prop_lut5_I2_O)        0.320     4.592 r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.671     5.263    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X33Y91         LUT5 (Prop_lut5_I2_O)        0.328     5.591 r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.340     5.932    Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.056 r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[2]_i_1/O
                         net (fo=32, routed)          0.894     6.949    Lab_3_i/axi_regmap_0/U0/sel0[2]
    SLICE_X35Y99         LUT2 (Prop_lut2_I1_O)        0.120     7.069 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.944     8.014    Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[17]_INST_0_i_1_n_0
    SLICE_X35Y97         LUT3 (Prop_lut3_I2_O)        0.353     8.367 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[17]_INST_0/O
                         net (fo=1, routed)           1.418     9.785    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X32Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y97         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.252    12.482    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  2.697    

Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 1.465ns (21.616%)  route 5.312ns (78.384%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y92         FDSE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDSE (Prop_fdse_C_Q)         0.419     3.411 f  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.861     4.272    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X30Y91         LUT5 (Prop_lut5_I2_O)        0.320     4.592 r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.671     5.263    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X33Y91         LUT5 (Prop_lut5_I2_O)        0.328     5.591 r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.340     5.932    Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.056 r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[2]_i_1/O
                         net (fo=32, routed)          0.892     6.948    Lab_3_i/axi_regmap_0/U0/sel0[2]
    SLICE_X34Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.072 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[19]_INST_0_i_1/O
                         net (fo=1, routed)           1.026     8.098    Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[19]_INST_0_i_1_n_0
    SLICE_X35Y101        LUT3 (Prop_lut3_I2_O)        0.150     8.248 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[19]_INST_0/O
                         net (fo=1, routed)           1.521     9.769    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X32Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y97         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.232    12.502    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         12.502    
                         arrival time                          -9.769    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.882ns  (logic 1.469ns (21.346%)  route 5.413ns (78.654%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y92         FDSE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDSE (Prop_fdse_C_Q)         0.419     3.411 f  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.861     4.272    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X30Y91         LUT5 (Prop_lut5_I2_O)        0.320     4.592 r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.671     5.263    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X33Y91         LUT5 (Prop_lut5_I2_O)        0.328     5.591 r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.340     5.932    Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.056 r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[2]_i_1/O
                         net (fo=32, routed)          0.904     6.959    Lab_3_i/axi_regmap_0/U0/sel0[2]
    SLICE_X36Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[23]_INST_0_i_1/O
                         net (fo=1, routed)           1.349     8.432    Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[23]_INST_0_i_1_n_0
    SLICE_X33Y97         LUT3 (Prop_lut3_I2_O)        0.154     8.586 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[23]_INST_0/O
                         net (fo=1, routed)           1.288     9.874    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X34Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.481    12.660    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y97         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.691    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 1.630ns (23.829%)  route 5.210ns (76.171%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y92         FDSE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDSE (Prop_fdse_C_Q)         0.419     3.411 f  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.861     4.272    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X30Y91         LUT5 (Prop_lut5_I2_O)        0.320     4.592 r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.671     5.263    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X33Y91         LUT5 (Prop_lut5_I2_O)        0.328     5.591 r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.340     5.932    Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.056 r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[2]_i_1/O
                         net (fo=32, routed)          0.789     6.844    Lab_3_i/axi_regmap_0/U0/sel0[2]
    SLICE_X33Y97         LUT2 (Prop_lut2_I1_O)        0.118     6.962 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[7]_INST_0_i_1/O
                         net (fo=1, routed)           1.054     8.016    Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[7]_INST_0_i_1_n_0
    SLICE_X34Y99         LUT3 (Prop_lut3_I2_O)        0.321     8.337 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[7]_INST_0/O
                         net (fo=1, routed)           1.495     9.832    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y91         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.479    12.658    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X34Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.072    12.661    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         12.661    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 1.439ns (20.735%)  route 5.501ns (79.265%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y92         FDSE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDSE (Prop_fdse_C_Q)         0.419     3.411 f  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.861     4.272    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X30Y91         LUT5 (Prop_lut5_I2_O)        0.320     4.592 r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.671     5.263    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X33Y91         LUT5 (Prop_lut5_I2_O)        0.328     5.591 r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.340     5.932    Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.056 r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[2]_i_1/O
                         net (fo=32, routed)          0.859     6.914    Lab_3_i/axi_regmap_0/U0/sel0[2]
    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.038 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[10]_INST_0_i_1/O
                         net (fo=1, routed)           1.199     8.238    Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[10]_INST_0_i_1_n_0
    SLICE_X33Y97         LUT3 (Prop_lut3_I2_O)        0.124     8.362 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[10]_INST_0/O
                         net (fo=1, routed)           1.570     9.932    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X30Y94         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X30Y94         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.770    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.847ns  (logic 1.664ns (24.302%)  route 5.183ns (75.698%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y92         FDSE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDSE (Prop_fdse_C_Q)         0.419     3.411 f  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.861     4.272    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X30Y91         LUT5 (Prop_lut5_I2_O)        0.320     4.592 r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.671     5.263    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X33Y91         LUT5 (Prop_lut5_I2_O)        0.328     5.591 r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.340     5.932    Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.056 r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_read[2]_i_1/O
                         net (fo=32, routed)          0.984     7.039    Lab_3_i/axi_regmap_0/U0/sel0[2]
    SLICE_X35Y101        LUT2 (Prop_lut2_I1_O)        0.120     7.159 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.765     7.924    Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[9]_INST_0_i_1_n_0
    SLICE_X35Y101        LUT3 (Prop_lut3_I2_O)        0.353     8.277 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[9]_INST_0/O
                         net (fo=1, routed)           1.562     9.839    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X32Y91         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.478    12.657    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y91         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X32Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.049    12.683    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  2.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.148ns (34.069%)  route 0.286ns (65.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.574     0.910    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.286     1.344    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[23]
    SLICE_X27Y100        FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.930     1.296    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.013     1.274    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.858%)  route 0.119ns (48.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.575     0.911    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.119     1.157    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y90         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.842     1.208    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.074    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.559%)  route 0.279ns (66.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y98         FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.279     1.333    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X27Y101        FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.930     1.296    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y101        FDRE (Hold_fdre_C_CE)       -0.039     1.222    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.559%)  route 0.279ns (66.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y98         FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.279     1.333    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X27Y101        FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.930     1.296    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y101        FDRE (Hold_fdre_C_CE)       -0.039     1.222    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.559%)  route 0.279ns (66.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y98         FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.279     1.333    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X27Y101        FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.930     1.296    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y101        FDRE (Hold_fdre_C_CE)       -0.039     1.222    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.559%)  route 0.279ns (66.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y98         FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.279     1.333    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X27Y101        FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.930     1.296    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y101        FDRE (Hold_fdre_C_CE)       -0.039     1.222    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.559%)  route 0.279ns (66.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y98         FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.279     1.333    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X27Y101        FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.930     1.296    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y101        FDRE (Hold_fdre_C_CE)       -0.039     1.222    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.559%)  route 0.279ns (66.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y98         FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.279     1.333    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X27Y101        FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.930     1.296    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y101        FDRE (Hold_fdre_C_CE)       -0.039     1.222    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.559%)  route 0.279ns (66.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y98         FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.279     1.333    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X27Y101        FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.930     1.296    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y101        FDRE (Hold_fdre_C_CE)       -0.039     1.222    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.559%)  route 0.279ns (66.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y98         FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.279     1.333    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X27Y101        FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.930     1.296    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y101        FDRE (Hold_fdre_C_CE)       -0.039     1.222    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y95    Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y94    Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y95    Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y95    Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y95    Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y99    Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y100   Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y100   Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y100   Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][19]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            8  Failing Endpoints,  Worst Slack       -1.917ns,  Total Violation       -7.167ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.917ns  (required time - arrival time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[62].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        19.207ns  (logic 4.494ns (23.398%)  route 14.713ns (76.602%))
  Logic Levels:           31  (LUT5=30 LUT6=1)
  Clock Path Skew:        -2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.181ns = ( 21.181 - 20.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         3.762     3.762    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/clk
    SLICE_X36Y94         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.478     4.240 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/Q
                         net (fo=4, routed)           0.702     4.942    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/R[0]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.296     5.238 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_i_2__29/O
                         net (fo=3, routed)           0.594     5.833    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/C_2
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124     5.957 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/Q_i_2__28/O
                         net (fo=3, routed)           0.642     6.599    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[5].ff/C_4
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124     6.723 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[5].ff/Q_i_2__27/O
                         net (fo=3, routed)           0.452     7.175    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/C_6
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.124     7.299 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/Q_i_2__26/O
                         net (fo=3, routed)           0.327     7.625    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[9].ff/C_8
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124     7.749 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[9].ff/Q_i_2__25/O
                         net (fo=3, routed)           0.411     8.161    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/C_10
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.124     8.285 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/Q_i_2__24/O
                         net (fo=3, routed)           0.436     8.721    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/C_12
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.845 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/Q_i_2__23/O
                         net (fo=3, routed)           0.449     9.294    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[15].ff/C_14
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.418 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[15].ff/Q_i_2__22/O
                         net (fo=3, routed)           0.420     9.838    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/C_16
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.124     9.962 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/Q_i_2__21/O
                         net (fo=3, routed)           0.446    10.408    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/C_18
    SLICE_X39Y101        LUT5 (Prop_lut5_I2_O)        0.124    10.532 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/Q_i_2__20/O
                         net (fo=3, routed)           0.446    10.978    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/C_20
    SLICE_X39Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.102 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/Q_i_2__19/O
                         net (fo=3, routed)           0.450    11.552    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/C_22
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.676 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/Q_i_2__18/O
                         net (fo=3, routed)           0.413    12.089    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/C_24
    SLICE_X37Y100        LUT5 (Prop_lut5_I2_O)        0.124    12.213 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/Q_i_2__17/O
                         net (fo=3, routed)           0.660    12.873    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[27].ff/C_26
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.124    12.997 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[27].ff/Q_i_2__16/O
                         net (fo=3, routed)           0.446    13.443    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/C_28
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.124    13.567 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/Q_i_2__15/O
                         net (fo=3, routed)           0.484    14.050    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/C_30
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.174 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/Q_i_2__14/O
                         net (fo=3, routed)           0.530    14.704    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[33].ff/C_32
    SLICE_X34Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.828 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[33].ff/Q_i_2__13/O
                         net (fo=3, routed)           0.472    15.300    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[35].ff/C_34
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.124    15.424 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[35].ff/Q_i_2__12/O
                         net (fo=3, routed)           0.445    15.869    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[37].ff/C_36
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.124    15.993 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[37].ff/Q_i_2__11/O
                         net (fo=3, routed)           0.668    16.661    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/C_38
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.124    16.785 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/Q_i_2__10/O
                         net (fo=3, routed)           0.622    17.407    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/C_40
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.124    17.531 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/Q_i_2__9/O
                         net (fo=3, routed)           0.446    17.976    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/C_42
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.124    18.100 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/Q_i_2__8/O
                         net (fo=3, routed)           0.444    18.544    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/C_44
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124    18.668 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/Q_i_2__7/O
                         net (fo=3, routed)           0.444    19.112    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/C_46
    SLICE_X37Y98         LUT5 (Prop_lut5_I2_O)        0.124    19.236 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/Q_i_2__6/O
                         net (fo=3, routed)           0.289    19.525    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/C_48
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124    19.649 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/Q_i_2__5/O
                         net (fo=3, routed)           0.458    20.107    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/C_50
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124    20.231 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/Q_i_2__4/O
                         net (fo=3, routed)           0.556    20.788    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/C_52
    SLICE_X35Y100        LUT5 (Prop_lut5_I2_O)        0.124    20.912 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_i_2__3/O
                         net (fo=3, routed)           0.530    21.442    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/C_54
    SLICE_X34Y100        LUT5 (Prop_lut5_I2_O)        0.124    21.566 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/Q_i_2__2/O
                         net (fo=3, routed)           0.439    22.005    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/C_56
    SLICE_X32Y100        LUT5 (Prop_lut5_I2_O)        0.124    22.129 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/Q_i_2__1/O
                         net (fo=3, routed)           0.317    22.446    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/C_58
    SLICE_X33Y100        LUT5 (Prop_lut5_I2_O)        0.124    22.570 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/Q_i_2__0/O
                         net (fo=3, routed)           0.276    22.845    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[61].ff/C_60
    SLICE_X33Y100        LUT5 (Prop_lut5_I2_O)        0.124    22.969 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[61].ff/Q_i_1__62/O
                         net (fo=1, routed)           0.000    22.969    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[62].ff/generateFlipflops[62].Din_reg
    SLICE_X33Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[62].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.181    21.181    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[62].ff/clk
    SLICE_X33Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[62].ff/Q_reg/C
                         clock pessimism              0.142    21.323    
                         clock uncertainty           -0.302    21.021    
    SLICE_X33Y100        FDCE (Setup_fdce_C_D)        0.031    21.052    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[62].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         21.052    
                         arrival time                         -22.970    
  -------------------------------------------------------------------
                         slack                                 -1.917    

Slack (VIOLATED) :        -1.625ns  (required time - arrival time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[60].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        18.915ns  (logic 4.370ns (23.103%)  route 14.545ns (76.897%))
  Logic Levels:           30  (LUT5=29 LUT6=1)
  Clock Path Skew:        -2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.181ns = ( 21.181 - 20.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         3.762     3.762    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/clk
    SLICE_X36Y94         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.478     4.240 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/Q
                         net (fo=4, routed)           0.702     4.942    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/R[0]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.296     5.238 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_i_2__29/O
                         net (fo=3, routed)           0.594     5.833    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/C_2
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124     5.957 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/Q_i_2__28/O
                         net (fo=3, routed)           0.642     6.599    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[5].ff/C_4
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124     6.723 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[5].ff/Q_i_2__27/O
                         net (fo=3, routed)           0.452     7.175    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/C_6
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.124     7.299 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/Q_i_2__26/O
                         net (fo=3, routed)           0.327     7.625    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[9].ff/C_8
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124     7.749 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[9].ff/Q_i_2__25/O
                         net (fo=3, routed)           0.411     8.161    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/C_10
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.124     8.285 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/Q_i_2__24/O
                         net (fo=3, routed)           0.436     8.721    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/C_12
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.845 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/Q_i_2__23/O
                         net (fo=3, routed)           0.449     9.294    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[15].ff/C_14
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.418 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[15].ff/Q_i_2__22/O
                         net (fo=3, routed)           0.420     9.838    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/C_16
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.124     9.962 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/Q_i_2__21/O
                         net (fo=3, routed)           0.446    10.408    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/C_18
    SLICE_X39Y101        LUT5 (Prop_lut5_I2_O)        0.124    10.532 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/Q_i_2__20/O
                         net (fo=3, routed)           0.446    10.978    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/C_20
    SLICE_X39Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.102 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/Q_i_2__19/O
                         net (fo=3, routed)           0.450    11.552    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/C_22
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.676 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/Q_i_2__18/O
                         net (fo=3, routed)           0.413    12.089    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/C_24
    SLICE_X37Y100        LUT5 (Prop_lut5_I2_O)        0.124    12.213 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/Q_i_2__17/O
                         net (fo=3, routed)           0.660    12.873    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[27].ff/C_26
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.124    12.997 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[27].ff/Q_i_2__16/O
                         net (fo=3, routed)           0.446    13.443    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/C_28
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.124    13.567 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/Q_i_2__15/O
                         net (fo=3, routed)           0.484    14.050    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/C_30
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.174 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/Q_i_2__14/O
                         net (fo=3, routed)           0.530    14.704    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[33].ff/C_32
    SLICE_X34Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.828 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[33].ff/Q_i_2__13/O
                         net (fo=3, routed)           0.472    15.300    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[35].ff/C_34
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.124    15.424 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[35].ff/Q_i_2__12/O
                         net (fo=3, routed)           0.445    15.869    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[37].ff/C_36
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.124    15.993 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[37].ff/Q_i_2__11/O
                         net (fo=3, routed)           0.668    16.661    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/C_38
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.124    16.785 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/Q_i_2__10/O
                         net (fo=3, routed)           0.622    17.407    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/C_40
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.124    17.531 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/Q_i_2__9/O
                         net (fo=3, routed)           0.446    17.976    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/C_42
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.124    18.100 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/Q_i_2__8/O
                         net (fo=3, routed)           0.444    18.544    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/C_44
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124    18.668 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/Q_i_2__7/O
                         net (fo=3, routed)           0.444    19.112    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/C_46
    SLICE_X37Y98         LUT5 (Prop_lut5_I2_O)        0.124    19.236 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/Q_i_2__6/O
                         net (fo=3, routed)           0.289    19.525    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/C_48
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124    19.649 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/Q_i_2__5/O
                         net (fo=3, routed)           0.458    20.107    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/C_50
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124    20.231 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/Q_i_2__4/O
                         net (fo=3, routed)           0.556    20.788    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/C_52
    SLICE_X35Y100        LUT5 (Prop_lut5_I2_O)        0.124    20.912 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_i_2__3/O
                         net (fo=3, routed)           0.530    21.442    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/C_54
    SLICE_X34Y100        LUT5 (Prop_lut5_I2_O)        0.124    21.566 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/Q_i_2__2/O
                         net (fo=3, routed)           0.439    22.005    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/C_56
    SLICE_X32Y100        LUT5 (Prop_lut5_I2_O)        0.124    22.129 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/Q_i_2__1/O
                         net (fo=3, routed)           0.425    22.554    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/C_58
    SLICE_X33Y100        LUT5 (Prop_lut5_I2_O)        0.124    22.678 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/Q_i_1__60/O
                         net (fo=1, routed)           0.000    22.678    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[60].ff/generateFlipflops[60].Din_reg
    SLICE_X33Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[60].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.181    21.181    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[60].ff/clk
    SLICE_X33Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[60].ff/Q_reg/C
                         clock pessimism              0.142    21.323    
                         clock uncertainty           -0.302    21.021    
    SLICE_X33Y100        FDCE (Setup_fdce_C_D)        0.032    21.053    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[60].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         21.053    
                         arrival time                         -22.678    
  -------------------------------------------------------------------
                         slack                                 -1.625    

Slack (VIOLATED) :        -1.208ns  (required time - arrival time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        18.813ns  (logic 4.370ns (23.228%)  route 14.443ns (76.772%))
  Logic Levels:           30  (LUT3=1 LUT5=28 LUT6=1)
  Clock Path Skew:        -2.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.449 - 20.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         3.762     3.762    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/clk
    SLICE_X36Y94         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.478     4.240 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/Q
                         net (fo=4, routed)           0.702     4.942    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/R[0]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.296     5.238 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_i_2__29/O
                         net (fo=3, routed)           0.594     5.833    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/C_2
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124     5.957 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/Q_i_2__28/O
                         net (fo=3, routed)           0.642     6.599    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[5].ff/C_4
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124     6.723 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[5].ff/Q_i_2__27/O
                         net (fo=3, routed)           0.452     7.175    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/C_6
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.124     7.299 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/Q_i_2__26/O
                         net (fo=3, routed)           0.327     7.625    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[9].ff/C_8
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124     7.749 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[9].ff/Q_i_2__25/O
                         net (fo=3, routed)           0.411     8.161    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/C_10
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.124     8.285 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/Q_i_2__24/O
                         net (fo=3, routed)           0.436     8.721    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/C_12
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.845 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/Q_i_2__23/O
                         net (fo=3, routed)           0.449     9.294    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[15].ff/C_14
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.418 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[15].ff/Q_i_2__22/O
                         net (fo=3, routed)           0.420     9.838    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/C_16
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.124     9.962 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/Q_i_2__21/O
                         net (fo=3, routed)           0.446    10.408    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/C_18
    SLICE_X39Y101        LUT5 (Prop_lut5_I2_O)        0.124    10.532 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/Q_i_2__20/O
                         net (fo=3, routed)           0.446    10.978    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/C_20
    SLICE_X39Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.102 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/Q_i_2__19/O
                         net (fo=3, routed)           0.450    11.552    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/C_22
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.676 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/Q_i_2__18/O
                         net (fo=3, routed)           0.413    12.089    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/C_24
    SLICE_X37Y100        LUT5 (Prop_lut5_I2_O)        0.124    12.213 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/Q_i_2__17/O
                         net (fo=3, routed)           0.660    12.873    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[27].ff/C_26
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.124    12.997 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[27].ff/Q_i_2__16/O
                         net (fo=3, routed)           0.446    13.443    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/C_28
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.124    13.567 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/Q_i_2__15/O
                         net (fo=3, routed)           0.484    14.050    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/C_30
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.174 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/Q_i_2__14/O
                         net (fo=3, routed)           0.530    14.704    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[33].ff/C_32
    SLICE_X34Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.828 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[33].ff/Q_i_2__13/O
                         net (fo=3, routed)           0.472    15.300    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[35].ff/C_34
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.124    15.424 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[35].ff/Q_i_2__12/O
                         net (fo=3, routed)           0.445    15.869    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[37].ff/C_36
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.124    15.993 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[37].ff/Q_i_2__11/O
                         net (fo=3, routed)           0.668    16.661    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/C_38
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.124    16.785 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/Q_i_2__10/O
                         net (fo=3, routed)           0.622    17.407    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/C_40
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.124    17.531 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/Q_i_2__9/O
                         net (fo=3, routed)           0.446    17.976    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/C_42
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.124    18.100 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/Q_i_2__8/O
                         net (fo=3, routed)           0.444    18.544    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/C_44
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124    18.668 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/Q_i_2__7/O
                         net (fo=3, routed)           0.444    19.112    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/C_46
    SLICE_X37Y98         LUT5 (Prop_lut5_I2_O)        0.124    19.236 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/Q_i_2__6/O
                         net (fo=3, routed)           0.289    19.525    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/C_48
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124    19.649 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/Q_i_2__5/O
                         net (fo=3, routed)           0.458    20.107    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/C_50
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124    20.231 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/Q_i_2__4/O
                         net (fo=3, routed)           0.556    20.788    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/C_52
    SLICE_X35Y100        LUT5 (Prop_lut5_I2_O)        0.124    20.912 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_i_2__3/O
                         net (fo=3, routed)           0.530    21.442    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/C_54
    SLICE_X34Y100        LUT5 (Prop_lut5_I2_O)        0.124    21.566 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/Q_i_2__2/O
                         net (fo=3, routed)           0.439    22.005    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/C_56
    SLICE_X32Y100        LUT5 (Prop_lut5_I2_O)        0.124    22.129 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/Q_i_2__1/O
                         net (fo=3, routed)           0.323    22.452    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/C_58
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.124    22.576 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/Q_i_1__59/O
                         net (fo=1, routed)           0.000    22.576    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/generateFlipflops[59].Din_reg
    SLICE_X34Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.449    21.449    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/clk
    SLICE_X34Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/Q_reg/C
                         clock pessimism              0.142    21.591    
                         clock uncertainty           -0.302    21.288    
    SLICE_X34Y100        FDCE (Setup_fdce_C_D)        0.079    21.367    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         21.367    
                         arrival time                         -22.576    
  -------------------------------------------------------------------
                         slack                                 -1.208    

Slack (VIOLATED) :        -0.651ns  (required time - arrival time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[54].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        17.619ns  (logic 3.992ns (22.657%)  route 13.627ns (77.343%))
  Logic Levels:           27  (LUT5=26 LUT6=1)
  Clock Path Skew:        -2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         3.762     3.762    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/clk
    SLICE_X36Y94         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.478     4.240 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/Q
                         net (fo=4, routed)           0.702     4.942    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/R[0]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.296     5.238 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_i_2__29/O
                         net (fo=3, routed)           0.594     5.833    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/C_2
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124     5.957 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/Q_i_2__28/O
                         net (fo=3, routed)           0.642     6.599    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[5].ff/C_4
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124     6.723 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[5].ff/Q_i_2__27/O
                         net (fo=3, routed)           0.452     7.175    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/C_6
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.124     7.299 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/Q_i_2__26/O
                         net (fo=3, routed)           0.327     7.625    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[9].ff/C_8
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124     7.749 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[9].ff/Q_i_2__25/O
                         net (fo=3, routed)           0.411     8.161    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/C_10
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.124     8.285 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/Q_i_2__24/O
                         net (fo=3, routed)           0.436     8.721    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/C_12
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.845 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/Q_i_2__23/O
                         net (fo=3, routed)           0.449     9.294    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[15].ff/C_14
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.418 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[15].ff/Q_i_2__22/O
                         net (fo=3, routed)           0.420     9.838    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/C_16
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.124     9.962 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/Q_i_2__21/O
                         net (fo=3, routed)           0.446    10.408    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/C_18
    SLICE_X39Y101        LUT5 (Prop_lut5_I2_O)        0.124    10.532 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/Q_i_2__20/O
                         net (fo=3, routed)           0.446    10.978    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/C_20
    SLICE_X39Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.102 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/Q_i_2__19/O
                         net (fo=3, routed)           0.450    11.552    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/C_22
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.676 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/Q_i_2__18/O
                         net (fo=3, routed)           0.413    12.089    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/C_24
    SLICE_X37Y100        LUT5 (Prop_lut5_I2_O)        0.124    12.213 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/Q_i_2__17/O
                         net (fo=3, routed)           0.660    12.873    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[27].ff/C_26
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.124    12.997 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[27].ff/Q_i_2__16/O
                         net (fo=3, routed)           0.446    13.443    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/C_28
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.124    13.567 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/Q_i_2__15/O
                         net (fo=3, routed)           0.484    14.050    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/C_30
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.174 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/Q_i_2__14/O
                         net (fo=3, routed)           0.530    14.704    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[33].ff/C_32
    SLICE_X34Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.828 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[33].ff/Q_i_2__13/O
                         net (fo=3, routed)           0.472    15.300    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[35].ff/C_34
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.124    15.424 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[35].ff/Q_i_2__12/O
                         net (fo=3, routed)           0.445    15.869    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[37].ff/C_36
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.124    15.993 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[37].ff/Q_i_2__11/O
                         net (fo=3, routed)           0.668    16.661    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/C_38
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.124    16.785 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/Q_i_2__10/O
                         net (fo=3, routed)           0.622    17.407    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/C_40
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.124    17.531 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/Q_i_2__9/O
                         net (fo=3, routed)           0.446    17.976    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/C_42
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.124    18.100 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/Q_i_2__8/O
                         net (fo=3, routed)           0.444    18.544    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/C_44
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124    18.668 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/Q_i_2__7/O
                         net (fo=3, routed)           0.444    19.112    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/C_46
    SLICE_X37Y98         LUT5 (Prop_lut5_I2_O)        0.124    19.236 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/Q_i_2__6/O
                         net (fo=3, routed)           0.289    19.525    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/C_48
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124    19.649 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/Q_i_2__5/O
                         net (fo=3, routed)           0.458    20.107    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/C_50
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124    20.231 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/Q_i_2__4/O
                         net (fo=3, routed)           0.556    20.788    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/C_52
    SLICE_X35Y100        LUT5 (Prop_lut5_I2_O)        0.118    20.906 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_i_1__54/O
                         net (fo=1, routed)           0.476    21.382    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[54].ff/generateFlipflops[54].Din_reg
    SLICE_X35Y99         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[54].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.178    21.178    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[54].ff/clk
    SLICE_X35Y99         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[54].ff/Q_reg/C
                         clock pessimism              0.118    21.296    
                         clock uncertainty           -0.302    20.994    
    SLICE_X35Y99         FDCE (Setup_fdce_C_D)       -0.264    20.730    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[54].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         20.730    
                         arrival time                         -21.382    
  -------------------------------------------------------------------
                         slack                                 -0.651    

Slack (VIOLATED) :        -0.619ns  (required time - arrival time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        18.226ns  (logic 4.246ns (23.296%)  route 13.980ns (76.704%))
  Logic Levels:           29  (LUT3=1 LUT5=27 LUT6=1)
  Clock Path Skew:        -2.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.449 - 20.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         3.762     3.762    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/clk
    SLICE_X36Y94         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.478     4.240 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/Q
                         net (fo=4, routed)           0.702     4.942    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/R[0]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.296     5.238 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_i_2__29/O
                         net (fo=3, routed)           0.594     5.833    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/C_2
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124     5.957 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/Q_i_2__28/O
                         net (fo=3, routed)           0.642     6.599    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[5].ff/C_4
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124     6.723 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[5].ff/Q_i_2__27/O
                         net (fo=3, routed)           0.452     7.175    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/C_6
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.124     7.299 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/Q_i_2__26/O
                         net (fo=3, routed)           0.327     7.625    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[9].ff/C_8
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124     7.749 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[9].ff/Q_i_2__25/O
                         net (fo=3, routed)           0.411     8.161    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/C_10
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.124     8.285 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/Q_i_2__24/O
                         net (fo=3, routed)           0.436     8.721    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/C_12
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.845 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/Q_i_2__23/O
                         net (fo=3, routed)           0.449     9.294    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[15].ff/C_14
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.418 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[15].ff/Q_i_2__22/O
                         net (fo=3, routed)           0.420     9.838    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/C_16
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.124     9.962 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/Q_i_2__21/O
                         net (fo=3, routed)           0.446    10.408    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/C_18
    SLICE_X39Y101        LUT5 (Prop_lut5_I2_O)        0.124    10.532 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/Q_i_2__20/O
                         net (fo=3, routed)           0.446    10.978    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/C_20
    SLICE_X39Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.102 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/Q_i_2__19/O
                         net (fo=3, routed)           0.450    11.552    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/C_22
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.676 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/Q_i_2__18/O
                         net (fo=3, routed)           0.413    12.089    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/C_24
    SLICE_X37Y100        LUT5 (Prop_lut5_I2_O)        0.124    12.213 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/Q_i_2__17/O
                         net (fo=3, routed)           0.660    12.873    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[27].ff/C_26
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.124    12.997 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[27].ff/Q_i_2__16/O
                         net (fo=3, routed)           0.446    13.443    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/C_28
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.124    13.567 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/Q_i_2__15/O
                         net (fo=3, routed)           0.484    14.050    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/C_30
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.174 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/Q_i_2__14/O
                         net (fo=3, routed)           0.530    14.704    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[33].ff/C_32
    SLICE_X34Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.828 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[33].ff/Q_i_2__13/O
                         net (fo=3, routed)           0.472    15.300    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[35].ff/C_34
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.124    15.424 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[35].ff/Q_i_2__12/O
                         net (fo=3, routed)           0.445    15.869    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[37].ff/C_36
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.124    15.993 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[37].ff/Q_i_2__11/O
                         net (fo=3, routed)           0.668    16.661    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/C_38
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.124    16.785 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/Q_i_2__10/O
                         net (fo=3, routed)           0.622    17.407    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/C_40
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.124    17.531 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/Q_i_2__9/O
                         net (fo=3, routed)           0.446    17.976    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/C_42
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.124    18.100 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/Q_i_2__8/O
                         net (fo=3, routed)           0.444    18.544    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/C_44
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124    18.668 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/Q_i_2__7/O
                         net (fo=3, routed)           0.444    19.112    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/C_46
    SLICE_X37Y98         LUT5 (Prop_lut5_I2_O)        0.124    19.236 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/Q_i_2__6/O
                         net (fo=3, routed)           0.289    19.525    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/C_48
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124    19.649 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/Q_i_2__5/O
                         net (fo=3, routed)           0.458    20.107    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/C_50
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124    20.231 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/Q_i_2__4/O
                         net (fo=3, routed)           0.556    20.788    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/C_52
    SLICE_X35Y100        LUT5 (Prop_lut5_I2_O)        0.124    20.912 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_i_2__3/O
                         net (fo=3, routed)           0.530    21.442    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/C_54
    SLICE_X34Y100        LUT5 (Prop_lut5_I2_O)        0.124    21.566 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/Q_i_2__2/O
                         net (fo=3, routed)           0.299    21.865    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/C_56
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.124    21.989 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/Q_i_1__57/O
                         net (fo=1, routed)           0.000    21.989    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/generateFlipflops[57].Din_reg
    SLICE_X34Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.449    21.449    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/clk
    SLICE_X34Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/Q_reg/C
                         clock pessimism              0.142    21.591    
                         clock uncertainty           -0.302    21.288    
    SLICE_X34Y100        FDCE (Setup_fdce_C_D)        0.081    21.369    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         21.369    
                         arrival time                         -21.989    
  -------------------------------------------------------------------
                         slack                                 -0.619    

Slack (VIOLATED) :        -0.575ns  (required time - arrival time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[58].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        18.219ns  (logic 4.239ns (23.266%)  route 13.980ns (76.734%))
  Logic Levels:           29  (LUT5=28 LUT6=1)
  Clock Path Skew:        -2.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.449 - 20.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         3.762     3.762    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/clk
    SLICE_X36Y94         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.478     4.240 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/Q
                         net (fo=4, routed)           0.702     4.942    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/R[0]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.296     5.238 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_i_2__29/O
                         net (fo=3, routed)           0.594     5.833    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/C_2
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124     5.957 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/Q_i_2__28/O
                         net (fo=3, routed)           0.642     6.599    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[5].ff/C_4
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124     6.723 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[5].ff/Q_i_2__27/O
                         net (fo=3, routed)           0.452     7.175    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/C_6
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.124     7.299 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/Q_i_2__26/O
                         net (fo=3, routed)           0.327     7.625    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[9].ff/C_8
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124     7.749 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[9].ff/Q_i_2__25/O
                         net (fo=3, routed)           0.411     8.161    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/C_10
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.124     8.285 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/Q_i_2__24/O
                         net (fo=3, routed)           0.436     8.721    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/C_12
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.845 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/Q_i_2__23/O
                         net (fo=3, routed)           0.449     9.294    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[15].ff/C_14
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.418 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[15].ff/Q_i_2__22/O
                         net (fo=3, routed)           0.420     9.838    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/C_16
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.124     9.962 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/Q_i_2__21/O
                         net (fo=3, routed)           0.446    10.408    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/C_18
    SLICE_X39Y101        LUT5 (Prop_lut5_I2_O)        0.124    10.532 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/Q_i_2__20/O
                         net (fo=3, routed)           0.446    10.978    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/C_20
    SLICE_X39Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.102 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/Q_i_2__19/O
                         net (fo=3, routed)           0.450    11.552    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/C_22
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.676 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/Q_i_2__18/O
                         net (fo=3, routed)           0.413    12.089    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/C_24
    SLICE_X37Y100        LUT5 (Prop_lut5_I2_O)        0.124    12.213 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/Q_i_2__17/O
                         net (fo=3, routed)           0.660    12.873    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[27].ff/C_26
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.124    12.997 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[27].ff/Q_i_2__16/O
                         net (fo=3, routed)           0.446    13.443    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/C_28
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.124    13.567 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/Q_i_2__15/O
                         net (fo=3, routed)           0.484    14.050    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/C_30
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.174 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/Q_i_2__14/O
                         net (fo=3, routed)           0.530    14.704    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[33].ff/C_32
    SLICE_X34Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.828 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[33].ff/Q_i_2__13/O
                         net (fo=3, routed)           0.472    15.300    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[35].ff/C_34
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.124    15.424 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[35].ff/Q_i_2__12/O
                         net (fo=3, routed)           0.445    15.869    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[37].ff/C_36
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.124    15.993 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[37].ff/Q_i_2__11/O
                         net (fo=3, routed)           0.668    16.661    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/C_38
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.124    16.785 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/Q_i_2__10/O
                         net (fo=3, routed)           0.622    17.407    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/C_40
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.124    17.531 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/Q_i_2__9/O
                         net (fo=3, routed)           0.446    17.976    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/C_42
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.124    18.100 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/Q_i_2__8/O
                         net (fo=3, routed)           0.444    18.544    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/C_44
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124    18.668 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/Q_i_2__7/O
                         net (fo=3, routed)           0.444    19.112    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/C_46
    SLICE_X37Y98         LUT5 (Prop_lut5_I2_O)        0.124    19.236 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/Q_i_2__6/O
                         net (fo=3, routed)           0.289    19.525    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/C_48
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124    19.649 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/Q_i_2__5/O
                         net (fo=3, routed)           0.458    20.107    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/C_50
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124    20.231 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/Q_i_2__4/O
                         net (fo=3, routed)           0.556    20.788    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/C_52
    SLICE_X35Y100        LUT5 (Prop_lut5_I2_O)        0.124    20.912 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_i_2__3/O
                         net (fo=3, routed)           0.530    21.442    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/C_54
    SLICE_X34Y100        LUT5 (Prop_lut5_I2_O)        0.124    21.566 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/Q_i_2__2/O
                         net (fo=3, routed)           0.299    21.865    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/C_56
    SLICE_X34Y100        LUT5 (Prop_lut5_I2_O)        0.117    21.982 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/Q_i_1__58/O
                         net (fo=1, routed)           0.000    21.982    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[58].ff/generateFlipflops[58].Din_reg
    SLICE_X34Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[58].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.449    21.449    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[58].ff/clk
    SLICE_X34Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[58].ff/Q_reg/C
                         clock pessimism              0.142    21.591    
                         clock uncertainty           -0.302    21.288    
    SLICE_X34Y100        FDCE (Setup_fdce_C_D)        0.118    21.406    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[58].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         21.406    
                         arrival time                         -21.982    
  -------------------------------------------------------------------
                         slack                                 -0.575    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        17.625ns  (logic 4.122ns (23.388%)  route 13.503ns (76.612%))
  Logic Levels:           28  (LUT3=1 LUT5=26 LUT6=1)
  Clock Path Skew:        -2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         3.762     3.762    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/clk
    SLICE_X36Y94         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.478     4.240 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/Q
                         net (fo=4, routed)           0.702     4.942    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/R[0]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.296     5.238 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_i_2__29/O
                         net (fo=3, routed)           0.594     5.833    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/C_2
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124     5.957 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/Q_i_2__28/O
                         net (fo=3, routed)           0.642     6.599    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[5].ff/C_4
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124     6.723 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[5].ff/Q_i_2__27/O
                         net (fo=3, routed)           0.452     7.175    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/C_6
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.124     7.299 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/Q_i_2__26/O
                         net (fo=3, routed)           0.327     7.625    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[9].ff/C_8
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124     7.749 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[9].ff/Q_i_2__25/O
                         net (fo=3, routed)           0.411     8.161    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/C_10
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.124     8.285 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/Q_i_2__24/O
                         net (fo=3, routed)           0.436     8.721    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/C_12
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.845 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/Q_i_2__23/O
                         net (fo=3, routed)           0.449     9.294    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[15].ff/C_14
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.418 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[15].ff/Q_i_2__22/O
                         net (fo=3, routed)           0.420     9.838    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/C_16
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.124     9.962 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/Q_i_2__21/O
                         net (fo=3, routed)           0.446    10.408    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/C_18
    SLICE_X39Y101        LUT5 (Prop_lut5_I2_O)        0.124    10.532 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/Q_i_2__20/O
                         net (fo=3, routed)           0.446    10.978    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/C_20
    SLICE_X39Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.102 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/Q_i_2__19/O
                         net (fo=3, routed)           0.450    11.552    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/C_22
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.676 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/Q_i_2__18/O
                         net (fo=3, routed)           0.413    12.089    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/C_24
    SLICE_X37Y100        LUT5 (Prop_lut5_I2_O)        0.124    12.213 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/Q_i_2__17/O
                         net (fo=3, routed)           0.660    12.873    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[27].ff/C_26
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.124    12.997 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[27].ff/Q_i_2__16/O
                         net (fo=3, routed)           0.446    13.443    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/C_28
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.124    13.567 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/Q_i_2__15/O
                         net (fo=3, routed)           0.484    14.050    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/C_30
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.174 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/Q_i_2__14/O
                         net (fo=3, routed)           0.530    14.704    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[33].ff/C_32
    SLICE_X34Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.828 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[33].ff/Q_i_2__13/O
                         net (fo=3, routed)           0.472    15.300    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[35].ff/C_34
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.124    15.424 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[35].ff/Q_i_2__12/O
                         net (fo=3, routed)           0.445    15.869    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[37].ff/C_36
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.124    15.993 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[37].ff/Q_i_2__11/O
                         net (fo=3, routed)           0.668    16.661    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/C_38
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.124    16.785 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/Q_i_2__10/O
                         net (fo=3, routed)           0.622    17.407    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/C_40
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.124    17.531 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/Q_i_2__9/O
                         net (fo=3, routed)           0.446    17.976    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/C_42
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.124    18.100 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/Q_i_2__8/O
                         net (fo=3, routed)           0.444    18.544    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/C_44
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124    18.668 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/Q_i_2__7/O
                         net (fo=3, routed)           0.444    19.112    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/C_46
    SLICE_X37Y98         LUT5 (Prop_lut5_I2_O)        0.124    19.236 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/Q_i_2__6/O
                         net (fo=3, routed)           0.289    19.525    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/C_48
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124    19.649 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/Q_i_2__5/O
                         net (fo=3, routed)           0.458    20.107    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/C_50
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124    20.231 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/Q_i_2__4/O
                         net (fo=3, routed)           0.556    20.788    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/C_52
    SLICE_X35Y100        LUT5 (Prop_lut5_I2_O)        0.124    20.912 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_i_2__3/O
                         net (fo=3, routed)           0.351    21.263    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/C_54
    SLICE_X35Y99         LUT3 (Prop_lut3_I0_O)        0.124    21.387 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_i_1__55/O
                         net (fo=1, routed)           0.000    21.387    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/generateFlipflops[55].Din_reg
    SLICE_X35Y99         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.178    21.178    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/clk
    SLICE_X35Y99         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/Q_reg/C
                         clock pessimism              0.118    21.296    
                         clock uncertainty           -0.302    20.994    
    SLICE_X35Y99         FDCE (Setup_fdce_C_D)        0.031    21.025    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         21.025    
                         arrival time                         -21.387    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.209ns  (required time - arrival time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[56].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        17.828ns  (logic 4.146ns (23.256%)  route 13.682ns (76.744%))
  Logic Levels:           28  (LUT5=27 LUT6=1)
  Clock Path Skew:        -2.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.449 - 20.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         3.762     3.762    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/clk
    SLICE_X36Y94         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.478     4.240 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/Q
                         net (fo=4, routed)           0.702     4.942    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/R[0]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.296     5.238 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_i_2__29/O
                         net (fo=3, routed)           0.594     5.833    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/C_2
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124     5.957 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/Q_i_2__28/O
                         net (fo=3, routed)           0.642     6.599    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[5].ff/C_4
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124     6.723 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[5].ff/Q_i_2__27/O
                         net (fo=3, routed)           0.452     7.175    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/C_6
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.124     7.299 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/Q_i_2__26/O
                         net (fo=3, routed)           0.327     7.625    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[9].ff/C_8
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124     7.749 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[9].ff/Q_i_2__25/O
                         net (fo=3, routed)           0.411     8.161    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/C_10
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.124     8.285 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/Q_i_2__24/O
                         net (fo=3, routed)           0.436     8.721    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/C_12
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.845 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/Q_i_2__23/O
                         net (fo=3, routed)           0.449     9.294    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[15].ff/C_14
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.418 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[15].ff/Q_i_2__22/O
                         net (fo=3, routed)           0.420     9.838    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/C_16
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.124     9.962 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/Q_i_2__21/O
                         net (fo=3, routed)           0.446    10.408    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/C_18
    SLICE_X39Y101        LUT5 (Prop_lut5_I2_O)        0.124    10.532 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/Q_i_2__20/O
                         net (fo=3, routed)           0.446    10.978    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/C_20
    SLICE_X39Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.102 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/Q_i_2__19/O
                         net (fo=3, routed)           0.450    11.552    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/C_22
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.676 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/Q_i_2__18/O
                         net (fo=3, routed)           0.413    12.089    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/C_24
    SLICE_X37Y100        LUT5 (Prop_lut5_I2_O)        0.124    12.213 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/Q_i_2__17/O
                         net (fo=3, routed)           0.660    12.873    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[27].ff/C_26
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.124    12.997 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[27].ff/Q_i_2__16/O
                         net (fo=3, routed)           0.446    13.443    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/C_28
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.124    13.567 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/Q_i_2__15/O
                         net (fo=3, routed)           0.484    14.050    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/C_30
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.174 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/Q_i_2__14/O
                         net (fo=3, routed)           0.530    14.704    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[33].ff/C_32
    SLICE_X34Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.828 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[33].ff/Q_i_2__13/O
                         net (fo=3, routed)           0.472    15.300    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[35].ff/C_34
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.124    15.424 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[35].ff/Q_i_2__12/O
                         net (fo=3, routed)           0.445    15.869    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[37].ff/C_36
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.124    15.993 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[37].ff/Q_i_2__11/O
                         net (fo=3, routed)           0.668    16.661    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/C_38
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.124    16.785 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/Q_i_2__10/O
                         net (fo=3, routed)           0.622    17.407    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/C_40
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.124    17.531 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/Q_i_2__9/O
                         net (fo=3, routed)           0.446    17.976    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/C_42
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.124    18.100 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/Q_i_2__8/O
                         net (fo=3, routed)           0.444    18.544    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/C_44
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124    18.668 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/Q_i_2__7/O
                         net (fo=3, routed)           0.444    19.112    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/C_46
    SLICE_X37Y98         LUT5 (Prop_lut5_I2_O)        0.124    19.236 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/Q_i_2__6/O
                         net (fo=3, routed)           0.289    19.525    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/C_48
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124    19.649 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/Q_i_2__5/O
                         net (fo=3, routed)           0.458    20.107    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/C_50
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124    20.231 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/Q_i_2__4/O
                         net (fo=3, routed)           0.556    20.788    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/C_52
    SLICE_X35Y100        LUT5 (Prop_lut5_I2_O)        0.124    20.912 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_i_2__3/O
                         net (fo=3, routed)           0.530    21.442    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/C_54
    SLICE_X34Y100        LUT5 (Prop_lut5_I2_O)        0.148    21.590 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/Q_i_1__56/O
                         net (fo=1, routed)           0.000    21.590    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[56].ff/generateFlipflops[56].Din_reg
    SLICE_X34Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[56].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.449    21.449    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[56].ff/clk
    SLICE_X34Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[56].ff/Q_reg/C
                         clock pessimism              0.142    21.591    
                         clock uncertainty           -0.302    21.288    
    SLICE_X34Y100        FDCE (Setup_fdce_C_D)        0.092    21.380    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[56].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         21.380    
                         arrival time                         -21.590    
  -------------------------------------------------------------------
                         slack                                 -0.209    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        17.154ns  (logic 3.998ns (23.307%)  route 13.156ns (76.693%))
  Logic Levels:           27  (LUT3=1 LUT5=25 LUT6=1)
  Clock Path Skew:        -2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         3.762     3.762    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/clk
    SLICE_X36Y94         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.478     4.240 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/Q
                         net (fo=4, routed)           0.702     4.942    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/R[0]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.296     5.238 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_i_2__29/O
                         net (fo=3, routed)           0.594     5.833    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/C_2
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124     5.957 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/Q_i_2__28/O
                         net (fo=3, routed)           0.642     6.599    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[5].ff/C_4
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124     6.723 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[5].ff/Q_i_2__27/O
                         net (fo=3, routed)           0.452     7.175    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/C_6
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.124     7.299 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/Q_i_2__26/O
                         net (fo=3, routed)           0.327     7.625    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[9].ff/C_8
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124     7.749 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[9].ff/Q_i_2__25/O
                         net (fo=3, routed)           0.411     8.161    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/C_10
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.124     8.285 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/Q_i_2__24/O
                         net (fo=3, routed)           0.436     8.721    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/C_12
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.845 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/Q_i_2__23/O
                         net (fo=3, routed)           0.449     9.294    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[15].ff/C_14
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.418 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[15].ff/Q_i_2__22/O
                         net (fo=3, routed)           0.420     9.838    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/C_16
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.124     9.962 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/Q_i_2__21/O
                         net (fo=3, routed)           0.446    10.408    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/C_18
    SLICE_X39Y101        LUT5 (Prop_lut5_I2_O)        0.124    10.532 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/Q_i_2__20/O
                         net (fo=3, routed)           0.446    10.978    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/C_20
    SLICE_X39Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.102 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/Q_i_2__19/O
                         net (fo=3, routed)           0.450    11.552    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/C_22
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.676 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/Q_i_2__18/O
                         net (fo=3, routed)           0.413    12.089    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/C_24
    SLICE_X37Y100        LUT5 (Prop_lut5_I2_O)        0.124    12.213 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/Q_i_2__17/O
                         net (fo=3, routed)           0.660    12.873    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[27].ff/C_26
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.124    12.997 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[27].ff/Q_i_2__16/O
                         net (fo=3, routed)           0.446    13.443    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/C_28
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.124    13.567 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/Q_i_2__15/O
                         net (fo=3, routed)           0.484    14.050    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/C_30
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.174 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/Q_i_2__14/O
                         net (fo=3, routed)           0.530    14.704    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[33].ff/C_32
    SLICE_X34Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.828 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[33].ff/Q_i_2__13/O
                         net (fo=3, routed)           0.472    15.300    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[35].ff/C_34
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.124    15.424 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[35].ff/Q_i_2__12/O
                         net (fo=3, routed)           0.445    15.869    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[37].ff/C_36
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.124    15.993 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[37].ff/Q_i_2__11/O
                         net (fo=3, routed)           0.668    16.661    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/C_38
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.124    16.785 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/Q_i_2__10/O
                         net (fo=3, routed)           0.622    17.407    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/C_40
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.124    17.531 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/Q_i_2__9/O
                         net (fo=3, routed)           0.446    17.976    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/C_42
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.124    18.100 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/Q_i_2__8/O
                         net (fo=3, routed)           0.444    18.544    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/C_44
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124    18.668 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/Q_i_2__7/O
                         net (fo=3, routed)           0.444    19.112    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/C_46
    SLICE_X37Y98         LUT5 (Prop_lut5_I2_O)        0.124    19.236 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/Q_i_2__6/O
                         net (fo=3, routed)           0.289    19.525    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/C_48
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124    19.649 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/Q_i_2__5/O
                         net (fo=3, routed)           0.458    20.107    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/C_50
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124    20.231 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/Q_i_2__4/O
                         net (fo=3, routed)           0.561    20.792    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/C_52
    SLICE_X34Y99         LUT3 (Prop_lut3_I0_O)        0.124    20.916 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/Q_i_1__53/O
                         net (fo=1, routed)           0.000    20.916    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/generateFlipflops[53].Din_reg
    SLICE_X34Y99         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.178    21.178    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/clk
    SLICE_X34Y99         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_reg/C
                         clock pessimism              0.118    21.296    
                         clock uncertainty           -0.302    20.994    
    SLICE_X34Y99         FDCE (Setup_fdce_C_D)        0.077    21.071    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         21.071    
                         arrival time                         -20.916    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        19.966ns  (logic 4.618ns (23.129%)  route 15.348ns (76.871%))
  Logic Levels:           32  (LUT3=1 LUT5=30 LUT6=1)
  Clock Path Skew:        0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 23.920 - 20.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         3.762     3.762    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/clk
    SLICE_X36Y94         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.478     4.240 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/Q
                         net (fo=4, routed)           0.702     4.942    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/R[0]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.296     5.238 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_i_2__29/O
                         net (fo=3, routed)           0.594     5.833    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/C_2
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124     5.957 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/Q_i_2__28/O
                         net (fo=3, routed)           0.642     6.599    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[5].ff/C_4
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124     6.723 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[5].ff/Q_i_2__27/O
                         net (fo=3, routed)           0.452     7.175    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/C_6
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.124     7.299 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/Q_i_2__26/O
                         net (fo=3, routed)           0.327     7.625    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[9].ff/C_8
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124     7.749 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[9].ff/Q_i_2__25/O
                         net (fo=3, routed)           0.411     8.161    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/C_10
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.124     8.285 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/Q_i_2__24/O
                         net (fo=3, routed)           0.436     8.721    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/C_12
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.845 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/Q_i_2__23/O
                         net (fo=3, routed)           0.449     9.294    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[15].ff/C_14
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.418 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[15].ff/Q_i_2__22/O
                         net (fo=3, routed)           0.420     9.838    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/C_16
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.124     9.962 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/Q_i_2__21/O
                         net (fo=3, routed)           0.446    10.408    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/C_18
    SLICE_X39Y101        LUT5 (Prop_lut5_I2_O)        0.124    10.532 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/Q_i_2__20/O
                         net (fo=3, routed)           0.446    10.978    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/C_20
    SLICE_X39Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.102 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/Q_i_2__19/O
                         net (fo=3, routed)           0.450    11.552    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/C_22
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.676 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/Q_i_2__18/O
                         net (fo=3, routed)           0.413    12.089    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/C_24
    SLICE_X37Y100        LUT5 (Prop_lut5_I2_O)        0.124    12.213 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/Q_i_2__17/O
                         net (fo=3, routed)           0.660    12.873    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[27].ff/C_26
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.124    12.997 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[27].ff/Q_i_2__16/O
                         net (fo=3, routed)           0.446    13.443    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/C_28
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.124    13.567 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/Q_i_2__15/O
                         net (fo=3, routed)           0.484    14.050    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/C_30
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.174 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/Q_i_2__14/O
                         net (fo=3, routed)           0.530    14.704    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[33].ff/C_32
    SLICE_X34Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.828 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[33].ff/Q_i_2__13/O
                         net (fo=3, routed)           0.472    15.300    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[35].ff/C_34
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.124    15.424 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[35].ff/Q_i_2__12/O
                         net (fo=3, routed)           0.445    15.869    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[37].ff/C_36
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.124    15.993 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[37].ff/Q_i_2__11/O
                         net (fo=3, routed)           0.668    16.661    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/C_38
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.124    16.785 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/Q_i_2__10/O
                         net (fo=3, routed)           0.622    17.407    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/C_40
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.124    17.531 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/Q_i_2__9/O
                         net (fo=3, routed)           0.446    17.976    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/C_42
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.124    18.100 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/Q_i_2__8/O
                         net (fo=3, routed)           0.444    18.544    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/C_44
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.124    18.668 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/Q_i_2__7/O
                         net (fo=3, routed)           0.444    19.112    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/C_46
    SLICE_X37Y98         LUT5 (Prop_lut5_I2_O)        0.124    19.236 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/Q_i_2__6/O
                         net (fo=3, routed)           0.289    19.525    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/C_48
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124    19.649 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/Q_i_2__5/O
                         net (fo=3, routed)           0.458    20.107    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/C_50
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.124    20.231 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/Q_i_2__4/O
                         net (fo=3, routed)           0.556    20.788    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/C_52
    SLICE_X35Y100        LUT5 (Prop_lut5_I2_O)        0.124    20.912 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_i_2__3/O
                         net (fo=3, routed)           0.530    21.442    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/C_54
    SLICE_X34Y100        LUT5 (Prop_lut5_I2_O)        0.124    21.566 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/Q_i_2__2/O
                         net (fo=3, routed)           0.439    22.005    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/C_56
    SLICE_X32Y100        LUT5 (Prop_lut5_I2_O)        0.124    22.129 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/Q_i_2__1/O
                         net (fo=3, routed)           0.317    22.446    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/C_58
    SLICE_X33Y100        LUT5 (Prop_lut5_I2_O)        0.124    22.570 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/Q_i_2__0/O
                         net (fo=3, routed)           0.568    23.138    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/C_60
    SLICE_X33Y99         LUT3 (Prop_lut3_I0_O)        0.124    23.262 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/Q_i_2/O
                         net (fo=1, routed)           0.343    23.605    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[62].ff/C_61
    SLICE_X33Y98         LUT5 (Prop_lut5_I2_O)        0.124    23.729 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[62].ff/Q_i_1__63/O
                         net (fo=1, routed)           0.000    23.729    Lab_3_i/Multiplication_0/U0/MyProduct/ff/Din_reg
    SLICE_X33Y98         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         3.920    23.920    Lab_3_i/Multiplication_0/U0/MyProduct/ff/clk
    SLICE_X33Y98         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/ff/Q_reg/C
                         clock pessimism              0.402    24.322    
                         clock uncertainty           -0.302    24.020    
    SLICE_X33Y98         FDCE (Setup_fdce_C_D)        0.029    24.049    Lab_3_i/Multiplication_0/U0/MyProduct/ff/Q_reg
  -------------------------------------------------------------------
                         required time                         24.049    
                         arrival time                         -23.729    
  -------------------------------------------------------------------
                         slack                                  0.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[19].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.539%)  route 0.232ns (55.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         0.942     0.942    Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[19].ff/clk
    SLICE_X41Y99         FDRE                                         r  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[19].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     1.083 r  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[19].ff/Q_reg/Q
                         net (fo=4, routed)           0.232     1.315    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/multnd_out[2]
    SLICE_X37Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.360 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[17].ff/Q_i_1__19/O
                         net (fo=1, routed)           0.000     1.360    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/generateFlipflops[19].Din_reg
    SLICE_X37Y99         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.208     1.208    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/clk
    SLICE_X37Y99         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/Q_reg/C
                         clock pessimism             -0.078     1.130    
    SLICE_X37Y99         FDCE (Hold_fdce_C_D)         0.091     1.221    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[8].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.185ns (18.305%)  route 0.826ns (81.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         0.958     0.958    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/clk
    SLICE_X37Y98         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.141     1.099 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/Q_reg/Q
                         net (fo=4, routed)           0.646     1.745    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/Q_reg_0[0]
    SLICE_X37Y96         LUT5 (Prop_lut5_I0_O)        0.044     1.789 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[7].ff/Q_i_1__8/O
                         net (fo=1, routed)           0.179     1.969    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[8].ff/generateFlipflops[8].Din_reg
    SLICE_X37Y96         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[8].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.908     1.908    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[8].ff/clk
    SLICE_X37Y96         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[8].ff/Q_reg/C
                         clock pessimism             -0.092     1.816    
    SLICE_X37Y96         FDCE (Hold_fdce_C_D)        -0.001     1.815    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[8].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[30].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.292ns (22.282%)  route 1.018ns (77.718%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.170     1.170    Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[30].ff/clk
    SLICE_X38Y98         FDRE                                         r  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[30].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.148     1.318 r  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[30].ff/Q_reg/Q
                         net (fo=3, routed)           0.550     1.867    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/multnd_out[1]
    SLICE_X37Y95         LUT5 (Prop_lut5_I3_O)        0.099     1.966 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/Q_i_2__15/O
                         net (fo=3, routed)           0.469     2.435    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/C_30
    SLICE_X33Y97         LUT3 (Prop_lut3_I0_O)        0.045     2.480 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[29].ff/Q_i_1__31/O
                         net (fo=1, routed)           0.000     2.480    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/generateFlipflops[31].Din_reg
    SLICE_X33Y97         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         2.313     2.313    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/clk
    SLICE_X33Y97         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/Q_reg/C
                         clock pessimism             -0.078     2.235    
    SLICE_X33Y97         FDCE (Hold_fdce_C_D)         0.091     2.326    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[45].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.226ns (58.452%)  route 0.161ns (41.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.170     1.170    Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[45].ff/clk
    SLICE_X39Y98         FDRE                                         r  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[45].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.128     1.298 r  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[45].ff/Q_reg/Q
                         net (fo=4, routed)           0.161     1.458    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/multnd_out[2]
    SLICE_X36Y97         LUT3 (Prop_lut3_I1_O)        0.098     1.556 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[43].ff/Q_i_1__45/O
                         net (fo=1, routed)           0.000     1.556    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/generateFlipflops[45].Din_reg
    SLICE_X36Y97         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.329     1.329    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/clk
    SLICE_X36Y97         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/Q_reg/C
                         clock pessimism             -0.078     1.251    
    SLICE_X36Y97         FDCE (Hold_fdce_C_D)         0.121     1.372    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[45].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[39].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.231ns (28.942%)  route 0.567ns (71.058%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.114     1.114    Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[39].ff/clk
    SLICE_X40Y97         FDRE                                         r  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[39].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141     1.255 r  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[39].ff/Q_reg/Q
                         net (fo=4, routed)           0.494     1.750    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/multnd_out[0]
    SLICE_X35Y96         LUT5 (Prop_lut5_I1_O)        0.045     1.795 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/Q_i_2__10/O
                         net (fo=3, routed)           0.073     1.868    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/C_40
    SLICE_X35Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.913 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[39].ff/Q_i_1__41/O
                         net (fo=1, routed)           0.000     1.913    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/generateFlipflops[41].Din_reg
    SLICE_X35Y96         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.744     1.744    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/clk
    SLICE_X35Y96         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/Q_reg/C
                         clock pessimism             -0.138     1.606    
    SLICE_X35Y96         FDCE (Hold_fdce_C_D)         0.092     1.698    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[52].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[61].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.451ns (28.566%)  route 1.128ns (71.434%))
  Logic Levels:           6  (LUT3=1 LUT5=5)
  Clock Path Skew:        1.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         0.942     0.942    Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[52].ff/clk
    SLICE_X41Y99         FDRE                                         r  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[52].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.128     1.070 r  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[52].ff/Q_reg/Q
                         net (fo=3, routed)           0.251     1.321    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/multnd_out[1]
    SLICE_X37Y99         LUT5 (Prop_lut5_I3_O)        0.098     1.419 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/Q_i_2__4/O
                         net (fo=3, routed)           0.198     1.618    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/C_52
    SLICE_X35Y100        LUT5 (Prop_lut5_I2_O)        0.045     1.663 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_i_2__3/O
                         net (fo=3, routed)           0.172     1.835    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/C_54
    SLICE_X34Y100        LUT5 (Prop_lut5_I2_O)        0.045     1.880 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/Q_i_2__2/O
                         net (fo=3, routed)           0.161     2.041    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/C_56
    SLICE_X32Y100        LUT5 (Prop_lut5_I2_O)        0.045     2.086 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/Q_i_2__1/O
                         net (fo=3, routed)           0.127     2.213    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/C_58
    SLICE_X33Y100        LUT5 (Prop_lut5_I2_O)        0.045     2.258 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/Q_i_2__0/O
                         net (fo=3, routed)           0.218     2.476    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/C_60
    SLICE_X33Y97         LUT3 (Prop_lut3_I0_O)        0.045     2.521 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/Q_i_1__61/O
                         net (fo=1, routed)           0.000     2.521    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[61].ff/generateFlipflops[61].Din_reg
    SLICE_X33Y97         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[61].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         2.313     2.313    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[61].ff/clk
    SLICE_X33Y97         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[61].ff/Q_reg/C
                         clock pessimism             -0.102     2.211    
    SLICE_X33Y97         FDCE (Hold_fdce_C_D)         0.092     2.303    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[61].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[21].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.185%)  route 0.328ns (63.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         0.942     0.942    Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[21].ff/clk
    SLICE_X41Y99         FDRE                                         r  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[21].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     1.083 r  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[21].ff/Q_reg/Q
                         net (fo=4, routed)           0.328     1.411    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/multnd_out[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.456 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[19].ff/Q_i_1__21/O
                         net (fo=1, routed)           0.000     1.456    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/generateFlipflops[21].Din_reg
    SLICE_X36Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.180     1.180    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/clk
    SLICE_X36Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/Q_reg/C
                         clock pessimism             -0.078     1.102    
    SLICE_X36Y100        FDCE (Hold_fdce_C_D)         0.121     1.223    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[21].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[32].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[32].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.186ns (28.587%)  route 0.465ns (71.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.306     1.306    Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[32].ff/clk
    SLICE_X40Y95         FDRE                                         r  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[32].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.447 r  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[32].ff/Q_reg/Q
                         net (fo=3, routed)           0.465     1.911    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/multnd_out[1]
    SLICE_X34Y96         LUT5 (Prop_lut5_I3_O)        0.045     1.956 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/Q_i_1__32/O
                         net (fo=1, routed)           0.000     1.956    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[32].ff/generateFlipflops[32].Din_reg
    SLICE_X34Y96         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[32].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.744     1.744    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[32].ff/clk
    SLICE_X34Y96         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[32].ff/Q_reg/C
                         clock pessimism             -0.158     1.586    
    SLICE_X34Y96         FDCE (Hold_fdce_C_D)         0.120     1.706    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[32].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.569%)  route 0.189ns (47.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         0.958     0.958    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/clk
    SLICE_X36Y98         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.164     1.122 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/Q_reg/Q
                         net (fo=4, routed)           0.189     1.311    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/R[1]
    SLICE_X36Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.356 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[11].ff/Q_i_1__13/O
                         net (fo=1, routed)           0.000     1.356    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/generateFlipflops[13].Din_reg
    SLICE_X36Y98         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.083     1.083    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/clk
    SLICE_X36Y98         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/Q_reg/C
                         clock pessimism             -0.125     0.958    
    SLICE_X36Y98         FDCE (Hold_fdce_C_D)         0.120     1.078    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[13].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.569%)  route 0.189ns (47.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.039     1.039    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/clk
    SLICE_X36Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDCE (Prop_fdce_C_Q)         0.164     1.203 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/Q_reg/Q
                         net (fo=4, routed)           0.189     1.391    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/R[1]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.436 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[23].ff/Q_i_1__25/O
                         net (fo=1, routed)           0.000     1.436    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/generateFlipflops[25].Din_reg
    SLICE_X36Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.180     1.180    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/clk
    SLICE_X36Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/Q_reg/C
                         clock pessimism             -0.141     1.039    
    SLICE_X36Y100        FDCE (Hold_fdce_C_D)         0.120     1.159    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[25].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y94  Lab_3_i/Multiplication_0/U0/Multiplicand/ff/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y97  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[10].ff/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y97  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[11].ff/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y97  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[12].ff/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y98  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[13].ff/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y98  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[14].ff/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y98  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[15].ff/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y97  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[63].ff/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y96  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[6].ff/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y96  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[7].ff/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y94  Lab_3_i/Multiplication_0/U0/Multiplicand/ff/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y94  Lab_3_i/Multiplication_0/U0/Multiplicand/ff/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y97  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[10].ff/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y97  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[11].ff/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y97  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[12].ff/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y97  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[63].ff/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y96  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[6].ff/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y96  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[6].ff/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y96  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[7].ff/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y96  Lab_3_i/Multiplication_0/U0/Multiplicand/generateFlipflops[7].ff/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y96  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[34].ff/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y96  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[36].ff/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y96  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[38].ff/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y96  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[40].ff/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y96  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[41].ff/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y96  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[42].ff/Q_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X36Y91  Lab_3_i/Multiplication_0/U0/controlTest/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y91  Lab_3_i/Multiplication_0/U0/controlTest/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y91  Lab_3_i/Multiplication_0/U0/controlTest/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y91  Lab_3_i/Multiplication_0/U0/controlTest/FSM_onehot_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 0.969ns (19.499%)  route 4.000ns (80.501%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -2.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    4.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         4.719     4.719    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/clk
    SLICE_X33Y97         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDCE (Prop_fdce_C_Q)         0.456     5.175 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[31].ff/Q_reg/Q
                         net (fo=4, routed)           1.457     6.632    Lab_3_i/axi_regmap_0/U0/REG2_IN[31]
    SLICE_X34Y98         LUT2 (Prop_lut2_I0_O)        0.153     6.785 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.961     7.745    Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[31]_INST_0_i_1_n_0
    SLICE_X33Y98         LUT3 (Prop_lut3_I2_O)        0.360     8.105 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[31]_INST_0/O
                         net (fo=1, routed)           1.583     9.688    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X32Y98         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y98         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -0.337    12.322    
    SLICE_X32Y98         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.278    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[30].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 0.934ns (21.581%)  route 3.394ns (78.419%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         4.260     4.260    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[30].ff/clk
    SLICE_X35Y97         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[30].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.456     4.716 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[30].ff/Q_reg/Q
                         net (fo=3, routed)           0.960     5.676    Lab_3_i/axi_regmap_0/U0/REG2_IN[30]
    SLICE_X33Y99         LUT2 (Prop_lut2_I0_O)        0.152     5.828 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[30]_INST_0_i_1/O
                         net (fo=1, routed)           1.071     6.899    Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[30]_INST_0_i_1_n_0
    SLICE_X35Y94         LUT3 (Prop_lut3_I2_O)        0.326     7.225 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[30]_INST_0/O
                         net (fo=1, routed)           1.363     8.588    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X34Y98         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.481    12.660    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism              0.000    12.660    
                         clock uncertainty           -0.337    12.323    
    SLICE_X34Y98         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.293    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.608ns (16.092%)  route 3.170ns (83.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         4.552     4.552    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/clk
    SLICE_X35Y98         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.456     5.008 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[51].ff/Q_reg/Q
                         net (fo=4, routed)           1.649     6.656    Lab_3_i/axi_regmap_0/U0/REG3_IN[19]
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.152     6.808 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[19]_INST_0/O
                         net (fo=1, routed)           1.521     8.330    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X32Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -0.337    12.322    
    SLICE_X32Y97         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.232    12.090    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         12.090    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 Lab_3_i/Multiplication_0/U0/controlTest/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.842ns (20.488%)  route 3.268ns (79.512%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -1.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    4.392ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         4.392     4.392    Lab_3_i/Multiplication_0/U0/controlTest/clk
    SLICE_X35Y91         FDCE                                         r  Lab_3_i/Multiplication_0/U0/controlTest/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.419     4.811 r  Lab_3_i/Multiplication_0/U0/controlTest/FSM_onehot_state_reg[6]/Q
                         net (fo=2, routed)           1.604     6.414    Lab_3_i/axi_regmap_0/U0/REG5_IN[0]
    SLICE_X35Y91         LUT5 (Prop_lut5_I0_O)        0.299     6.713 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.745     7.458    Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0_i_2_n_0
    SLICE_X35Y92         LUT2 (Prop_lut2_I1_O)        0.124     7.582 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0/O
                         net (fo=1, routed)           0.919     8.501    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X34Y91         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.479    12.658    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism              0.000    12.658    
                         clock uncertainty           -0.337    12.321    
    SLICE_X34Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.277    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.817ns  (required time - arrival time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[4].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.025ns (21.907%)  route 3.654ns (78.093%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         3.762     3.762    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[4].ff/clk
    SLICE_X36Y94         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[4].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.518     4.280 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[4].ff/Q_reg/Q
                         net (fo=3, routed)           1.205     5.485    Lab_3_i/axi_regmap_0/U0/REG2_IN[4]
    SLICE_X37Y97         LUT2 (Prop_lut2_I0_O)        0.150     5.635 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.318     6.953    Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[4]_INST_0_i_1_n_0
    SLICE_X33Y98         LUT3 (Prop_lut3_I2_O)        0.357     7.310 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[4]_INST_0/O
                         net (fo=1, routed)           1.131     8.441    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X32Y100        SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.654    12.833    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y100        SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism              0.000    12.833    
                         clock uncertainty           -0.337    12.496    
    SLICE_X32Y100        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.238    12.258    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  3.817    

Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.580ns (15.346%)  route 3.199ns (84.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    4.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         4.719     4.719    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/clk
    SLICE_X33Y97         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDCE (Prop_fdce_C_Q)         0.456     5.175 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[47].ff/Q_reg/Q
                         net (fo=4, routed)           1.586     6.760    Lab_3_i/axi_regmap_0/U0/REG3_IN[15]
    SLICE_X33Y98         LUT3 (Prop_lut3_I0_O)        0.124     6.884 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[15]_INST_0/O
                         net (fo=1, routed)           1.614     8.498    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X30Y94         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism              0.000    12.704    
                         clock uncertainty           -0.337    12.367    
    SLICE_X30Y94         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.348    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[6].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.869ns (19.961%)  route 3.485ns (80.039%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -1.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         3.869     3.869    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[6].ff/clk
    SLICE_X37Y96         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[6].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.419     4.288 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[6].ff/Q_reg/Q
                         net (fo=3, routed)           1.194     5.482    Lab_3_i/axi_regmap_0/U0/REG2_IN[6]
    SLICE_X32Y99         LUT2 (Prop_lut2_I0_O)        0.297     5.779 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.879     6.658    Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[6]_INST_0_i_1_n_0
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.153     6.811 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[6]_INST_0/O
                         net (fo=1, routed)           1.412     8.223    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X32Y91         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.478    12.657    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y91         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.337    12.320    
    SLICE_X32Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.222    12.098    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 1.131ns (24.533%)  route 3.479ns (75.467%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -1.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         3.762     3.762    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/clk
    SLICE_X36Y94         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.478     4.240 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/Q
                         net (fo=4, routed)           1.221     5.461    Lab_3_i/axi_regmap_0/U0/REG2_IN[1]
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.321     5.782 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.692     6.474    Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[1]_INST_0_i_1_n_0
    SLICE_X33Y98         LUT3 (Prop_lut3_I2_O)        0.332     6.806 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[1]_INST_0/O
                         net (fo=1, routed)           1.567     8.372    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X34Y91         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.479    12.658    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism              0.000    12.658    
                         clock uncertainty           -0.337    12.321    
    SLICE_X34Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.291    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         12.291    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.605ns (16.873%)  route 2.981ns (83.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         4.552     4.552    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/clk
    SLICE_X35Y98         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.456     5.008 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[49].ff/Q_reg/Q
                         net (fo=4, routed)           1.562     6.570    Lab_3_i/axi_regmap_0/U0/REG3_IN[17]
    SLICE_X35Y97         LUT3 (Prop_lut3_I0_O)        0.149     6.719 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[17]_INST_0/O
                         net (fo=1, routed)           1.418     8.137    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X32Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -0.337    12.322    
    SLICE_X32Y97         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.252    12.070    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[50].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.746ns (20.983%)  route 2.809ns (79.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         4.552     4.552    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[50].ff/clk
    SLICE_X35Y98         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[50].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.419     4.971 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[50].ff/Q_reg/Q
                         net (fo=3, routed)           1.669     6.639    Lab_3_i/axi_regmap_0/U0/REG3_IN[18]
    SLICE_X33Y98         LUT3 (Prop_lut3_I0_O)        0.327     6.966 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[18]_INST_0/O
                         net (fo=1, routed)           1.141     8.107    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X34Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.481    12.660    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism              0.000    12.660    
                         clock uncertainty           -0.337    12.323    
    SLICE_X34Y97         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.252    12.071    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                  3.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[54].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.225ns (17.249%)  route 1.079ns (82.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         0.600     0.600    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[54].ff/clk
    SLICE_X35Y99         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[54].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.128     0.728 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[54].ff/Q_reg/Q
                         net (fo=3, routed)           0.661     1.390    Lab_3_i/axi_regmap_0/U0/REG3_IN[22]
    SLICE_X35Y95         LUT3 (Prop_lut3_I0_O)        0.097     1.487 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[22]_INST_0/O
                         net (fo=1, routed)           0.418     1.905    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X34Y94         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.825     1.191    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.337     1.528    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.053     1.581    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.183ns (13.019%)  route 1.223ns (86.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         0.600     0.600    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/clk
    SLICE_X35Y99         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     0.741 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/Q_reg/Q
                         net (fo=4, routed)           0.639     1.380    Lab_3_i/axi_regmap_0/U0/REG3_IN[23]
    SLICE_X33Y97         LUT3 (Prop_lut3_I0_O)        0.042     1.422 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[23]_INST_0/O
                         net (fo=1, routed)           0.584     2.006    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X34Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.826     1.192    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.337     1.529    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118     1.647    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[62].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.186ns (13.004%)  route 1.244ns (86.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         0.583     0.583    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[62].ff/clk
    SLICE_X33Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[62].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.141     0.724 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[62].ff/Q_reg/Q
                         net (fo=3, routed)           0.629     1.353    Lab_3_i/axi_regmap_0/U0/REG3_IN[30]
    SLICE_X35Y94         LUT3 (Prop_lut3_I0_O)        0.045     1.398 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[30]_INST_0/O
                         net (fo=1, routed)           0.616     2.014    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X34Y98         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.826     1.192    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.337     1.529    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.644    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[60].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.186ns (12.869%)  route 1.259ns (87.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         0.583     0.583    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[60].ff/clk
    SLICE_X33Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[60].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.141     0.724 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[60].ff/Q_reg/Q
                         net (fo=3, routed)           0.673     1.398    Lab_3_i/axi_regmap_0/U0/REG3_IN[28]
    SLICE_X35Y98         LUT3 (Prop_lut3_I0_O)        0.045     1.443 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[28]_INST_0/O
                         net (fo=1, routed)           0.586     2.029    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X34Y98         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.826     1.192    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.337     1.529    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.646    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.209ns (15.440%)  route 1.145ns (84.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         0.600     0.600    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/clk
    SLICE_X34Y99         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164     0.764 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_reg/Q
                         net (fo=4, routed)           0.582     1.346    Lab_3_i/axi_regmap_0/U0/REG3_IN[21]
    SLICE_X34Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.391 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[21]_INST_0/O
                         net (fo=1, routed)           0.563     1.954    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X34Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.826     1.192    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.337     1.529    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.036     1.565    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[52].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.184ns (12.933%)  route 1.239ns (87.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         0.600     0.600    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[52].ff/clk
    SLICE_X35Y99         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[52].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     0.741 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[52].ff/Q_reg/Q
                         net (fo=3, routed)           0.885     1.626    Lab_3_i/axi_regmap_0/U0/REG3_IN[20]
    SLICE_X34Y99         LUT3 (Prop_lut3_I0_O)        0.043     1.669 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[20]_INST_0/O
                         net (fo=1, routed)           0.354     2.023    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X34Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.826     1.192    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.337     1.529    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.047     1.576    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[58].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.247ns (16.688%)  route 1.233ns (83.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         0.706     0.706    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[58].ff/clk
    SLICE_X34Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[58].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.148     0.854 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[58].ff/Q_reg/Q
                         net (fo=3, routed)           0.760     1.613    Lab_3_i/axi_regmap_0/U0/REG3_IN[26]
    SLICE_X34Y99         LUT3 (Prop_lut3_I0_O)        0.099     1.712 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[26]_INST_0/O
                         net (fo=1, routed)           0.474     2.186    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X32Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.826     1.192    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.337     1.529    
    SLICE_X32Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.712    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.209ns (14.143%)  route 1.269ns (85.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         0.706     0.706    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/clk
    SLICE_X34Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.164     0.870 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/Q_reg/Q
                         net (fo=4, routed)           0.465     1.334    Lab_3_i/axi_regmap_0/U0/REG3_IN[25]
    SLICE_X34Y101        LUT3 (Prop_lut3_I0_O)        0.045     1.379 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[25]_INST_0/O
                         net (fo=1, routed)           0.804     2.183    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X32Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.826     1.192    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y97         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.337     1.529    
    SLICE_X32Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.638    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[56].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.209ns (13.899%)  route 1.295ns (86.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         0.706     0.706    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[56].ff/clk
    SLICE_X34Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[56].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.164     0.870 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[56].ff/Q_reg/Q
                         net (fo=3, routed)           0.521     1.390    Lab_3_i/axi_regmap_0/U0/REG3_IN[24]
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.045     1.435 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[24]_INST_0/O
                         net (fo=1, routed)           0.774     2.209    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X32Y98         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.826     1.192    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y98         SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.337     1.529    
    SLICE_X32Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.644    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.209ns (12.469%)  route 1.467ns (87.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         0.706     0.706    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/clk
    SLICE_X34Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.164     0.870 r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/Q_reg/Q
                         net (fo=4, routed)           0.832     1.701    Lab_3_i/axi_regmap_0/U0/REG3_IN[27]
    SLICE_X33Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.746 r  Lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[27]_INST_0/O
                         net (fo=1, routed)           0.635     2.382    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X32Y101        SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.912     1.278    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y101        SRLC32E                                      r  Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism              0.000     1.278    
                         clock uncertainty            0.337     1.615    
    SLICE_X32Y101        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.798    Lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.583    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[52].ff/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.563ns  (logic 0.518ns (14.537%)  route 3.045ns (85.463%))
  Logic Levels:           0  
  Clock Path Skew:        -1.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 12.992 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698    12.992    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518    13.510 f  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/Q
                         net (fo=72, routed)          3.045    16.555    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[52].ff/rst
    SLICE_X35Y99         FDCE                                         f  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[52].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.178    21.178    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[52].ff/clk
    SLICE_X35Y99         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[52].ff/Q_reg/C
                         clock pessimism              0.000    21.178    
                         clock uncertainty           -0.337    20.841    
    SLICE_X35Y99         FDCE (Recov_fdce_C_CLR)     -0.405    20.436    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[52].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         20.436    
                         arrival time                         -16.555    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[54].ff/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.563ns  (logic 0.518ns (14.537%)  route 3.045ns (85.463%))
  Logic Levels:           0  
  Clock Path Skew:        -1.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 12.992 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698    12.992    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518    13.510 f  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/Q
                         net (fo=72, routed)          3.045    16.555    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[54].ff/rst
    SLICE_X35Y99         FDCE                                         f  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[54].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.178    21.178    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[54].ff/clk
    SLICE_X35Y99         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[54].ff/Q_reg/C
                         clock pessimism              0.000    21.178    
                         clock uncertainty           -0.337    20.841    
    SLICE_X35Y99         FDCE (Recov_fdce_C_CLR)     -0.405    20.436    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[54].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         20.436    
                         arrival time                         -16.555    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.563ns  (logic 0.518ns (14.537%)  route 3.045ns (85.463%))
  Logic Levels:           0  
  Clock Path Skew:        -1.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 12.992 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698    12.992    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518    13.510 f  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/Q
                         net (fo=72, routed)          3.045    16.555    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/rst
    SLICE_X35Y99         FDCE                                         f  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.178    21.178    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/clk
    SLICE_X35Y99         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/Q_reg/C
                         clock pessimism              0.000    21.178    
                         clock uncertainty           -0.337    20.841    
    SLICE_X35Y99         FDCE (Recov_fdce_C_CLR)     -0.405    20.436    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[55].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         20.436    
                         arrival time                         -16.555    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.967ns  (required time - arrival time)
  Source:                 Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.563ns  (logic 0.518ns (14.537%)  route 3.045ns (85.463%))
  Logic Levels:           0  
  Clock Path Skew:        -1.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 12.992 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698    12.992    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518    13.510 f  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/Q
                         net (fo=72, routed)          3.045    16.555    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/rst
    SLICE_X34Y99         FDCE                                         f  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.178    21.178    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/clk
    SLICE_X34Y99         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_reg/C
                         clock pessimism              0.000    21.178    
                         clock uncertainty           -0.337    20.841    
    SLICE_X34Y99         FDCE (Recov_fdce_C_CLR)     -0.319    20.522    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[53].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         20.522    
                         arrival time                         -16.555    
  -------------------------------------------------------------------
                         slack                                  3.967    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[60].ff/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.442ns  (logic 0.518ns (15.048%)  route 2.924ns (84.952%))
  Logic Levels:           0  
  Clock Path Skew:        -1.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.181ns = ( 21.181 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 12.992 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698    12.992    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518    13.510 f  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/Q
                         net (fo=72, routed)          2.924    16.434    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[60].ff/rst
    SLICE_X33Y100        FDCE                                         f  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[60].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.181    21.181    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[60].ff/clk
    SLICE_X33Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[60].ff/Q_reg/C
                         clock pessimism              0.000    21.181    
                         clock uncertainty           -0.337    20.844    
    SLICE_X33Y100        FDCE (Recov_fdce_C_CLR)     -0.405    20.439    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[60].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         20.439    
                         arrival time                         -16.434    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[62].ff/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.442ns  (logic 0.518ns (15.048%)  route 2.924ns (84.952%))
  Logic Levels:           0  
  Clock Path Skew:        -1.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.181ns = ( 21.181 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 12.992 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698    12.992    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518    13.510 f  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/Q
                         net (fo=72, routed)          2.924    16.434    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[62].ff/rst
    SLICE_X33Y100        FDCE                                         f  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[62].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.181    21.181    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[62].ff/clk
    SLICE_X33Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[62].ff/Q_reg/C
                         clock pessimism              0.000    21.181    
                         clock uncertainty           -0.337    20.844    
    SLICE_X33Y100        FDCE (Recov_fdce_C_CLR)     -0.405    20.439    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[62].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         20.439    
                         arrival time                         -16.434    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[58].ff/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.255ns  (logic 0.518ns (15.913%)  route 2.737ns (84.087%))
  Logic Levels:           0  
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.449 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 12.992 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698    12.992    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518    13.510 f  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/Q
                         net (fo=72, routed)          2.737    16.247    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[58].ff/rst
    SLICE_X34Y100        FDCE                                         f  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[58].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.449    21.449    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[58].ff/clk
    SLICE_X34Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[58].ff/Q_reg/C
                         clock pessimism              0.000    21.449    
                         clock uncertainty           -0.337    21.111    
    SLICE_X34Y100        FDCE (Recov_fdce_C_CLR)     -0.361    20.750    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[58].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         20.750    
                         arrival time                         -16.247    
  -------------------------------------------------------------------
                         slack                                  4.503    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[56].ff/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.255ns  (logic 0.518ns (15.913%)  route 2.737ns (84.087%))
  Logic Levels:           0  
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.449 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 12.992 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698    12.992    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518    13.510 f  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/Q
                         net (fo=72, routed)          2.737    16.247    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[56].ff/rst
    SLICE_X34Y100        FDCE                                         f  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[56].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.449    21.449    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[56].ff/clk
    SLICE_X34Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[56].ff/Q_reg/C
                         clock pessimism              0.000    21.449    
                         clock uncertainty           -0.337    21.111    
    SLICE_X34Y100        FDCE (Recov_fdce_C_CLR)     -0.319    20.792    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[56].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         20.792    
                         arrival time                         -16.247    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.255ns  (logic 0.518ns (15.913%)  route 2.737ns (84.087%))
  Logic Levels:           0  
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.449 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 12.992 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698    12.992    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518    13.510 f  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/Q
                         net (fo=72, routed)          2.737    16.247    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/rst
    SLICE_X34Y100        FDCE                                         f  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.449    21.449    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/clk
    SLICE_X34Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/Q_reg/C
                         clock pessimism              0.000    21.449    
                         clock uncertainty           -0.337    21.111    
    SLICE_X34Y100        FDCE (Recov_fdce_C_CLR)     -0.319    20.792    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[57].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         20.792    
                         arrival time                         -16.247    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.255ns  (logic 0.518ns (15.913%)  route 2.737ns (84.087%))
  Logic Levels:           0  
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.449 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 12.992 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698    12.992    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518    13.510 f  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/Q
                         net (fo=72, routed)          2.737    16.247    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/rst
    SLICE_X34Y100        FDCE                                         f  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.449    21.449    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/clk
    SLICE_X34Y100        FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/Q_reg/C
                         clock pessimism              0.000    21.449    
                         clock uncertainty           -0.337    21.111    
    SLICE_X34Y100        FDCE (Recov_fdce_C_CLR)     -0.319    20.792    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[59].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         20.792    
                         arrival time                         -16.247    
  -------------------------------------------------------------------
                         slack                                  4.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[2].ff/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.164ns (15.160%)  route 0.918ns (84.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.575     0.911    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     1.075 f  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/Q
                         net (fo=72, routed)          0.918     1.992    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[2].ff/rst
    SLICE_X39Y94         FDCE                                         f  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[2].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.586     1.586    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[2].ff/clk
    SLICE_X39Y94         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[2].ff/Q_reg/C
                         clock pessimism              0.000     1.586    
                         clock uncertainty            0.337     1.923    
    SLICE_X39Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.831    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[2].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.164ns (15.160%)  route 0.918ns (84.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.575     0.911    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     1.075 f  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/Q
                         net (fo=72, routed)          0.918     1.992    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/rst
    SLICE_X39Y94         FDCE                                         f  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.586     1.586    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/clk
    SLICE_X39Y94         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/Q_reg/C
                         clock pessimism              0.000     1.586    
                         clock uncertainty            0.337     1.923    
    SLICE_X39Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.831    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[3].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[0].ff/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.164ns (12.041%)  route 1.198ns (87.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.575     0.911    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     1.075 f  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/Q
                         net (fo=72, routed)          1.198     2.273    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[0].ff/rst
    SLICE_X36Y94         FDCE                                         f  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[0].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.839     1.839    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[0].ff/clk
    SLICE_X36Y94         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[0].ff/Q_reg/C
                         clock pessimism              0.000     1.839    
                         clock uncertainty            0.337     2.177    
    SLICE_X36Y94         FDCE (Remov_fdce_C_CLR)     -0.067     2.110    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[0].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.164ns (12.041%)  route 1.198ns (87.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.575     0.911    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     1.075 f  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/Q
                         net (fo=72, routed)          1.198     2.273    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/rst
    SLICE_X36Y94         FDCE                                         f  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.839     1.839    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/clk
    SLICE_X36Y94         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg/C
                         clock pessimism              0.000     1.839    
                         clock uncertainty            0.337     2.177    
    SLICE_X36Y94         FDCE (Remov_fdce_C_CLR)     -0.067     2.110    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[1].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[4].ff/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.164ns (12.041%)  route 1.198ns (87.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.575     0.911    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     1.075 f  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/Q
                         net (fo=72, routed)          1.198     2.273    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[4].ff/rst
    SLICE_X36Y94         FDCE                                         f  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[4].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.839     1.839    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[4].ff/clk
    SLICE_X36Y94         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[4].ff/Q_reg/C
                         clock pessimism              0.000     1.839    
                         clock uncertainty            0.337     2.177    
    SLICE_X36Y94         FDCE (Remov_fdce_C_CLR)     -0.067     2.110    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[4].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[32].ff/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.164ns (12.701%)  route 1.127ns (87.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.575     0.911    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     1.075 f  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/Q
                         net (fo=72, routed)          1.127     2.202    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[32].ff/rst
    SLICE_X34Y96         FDCE                                         f  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[32].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.744     1.744    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[32].ff/clk
    SLICE_X34Y96         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[32].ff/Q_reg/C
                         clock pessimism              0.000     1.744    
                         clock uncertainty            0.337     2.082    
    SLICE_X34Y96         FDCE (Remov_fdce_C_CLR)     -0.067     2.015    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[32].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[34].ff/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.164ns (12.701%)  route 1.127ns (87.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.575     0.911    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     1.075 f  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/Q
                         net (fo=72, routed)          1.127     2.202    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[34].ff/rst
    SLICE_X34Y96         FDCE                                         f  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[34].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.744     1.744    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[34].ff/clk
    SLICE_X34Y96         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[34].ff/Q_reg/C
                         clock pessimism              0.000     1.744    
                         clock uncertainty            0.337     2.082    
    SLICE_X34Y96         FDCE (Remov_fdce_C_CLR)     -0.067     2.015    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[34].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[36].ff/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.164ns (12.701%)  route 1.127ns (87.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.575     0.911    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     1.075 f  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/Q
                         net (fo=72, routed)          1.127     2.202    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[36].ff/rst
    SLICE_X34Y96         FDCE                                         f  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[36].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.744     1.744    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[36].ff/clk
    SLICE_X34Y96         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[36].ff/Q_reg/C
                         clock pessimism              0.000     1.744    
                         clock uncertainty            0.337     2.082    
    SLICE_X34Y96         FDCE (Remov_fdce_C_CLR)     -0.067     2.015    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[36].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[38].ff/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.164ns (12.701%)  route 1.127ns (87.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.575     0.911    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     1.075 f  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/Q
                         net (fo=72, routed)          1.127     2.202    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[38].ff/rst
    SLICE_X34Y96         FDCE                                         f  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[38].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.744     1.744    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[38].ff/clk
    SLICE_X34Y96         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[38].ff/Q_reg/C
                         clock pessimism              0.000     1.744    
                         clock uncertainty            0.337     2.082    
    SLICE_X34Y96         FDCE (Remov_fdce_C_CLR)     -0.067     2.015    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[38].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[6].ff/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.164ns (11.329%)  route 1.284ns (88.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.575     0.911    Lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     1.075 f  Lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/Q
                         net (fo=72, routed)          1.284     2.358    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[6].ff/rst
    SLICE_X37Y96         FDCE                                         f  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[6].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=167, routed)         1.908     1.908    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[6].ff/clk
    SLICE_X37Y96         FDCE                                         r  Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[6].ff/Q_reg/C
                         clock pessimism              0.000     1.908    
                         clock uncertainty            0.337     2.246    
    SLICE_X37Y96         FDCE (Remov_fdce_C_CLR)     -0.092     2.154    Lab_3_i/Multiplication_0/U0/MyProduct/generateFlipflops[6].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.205    





