$date
	Tue Apr 29 21:05:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_test $end
$var wire 1 ! clk $end
$var wire 1 " rst_n $end
$var wire 1 # tcp_byte_valid_in $end
$var wire 8 $ tcp_payload_in [7:0] $end
$var wire 1 % start_flag $end
$var wire 1 & payload_valid_out $end
$var wire 8 ' payload_out [7:0] $end
$scope module u_header_parser $end
$var wire 1 ! clk $end
$var wire 1 " rst_n $end
$var wire 1 # tcp_byte_valid_in $end
$var wire 8 ( tcp_payload_in [7:0] $end
$var reg 2 ) next_state [1:0] $end
$var reg 8 * payload_out [7:0] $end
$var reg 1 & payload_valid_out $end
$var reg 1 % start_flag $end
$var reg 2 + state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b0 *
b0 )
bz (
b0 '
0&
0%
bz $
z#
0"
1!
$end
#5000
0!
#10000
1"
1!
#15000
0!
#20000
b1 )
b101010 $
b101010 (
1#
1!
#25000
0!
#30000
1%
1&
b101010 '
b101010 *
b1 +
1!
#35000
0!
#40000
1&
0%
1!
#45000
0!
#50000
1&
1!
#50001
