
Chain_Uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08002000  08002000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000076f8  080020c0  080020c0  000010c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000258  080097b8  080097b8  000087b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a10  08009a10  00009174  2**0
                  CONTENTS
  4 .ARM          00000000  08009a10  08009a10  00009174  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009a10  08009a10  00009174  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a10  08009a10  00008a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009a14  08009a14  00008a14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  200000c0  08009a18  000090c0  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          000014fc  20000174  08009acc  00009174  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001670  08009acc  00009670  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009174  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ee95  00000000  00000000  0000919c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000052bc  00000000  00000000  00028031  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000a82d  00000000  00000000  0002d2ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001138  00000000  00000000  00037b20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e8d  00000000  00000000  00038c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001cb0d  00000000  00000000  00039ae5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000223b8  00000000  00000000  000565f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009f049  00000000  00000000  000789aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001179f3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003040  00000000  00000000  00117a38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005c  00000000  00000000  0011aa78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080020c0 <__do_global_dtors_aux>:
 80020c0:	b510      	push	{r4, lr}
 80020c2:	4c06      	ldr	r4, [pc, #24]	@ (80020dc <__do_global_dtors_aux+0x1c>)
 80020c4:	7823      	ldrb	r3, [r4, #0]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d107      	bne.n	80020da <__do_global_dtors_aux+0x1a>
 80020ca:	4b05      	ldr	r3, [pc, #20]	@ (80020e0 <__do_global_dtors_aux+0x20>)
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d002      	beq.n	80020d6 <__do_global_dtors_aux+0x16>
 80020d0:	4804      	ldr	r0, [pc, #16]	@ (80020e4 <__do_global_dtors_aux+0x24>)
 80020d2:	e000      	b.n	80020d6 <__do_global_dtors_aux+0x16>
 80020d4:	bf00      	nop
 80020d6:	2301      	movs	r3, #1
 80020d8:	7023      	strb	r3, [r4, #0]
 80020da:	bd10      	pop	{r4, pc}
 80020dc:	20000174 	.word	0x20000174
 80020e0:	00000000 	.word	0x00000000
 80020e4:	08009790 	.word	0x08009790

080020e8 <frame_dummy>:
 80020e8:	4b04      	ldr	r3, [pc, #16]	@ (80020fc <frame_dummy+0x14>)
 80020ea:	b510      	push	{r4, lr}
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d003      	beq.n	80020f8 <frame_dummy+0x10>
 80020f0:	4903      	ldr	r1, [pc, #12]	@ (8002100 <frame_dummy+0x18>)
 80020f2:	4804      	ldr	r0, [pc, #16]	@ (8002104 <frame_dummy+0x1c>)
 80020f4:	e000      	b.n	80020f8 <frame_dummy+0x10>
 80020f6:	bf00      	nop
 80020f8:	bd10      	pop	{r4, pc}
 80020fa:	46c0      	nop			@ (mov r8, r8)
 80020fc:	00000000 	.word	0x00000000
 8002100:	20000178 	.word	0x20000178
 8002104:	08009790 	.word	0x08009790

08002108 <__udivsi3>:
 8002108:	2200      	movs	r2, #0
 800210a:	0843      	lsrs	r3, r0, #1
 800210c:	428b      	cmp	r3, r1
 800210e:	d374      	bcc.n	80021fa <__udivsi3+0xf2>
 8002110:	0903      	lsrs	r3, r0, #4
 8002112:	428b      	cmp	r3, r1
 8002114:	d35f      	bcc.n	80021d6 <__udivsi3+0xce>
 8002116:	0a03      	lsrs	r3, r0, #8
 8002118:	428b      	cmp	r3, r1
 800211a:	d344      	bcc.n	80021a6 <__udivsi3+0x9e>
 800211c:	0b03      	lsrs	r3, r0, #12
 800211e:	428b      	cmp	r3, r1
 8002120:	d328      	bcc.n	8002174 <__udivsi3+0x6c>
 8002122:	0c03      	lsrs	r3, r0, #16
 8002124:	428b      	cmp	r3, r1
 8002126:	d30d      	bcc.n	8002144 <__udivsi3+0x3c>
 8002128:	22ff      	movs	r2, #255	@ 0xff
 800212a:	0209      	lsls	r1, r1, #8
 800212c:	ba12      	rev	r2, r2
 800212e:	0c03      	lsrs	r3, r0, #16
 8002130:	428b      	cmp	r3, r1
 8002132:	d302      	bcc.n	800213a <__udivsi3+0x32>
 8002134:	1212      	asrs	r2, r2, #8
 8002136:	0209      	lsls	r1, r1, #8
 8002138:	d065      	beq.n	8002206 <__udivsi3+0xfe>
 800213a:	0b03      	lsrs	r3, r0, #12
 800213c:	428b      	cmp	r3, r1
 800213e:	d319      	bcc.n	8002174 <__udivsi3+0x6c>
 8002140:	e000      	b.n	8002144 <__udivsi3+0x3c>
 8002142:	0a09      	lsrs	r1, r1, #8
 8002144:	0bc3      	lsrs	r3, r0, #15
 8002146:	428b      	cmp	r3, r1
 8002148:	d301      	bcc.n	800214e <__udivsi3+0x46>
 800214a:	03cb      	lsls	r3, r1, #15
 800214c:	1ac0      	subs	r0, r0, r3
 800214e:	4152      	adcs	r2, r2
 8002150:	0b83      	lsrs	r3, r0, #14
 8002152:	428b      	cmp	r3, r1
 8002154:	d301      	bcc.n	800215a <__udivsi3+0x52>
 8002156:	038b      	lsls	r3, r1, #14
 8002158:	1ac0      	subs	r0, r0, r3
 800215a:	4152      	adcs	r2, r2
 800215c:	0b43      	lsrs	r3, r0, #13
 800215e:	428b      	cmp	r3, r1
 8002160:	d301      	bcc.n	8002166 <__udivsi3+0x5e>
 8002162:	034b      	lsls	r3, r1, #13
 8002164:	1ac0      	subs	r0, r0, r3
 8002166:	4152      	adcs	r2, r2
 8002168:	0b03      	lsrs	r3, r0, #12
 800216a:	428b      	cmp	r3, r1
 800216c:	d301      	bcc.n	8002172 <__udivsi3+0x6a>
 800216e:	030b      	lsls	r3, r1, #12
 8002170:	1ac0      	subs	r0, r0, r3
 8002172:	4152      	adcs	r2, r2
 8002174:	0ac3      	lsrs	r3, r0, #11
 8002176:	428b      	cmp	r3, r1
 8002178:	d301      	bcc.n	800217e <__udivsi3+0x76>
 800217a:	02cb      	lsls	r3, r1, #11
 800217c:	1ac0      	subs	r0, r0, r3
 800217e:	4152      	adcs	r2, r2
 8002180:	0a83      	lsrs	r3, r0, #10
 8002182:	428b      	cmp	r3, r1
 8002184:	d301      	bcc.n	800218a <__udivsi3+0x82>
 8002186:	028b      	lsls	r3, r1, #10
 8002188:	1ac0      	subs	r0, r0, r3
 800218a:	4152      	adcs	r2, r2
 800218c:	0a43      	lsrs	r3, r0, #9
 800218e:	428b      	cmp	r3, r1
 8002190:	d301      	bcc.n	8002196 <__udivsi3+0x8e>
 8002192:	024b      	lsls	r3, r1, #9
 8002194:	1ac0      	subs	r0, r0, r3
 8002196:	4152      	adcs	r2, r2
 8002198:	0a03      	lsrs	r3, r0, #8
 800219a:	428b      	cmp	r3, r1
 800219c:	d301      	bcc.n	80021a2 <__udivsi3+0x9a>
 800219e:	020b      	lsls	r3, r1, #8
 80021a0:	1ac0      	subs	r0, r0, r3
 80021a2:	4152      	adcs	r2, r2
 80021a4:	d2cd      	bcs.n	8002142 <__udivsi3+0x3a>
 80021a6:	09c3      	lsrs	r3, r0, #7
 80021a8:	428b      	cmp	r3, r1
 80021aa:	d301      	bcc.n	80021b0 <__udivsi3+0xa8>
 80021ac:	01cb      	lsls	r3, r1, #7
 80021ae:	1ac0      	subs	r0, r0, r3
 80021b0:	4152      	adcs	r2, r2
 80021b2:	0983      	lsrs	r3, r0, #6
 80021b4:	428b      	cmp	r3, r1
 80021b6:	d301      	bcc.n	80021bc <__udivsi3+0xb4>
 80021b8:	018b      	lsls	r3, r1, #6
 80021ba:	1ac0      	subs	r0, r0, r3
 80021bc:	4152      	adcs	r2, r2
 80021be:	0943      	lsrs	r3, r0, #5
 80021c0:	428b      	cmp	r3, r1
 80021c2:	d301      	bcc.n	80021c8 <__udivsi3+0xc0>
 80021c4:	014b      	lsls	r3, r1, #5
 80021c6:	1ac0      	subs	r0, r0, r3
 80021c8:	4152      	adcs	r2, r2
 80021ca:	0903      	lsrs	r3, r0, #4
 80021cc:	428b      	cmp	r3, r1
 80021ce:	d301      	bcc.n	80021d4 <__udivsi3+0xcc>
 80021d0:	010b      	lsls	r3, r1, #4
 80021d2:	1ac0      	subs	r0, r0, r3
 80021d4:	4152      	adcs	r2, r2
 80021d6:	08c3      	lsrs	r3, r0, #3
 80021d8:	428b      	cmp	r3, r1
 80021da:	d301      	bcc.n	80021e0 <__udivsi3+0xd8>
 80021dc:	00cb      	lsls	r3, r1, #3
 80021de:	1ac0      	subs	r0, r0, r3
 80021e0:	4152      	adcs	r2, r2
 80021e2:	0883      	lsrs	r3, r0, #2
 80021e4:	428b      	cmp	r3, r1
 80021e6:	d301      	bcc.n	80021ec <__udivsi3+0xe4>
 80021e8:	008b      	lsls	r3, r1, #2
 80021ea:	1ac0      	subs	r0, r0, r3
 80021ec:	4152      	adcs	r2, r2
 80021ee:	0843      	lsrs	r3, r0, #1
 80021f0:	428b      	cmp	r3, r1
 80021f2:	d301      	bcc.n	80021f8 <__udivsi3+0xf0>
 80021f4:	004b      	lsls	r3, r1, #1
 80021f6:	1ac0      	subs	r0, r0, r3
 80021f8:	4152      	adcs	r2, r2
 80021fa:	1a41      	subs	r1, r0, r1
 80021fc:	d200      	bcs.n	8002200 <__udivsi3+0xf8>
 80021fe:	4601      	mov	r1, r0
 8002200:	4152      	adcs	r2, r2
 8002202:	4610      	mov	r0, r2
 8002204:	4770      	bx	lr
 8002206:	e7ff      	b.n	8002208 <__udivsi3+0x100>
 8002208:	b501      	push	{r0, lr}
 800220a:	2000      	movs	r0, #0
 800220c:	f000 f8f0 	bl	80023f0 <__aeabi_idiv0>
 8002210:	bd02      	pop	{r1, pc}
 8002212:	46c0      	nop			@ (mov r8, r8)

08002214 <__aeabi_uidivmod>:
 8002214:	2900      	cmp	r1, #0
 8002216:	d0f7      	beq.n	8002208 <__udivsi3+0x100>
 8002218:	e776      	b.n	8002108 <__udivsi3>
 800221a:	4770      	bx	lr

0800221c <__divsi3>:
 800221c:	4603      	mov	r3, r0
 800221e:	430b      	orrs	r3, r1
 8002220:	d47f      	bmi.n	8002322 <__divsi3+0x106>
 8002222:	2200      	movs	r2, #0
 8002224:	0843      	lsrs	r3, r0, #1
 8002226:	428b      	cmp	r3, r1
 8002228:	d374      	bcc.n	8002314 <__divsi3+0xf8>
 800222a:	0903      	lsrs	r3, r0, #4
 800222c:	428b      	cmp	r3, r1
 800222e:	d35f      	bcc.n	80022f0 <__divsi3+0xd4>
 8002230:	0a03      	lsrs	r3, r0, #8
 8002232:	428b      	cmp	r3, r1
 8002234:	d344      	bcc.n	80022c0 <__divsi3+0xa4>
 8002236:	0b03      	lsrs	r3, r0, #12
 8002238:	428b      	cmp	r3, r1
 800223a:	d328      	bcc.n	800228e <__divsi3+0x72>
 800223c:	0c03      	lsrs	r3, r0, #16
 800223e:	428b      	cmp	r3, r1
 8002240:	d30d      	bcc.n	800225e <__divsi3+0x42>
 8002242:	22ff      	movs	r2, #255	@ 0xff
 8002244:	0209      	lsls	r1, r1, #8
 8002246:	ba12      	rev	r2, r2
 8002248:	0c03      	lsrs	r3, r0, #16
 800224a:	428b      	cmp	r3, r1
 800224c:	d302      	bcc.n	8002254 <__divsi3+0x38>
 800224e:	1212      	asrs	r2, r2, #8
 8002250:	0209      	lsls	r1, r1, #8
 8002252:	d065      	beq.n	8002320 <__divsi3+0x104>
 8002254:	0b03      	lsrs	r3, r0, #12
 8002256:	428b      	cmp	r3, r1
 8002258:	d319      	bcc.n	800228e <__divsi3+0x72>
 800225a:	e000      	b.n	800225e <__divsi3+0x42>
 800225c:	0a09      	lsrs	r1, r1, #8
 800225e:	0bc3      	lsrs	r3, r0, #15
 8002260:	428b      	cmp	r3, r1
 8002262:	d301      	bcc.n	8002268 <__divsi3+0x4c>
 8002264:	03cb      	lsls	r3, r1, #15
 8002266:	1ac0      	subs	r0, r0, r3
 8002268:	4152      	adcs	r2, r2
 800226a:	0b83      	lsrs	r3, r0, #14
 800226c:	428b      	cmp	r3, r1
 800226e:	d301      	bcc.n	8002274 <__divsi3+0x58>
 8002270:	038b      	lsls	r3, r1, #14
 8002272:	1ac0      	subs	r0, r0, r3
 8002274:	4152      	adcs	r2, r2
 8002276:	0b43      	lsrs	r3, r0, #13
 8002278:	428b      	cmp	r3, r1
 800227a:	d301      	bcc.n	8002280 <__divsi3+0x64>
 800227c:	034b      	lsls	r3, r1, #13
 800227e:	1ac0      	subs	r0, r0, r3
 8002280:	4152      	adcs	r2, r2
 8002282:	0b03      	lsrs	r3, r0, #12
 8002284:	428b      	cmp	r3, r1
 8002286:	d301      	bcc.n	800228c <__divsi3+0x70>
 8002288:	030b      	lsls	r3, r1, #12
 800228a:	1ac0      	subs	r0, r0, r3
 800228c:	4152      	adcs	r2, r2
 800228e:	0ac3      	lsrs	r3, r0, #11
 8002290:	428b      	cmp	r3, r1
 8002292:	d301      	bcc.n	8002298 <__divsi3+0x7c>
 8002294:	02cb      	lsls	r3, r1, #11
 8002296:	1ac0      	subs	r0, r0, r3
 8002298:	4152      	adcs	r2, r2
 800229a:	0a83      	lsrs	r3, r0, #10
 800229c:	428b      	cmp	r3, r1
 800229e:	d301      	bcc.n	80022a4 <__divsi3+0x88>
 80022a0:	028b      	lsls	r3, r1, #10
 80022a2:	1ac0      	subs	r0, r0, r3
 80022a4:	4152      	adcs	r2, r2
 80022a6:	0a43      	lsrs	r3, r0, #9
 80022a8:	428b      	cmp	r3, r1
 80022aa:	d301      	bcc.n	80022b0 <__divsi3+0x94>
 80022ac:	024b      	lsls	r3, r1, #9
 80022ae:	1ac0      	subs	r0, r0, r3
 80022b0:	4152      	adcs	r2, r2
 80022b2:	0a03      	lsrs	r3, r0, #8
 80022b4:	428b      	cmp	r3, r1
 80022b6:	d301      	bcc.n	80022bc <__divsi3+0xa0>
 80022b8:	020b      	lsls	r3, r1, #8
 80022ba:	1ac0      	subs	r0, r0, r3
 80022bc:	4152      	adcs	r2, r2
 80022be:	d2cd      	bcs.n	800225c <__divsi3+0x40>
 80022c0:	09c3      	lsrs	r3, r0, #7
 80022c2:	428b      	cmp	r3, r1
 80022c4:	d301      	bcc.n	80022ca <__divsi3+0xae>
 80022c6:	01cb      	lsls	r3, r1, #7
 80022c8:	1ac0      	subs	r0, r0, r3
 80022ca:	4152      	adcs	r2, r2
 80022cc:	0983      	lsrs	r3, r0, #6
 80022ce:	428b      	cmp	r3, r1
 80022d0:	d301      	bcc.n	80022d6 <__divsi3+0xba>
 80022d2:	018b      	lsls	r3, r1, #6
 80022d4:	1ac0      	subs	r0, r0, r3
 80022d6:	4152      	adcs	r2, r2
 80022d8:	0943      	lsrs	r3, r0, #5
 80022da:	428b      	cmp	r3, r1
 80022dc:	d301      	bcc.n	80022e2 <__divsi3+0xc6>
 80022de:	014b      	lsls	r3, r1, #5
 80022e0:	1ac0      	subs	r0, r0, r3
 80022e2:	4152      	adcs	r2, r2
 80022e4:	0903      	lsrs	r3, r0, #4
 80022e6:	428b      	cmp	r3, r1
 80022e8:	d301      	bcc.n	80022ee <__divsi3+0xd2>
 80022ea:	010b      	lsls	r3, r1, #4
 80022ec:	1ac0      	subs	r0, r0, r3
 80022ee:	4152      	adcs	r2, r2
 80022f0:	08c3      	lsrs	r3, r0, #3
 80022f2:	428b      	cmp	r3, r1
 80022f4:	d301      	bcc.n	80022fa <__divsi3+0xde>
 80022f6:	00cb      	lsls	r3, r1, #3
 80022f8:	1ac0      	subs	r0, r0, r3
 80022fa:	4152      	adcs	r2, r2
 80022fc:	0883      	lsrs	r3, r0, #2
 80022fe:	428b      	cmp	r3, r1
 8002300:	d301      	bcc.n	8002306 <__divsi3+0xea>
 8002302:	008b      	lsls	r3, r1, #2
 8002304:	1ac0      	subs	r0, r0, r3
 8002306:	4152      	adcs	r2, r2
 8002308:	0843      	lsrs	r3, r0, #1
 800230a:	428b      	cmp	r3, r1
 800230c:	d301      	bcc.n	8002312 <__divsi3+0xf6>
 800230e:	004b      	lsls	r3, r1, #1
 8002310:	1ac0      	subs	r0, r0, r3
 8002312:	4152      	adcs	r2, r2
 8002314:	1a41      	subs	r1, r0, r1
 8002316:	d200      	bcs.n	800231a <__divsi3+0xfe>
 8002318:	4601      	mov	r1, r0
 800231a:	4152      	adcs	r2, r2
 800231c:	4610      	mov	r0, r2
 800231e:	4770      	bx	lr
 8002320:	e05d      	b.n	80023de <__divsi3+0x1c2>
 8002322:	0fca      	lsrs	r2, r1, #31
 8002324:	d000      	beq.n	8002328 <__divsi3+0x10c>
 8002326:	4249      	negs	r1, r1
 8002328:	1003      	asrs	r3, r0, #32
 800232a:	d300      	bcc.n	800232e <__divsi3+0x112>
 800232c:	4240      	negs	r0, r0
 800232e:	4053      	eors	r3, r2
 8002330:	2200      	movs	r2, #0
 8002332:	469c      	mov	ip, r3
 8002334:	0903      	lsrs	r3, r0, #4
 8002336:	428b      	cmp	r3, r1
 8002338:	d32d      	bcc.n	8002396 <__divsi3+0x17a>
 800233a:	0a03      	lsrs	r3, r0, #8
 800233c:	428b      	cmp	r3, r1
 800233e:	d312      	bcc.n	8002366 <__divsi3+0x14a>
 8002340:	22fc      	movs	r2, #252	@ 0xfc
 8002342:	0189      	lsls	r1, r1, #6
 8002344:	ba12      	rev	r2, r2
 8002346:	0a03      	lsrs	r3, r0, #8
 8002348:	428b      	cmp	r3, r1
 800234a:	d30c      	bcc.n	8002366 <__divsi3+0x14a>
 800234c:	0189      	lsls	r1, r1, #6
 800234e:	1192      	asrs	r2, r2, #6
 8002350:	428b      	cmp	r3, r1
 8002352:	d308      	bcc.n	8002366 <__divsi3+0x14a>
 8002354:	0189      	lsls	r1, r1, #6
 8002356:	1192      	asrs	r2, r2, #6
 8002358:	428b      	cmp	r3, r1
 800235a:	d304      	bcc.n	8002366 <__divsi3+0x14a>
 800235c:	0189      	lsls	r1, r1, #6
 800235e:	d03a      	beq.n	80023d6 <__divsi3+0x1ba>
 8002360:	1192      	asrs	r2, r2, #6
 8002362:	e000      	b.n	8002366 <__divsi3+0x14a>
 8002364:	0989      	lsrs	r1, r1, #6
 8002366:	09c3      	lsrs	r3, r0, #7
 8002368:	428b      	cmp	r3, r1
 800236a:	d301      	bcc.n	8002370 <__divsi3+0x154>
 800236c:	01cb      	lsls	r3, r1, #7
 800236e:	1ac0      	subs	r0, r0, r3
 8002370:	4152      	adcs	r2, r2
 8002372:	0983      	lsrs	r3, r0, #6
 8002374:	428b      	cmp	r3, r1
 8002376:	d301      	bcc.n	800237c <__divsi3+0x160>
 8002378:	018b      	lsls	r3, r1, #6
 800237a:	1ac0      	subs	r0, r0, r3
 800237c:	4152      	adcs	r2, r2
 800237e:	0943      	lsrs	r3, r0, #5
 8002380:	428b      	cmp	r3, r1
 8002382:	d301      	bcc.n	8002388 <__divsi3+0x16c>
 8002384:	014b      	lsls	r3, r1, #5
 8002386:	1ac0      	subs	r0, r0, r3
 8002388:	4152      	adcs	r2, r2
 800238a:	0903      	lsrs	r3, r0, #4
 800238c:	428b      	cmp	r3, r1
 800238e:	d301      	bcc.n	8002394 <__divsi3+0x178>
 8002390:	010b      	lsls	r3, r1, #4
 8002392:	1ac0      	subs	r0, r0, r3
 8002394:	4152      	adcs	r2, r2
 8002396:	08c3      	lsrs	r3, r0, #3
 8002398:	428b      	cmp	r3, r1
 800239a:	d301      	bcc.n	80023a0 <__divsi3+0x184>
 800239c:	00cb      	lsls	r3, r1, #3
 800239e:	1ac0      	subs	r0, r0, r3
 80023a0:	4152      	adcs	r2, r2
 80023a2:	0883      	lsrs	r3, r0, #2
 80023a4:	428b      	cmp	r3, r1
 80023a6:	d301      	bcc.n	80023ac <__divsi3+0x190>
 80023a8:	008b      	lsls	r3, r1, #2
 80023aa:	1ac0      	subs	r0, r0, r3
 80023ac:	4152      	adcs	r2, r2
 80023ae:	d2d9      	bcs.n	8002364 <__divsi3+0x148>
 80023b0:	0843      	lsrs	r3, r0, #1
 80023b2:	428b      	cmp	r3, r1
 80023b4:	d301      	bcc.n	80023ba <__divsi3+0x19e>
 80023b6:	004b      	lsls	r3, r1, #1
 80023b8:	1ac0      	subs	r0, r0, r3
 80023ba:	4152      	adcs	r2, r2
 80023bc:	1a41      	subs	r1, r0, r1
 80023be:	d200      	bcs.n	80023c2 <__divsi3+0x1a6>
 80023c0:	4601      	mov	r1, r0
 80023c2:	4663      	mov	r3, ip
 80023c4:	4152      	adcs	r2, r2
 80023c6:	105b      	asrs	r3, r3, #1
 80023c8:	4610      	mov	r0, r2
 80023ca:	d301      	bcc.n	80023d0 <__divsi3+0x1b4>
 80023cc:	4240      	negs	r0, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d500      	bpl.n	80023d4 <__divsi3+0x1b8>
 80023d2:	4249      	negs	r1, r1
 80023d4:	4770      	bx	lr
 80023d6:	4663      	mov	r3, ip
 80023d8:	105b      	asrs	r3, r3, #1
 80023da:	d300      	bcc.n	80023de <__divsi3+0x1c2>
 80023dc:	4240      	negs	r0, r0
 80023de:	b501      	push	{r0, lr}
 80023e0:	2000      	movs	r0, #0
 80023e2:	f000 f805 	bl	80023f0 <__aeabi_idiv0>
 80023e6:	bd02      	pop	{r1, pc}

080023e8 <__aeabi_idivmod>:
 80023e8:	2900      	cmp	r1, #0
 80023ea:	d0f8      	beq.n	80023de <__divsi3+0x1c2>
 80023ec:	e716      	b.n	800221c <__divsi3>
 80023ee:	4770      	bx	lr

080023f0 <__aeabi_idiv0>:
 80023f0:	4770      	bx	lr
 80023f2:	46c0      	nop			@ (mov r8, r8)

080023f4 <__aeabi_d2uiz>:
 80023f4:	b570      	push	{r4, r5, r6, lr}
 80023f6:	2200      	movs	r2, #0
 80023f8:	4b0c      	ldr	r3, [pc, #48]	@ (800242c <__aeabi_d2uiz+0x38>)
 80023fa:	0004      	movs	r4, r0
 80023fc:	000d      	movs	r5, r1
 80023fe:	f001 fa33 	bl	8003868 <__aeabi_dcmpge>
 8002402:	2800      	cmp	r0, #0
 8002404:	d104      	bne.n	8002410 <__aeabi_d2uiz+0x1c>
 8002406:	0020      	movs	r0, r4
 8002408:	0029      	movs	r1, r5
 800240a:	f001 f98f 	bl	800372c <__aeabi_d2iz>
 800240e:	bd70      	pop	{r4, r5, r6, pc}
 8002410:	4b06      	ldr	r3, [pc, #24]	@ (800242c <__aeabi_d2uiz+0x38>)
 8002412:	2200      	movs	r2, #0
 8002414:	0020      	movs	r0, r4
 8002416:	0029      	movs	r1, r5
 8002418:	f000 fdec 	bl	8002ff4 <__aeabi_dsub>
 800241c:	f001 f986 	bl	800372c <__aeabi_d2iz>
 8002420:	2380      	movs	r3, #128	@ 0x80
 8002422:	061b      	lsls	r3, r3, #24
 8002424:	469c      	mov	ip, r3
 8002426:	4460      	add	r0, ip
 8002428:	e7f1      	b.n	800240e <__aeabi_d2uiz+0x1a>
 800242a:	46c0      	nop			@ (mov r8, r8)
 800242c:	41e00000 	.word	0x41e00000

08002430 <__aeabi_ddiv>:
 8002430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002432:	46de      	mov	lr, fp
 8002434:	4645      	mov	r5, r8
 8002436:	4657      	mov	r7, sl
 8002438:	464e      	mov	r6, r9
 800243a:	b5e0      	push	{r5, r6, r7, lr}
 800243c:	b087      	sub	sp, #28
 800243e:	9200      	str	r2, [sp, #0]
 8002440:	9301      	str	r3, [sp, #4]
 8002442:	030b      	lsls	r3, r1, #12
 8002444:	0b1b      	lsrs	r3, r3, #12
 8002446:	469b      	mov	fp, r3
 8002448:	0fca      	lsrs	r2, r1, #31
 800244a:	004b      	lsls	r3, r1, #1
 800244c:	0004      	movs	r4, r0
 800244e:	4680      	mov	r8, r0
 8002450:	0d5b      	lsrs	r3, r3, #21
 8002452:	9202      	str	r2, [sp, #8]
 8002454:	d100      	bne.n	8002458 <__aeabi_ddiv+0x28>
 8002456:	e16a      	b.n	800272e <__aeabi_ddiv+0x2fe>
 8002458:	4ad4      	ldr	r2, [pc, #848]	@ (80027ac <__aeabi_ddiv+0x37c>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d100      	bne.n	8002460 <__aeabi_ddiv+0x30>
 800245e:	e18c      	b.n	800277a <__aeabi_ddiv+0x34a>
 8002460:	4659      	mov	r1, fp
 8002462:	0f42      	lsrs	r2, r0, #29
 8002464:	00c9      	lsls	r1, r1, #3
 8002466:	430a      	orrs	r2, r1
 8002468:	2180      	movs	r1, #128	@ 0x80
 800246a:	0409      	lsls	r1, r1, #16
 800246c:	4311      	orrs	r1, r2
 800246e:	00c2      	lsls	r2, r0, #3
 8002470:	4690      	mov	r8, r2
 8002472:	4acf      	ldr	r2, [pc, #828]	@ (80027b0 <__aeabi_ddiv+0x380>)
 8002474:	4689      	mov	r9, r1
 8002476:	4692      	mov	sl, r2
 8002478:	449a      	add	sl, r3
 800247a:	2300      	movs	r3, #0
 800247c:	2400      	movs	r4, #0
 800247e:	9303      	str	r3, [sp, #12]
 8002480:	9e00      	ldr	r6, [sp, #0]
 8002482:	9f01      	ldr	r7, [sp, #4]
 8002484:	033b      	lsls	r3, r7, #12
 8002486:	0b1b      	lsrs	r3, r3, #12
 8002488:	469b      	mov	fp, r3
 800248a:	007b      	lsls	r3, r7, #1
 800248c:	0030      	movs	r0, r6
 800248e:	0d5b      	lsrs	r3, r3, #21
 8002490:	0ffd      	lsrs	r5, r7, #31
 8002492:	2b00      	cmp	r3, #0
 8002494:	d100      	bne.n	8002498 <__aeabi_ddiv+0x68>
 8002496:	e128      	b.n	80026ea <__aeabi_ddiv+0x2ba>
 8002498:	4ac4      	ldr	r2, [pc, #784]	@ (80027ac <__aeabi_ddiv+0x37c>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d100      	bne.n	80024a0 <__aeabi_ddiv+0x70>
 800249e:	e177      	b.n	8002790 <__aeabi_ddiv+0x360>
 80024a0:	4659      	mov	r1, fp
 80024a2:	0f72      	lsrs	r2, r6, #29
 80024a4:	00c9      	lsls	r1, r1, #3
 80024a6:	430a      	orrs	r2, r1
 80024a8:	2180      	movs	r1, #128	@ 0x80
 80024aa:	0409      	lsls	r1, r1, #16
 80024ac:	4311      	orrs	r1, r2
 80024ae:	468b      	mov	fp, r1
 80024b0:	49bf      	ldr	r1, [pc, #764]	@ (80027b0 <__aeabi_ddiv+0x380>)
 80024b2:	00f2      	lsls	r2, r6, #3
 80024b4:	468c      	mov	ip, r1
 80024b6:	4651      	mov	r1, sl
 80024b8:	4463      	add	r3, ip
 80024ba:	1acb      	subs	r3, r1, r3
 80024bc:	469a      	mov	sl, r3
 80024be:	2300      	movs	r3, #0
 80024c0:	9e02      	ldr	r6, [sp, #8]
 80024c2:	406e      	eors	r6, r5
 80024c4:	2c0f      	cmp	r4, #15
 80024c6:	d827      	bhi.n	8002518 <__aeabi_ddiv+0xe8>
 80024c8:	49ba      	ldr	r1, [pc, #744]	@ (80027b4 <__aeabi_ddiv+0x384>)
 80024ca:	00a4      	lsls	r4, r4, #2
 80024cc:	5909      	ldr	r1, [r1, r4]
 80024ce:	468f      	mov	pc, r1
 80024d0:	46cb      	mov	fp, r9
 80024d2:	4642      	mov	r2, r8
 80024d4:	9e02      	ldr	r6, [sp, #8]
 80024d6:	9b03      	ldr	r3, [sp, #12]
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d016      	beq.n	800250a <__aeabi_ddiv+0xda>
 80024dc:	2b03      	cmp	r3, #3
 80024de:	d100      	bne.n	80024e2 <__aeabi_ddiv+0xb2>
 80024e0:	e2a6      	b.n	8002a30 <__aeabi_ddiv+0x600>
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d000      	beq.n	80024e8 <__aeabi_ddiv+0xb8>
 80024e6:	e0df      	b.n	80026a8 <__aeabi_ddiv+0x278>
 80024e8:	2200      	movs	r2, #0
 80024ea:	2300      	movs	r3, #0
 80024ec:	2400      	movs	r4, #0
 80024ee:	4690      	mov	r8, r2
 80024f0:	051b      	lsls	r3, r3, #20
 80024f2:	4323      	orrs	r3, r4
 80024f4:	07f6      	lsls	r6, r6, #31
 80024f6:	4333      	orrs	r3, r6
 80024f8:	4640      	mov	r0, r8
 80024fa:	0019      	movs	r1, r3
 80024fc:	b007      	add	sp, #28
 80024fe:	bcf0      	pop	{r4, r5, r6, r7}
 8002500:	46bb      	mov	fp, r7
 8002502:	46b2      	mov	sl, r6
 8002504:	46a9      	mov	r9, r5
 8002506:	46a0      	mov	r8, r4
 8002508:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800250a:	2200      	movs	r2, #0
 800250c:	2400      	movs	r4, #0
 800250e:	4690      	mov	r8, r2
 8002510:	4ba6      	ldr	r3, [pc, #664]	@ (80027ac <__aeabi_ddiv+0x37c>)
 8002512:	e7ed      	b.n	80024f0 <__aeabi_ddiv+0xc0>
 8002514:	002e      	movs	r6, r5
 8002516:	e7df      	b.n	80024d8 <__aeabi_ddiv+0xa8>
 8002518:	45cb      	cmp	fp, r9
 800251a:	d200      	bcs.n	800251e <__aeabi_ddiv+0xee>
 800251c:	e1d4      	b.n	80028c8 <__aeabi_ddiv+0x498>
 800251e:	d100      	bne.n	8002522 <__aeabi_ddiv+0xf2>
 8002520:	e1cf      	b.n	80028c2 <__aeabi_ddiv+0x492>
 8002522:	2301      	movs	r3, #1
 8002524:	425b      	negs	r3, r3
 8002526:	469c      	mov	ip, r3
 8002528:	4644      	mov	r4, r8
 800252a:	4648      	mov	r0, r9
 800252c:	2700      	movs	r7, #0
 800252e:	44e2      	add	sl, ip
 8002530:	465b      	mov	r3, fp
 8002532:	0e15      	lsrs	r5, r2, #24
 8002534:	021b      	lsls	r3, r3, #8
 8002536:	431d      	orrs	r5, r3
 8002538:	0c19      	lsrs	r1, r3, #16
 800253a:	042b      	lsls	r3, r5, #16
 800253c:	0212      	lsls	r2, r2, #8
 800253e:	9500      	str	r5, [sp, #0]
 8002540:	0c1d      	lsrs	r5, r3, #16
 8002542:	4691      	mov	r9, r2
 8002544:	9102      	str	r1, [sp, #8]
 8002546:	9503      	str	r5, [sp, #12]
 8002548:	f7ff fe64 	bl	8002214 <__aeabi_uidivmod>
 800254c:	0002      	movs	r2, r0
 800254e:	436a      	muls	r2, r5
 8002550:	040b      	lsls	r3, r1, #16
 8002552:	0c21      	lsrs	r1, r4, #16
 8002554:	4680      	mov	r8, r0
 8002556:	4319      	orrs	r1, r3
 8002558:	428a      	cmp	r2, r1
 800255a:	d909      	bls.n	8002570 <__aeabi_ddiv+0x140>
 800255c:	9d00      	ldr	r5, [sp, #0]
 800255e:	2301      	movs	r3, #1
 8002560:	46ac      	mov	ip, r5
 8002562:	425b      	negs	r3, r3
 8002564:	4461      	add	r1, ip
 8002566:	469c      	mov	ip, r3
 8002568:	44e0      	add	r8, ip
 800256a:	428d      	cmp	r5, r1
 800256c:	d800      	bhi.n	8002570 <__aeabi_ddiv+0x140>
 800256e:	e1fb      	b.n	8002968 <__aeabi_ddiv+0x538>
 8002570:	1a88      	subs	r0, r1, r2
 8002572:	9902      	ldr	r1, [sp, #8]
 8002574:	f7ff fe4e 	bl	8002214 <__aeabi_uidivmod>
 8002578:	9a03      	ldr	r2, [sp, #12]
 800257a:	0424      	lsls	r4, r4, #16
 800257c:	4342      	muls	r2, r0
 800257e:	0409      	lsls	r1, r1, #16
 8002580:	0c24      	lsrs	r4, r4, #16
 8002582:	0003      	movs	r3, r0
 8002584:	430c      	orrs	r4, r1
 8002586:	42a2      	cmp	r2, r4
 8002588:	d906      	bls.n	8002598 <__aeabi_ddiv+0x168>
 800258a:	9900      	ldr	r1, [sp, #0]
 800258c:	3b01      	subs	r3, #1
 800258e:	468c      	mov	ip, r1
 8002590:	4464      	add	r4, ip
 8002592:	42a1      	cmp	r1, r4
 8002594:	d800      	bhi.n	8002598 <__aeabi_ddiv+0x168>
 8002596:	e1e1      	b.n	800295c <__aeabi_ddiv+0x52c>
 8002598:	1aa0      	subs	r0, r4, r2
 800259a:	4642      	mov	r2, r8
 800259c:	0412      	lsls	r2, r2, #16
 800259e:	431a      	orrs	r2, r3
 80025a0:	4693      	mov	fp, r2
 80025a2:	464b      	mov	r3, r9
 80025a4:	4659      	mov	r1, fp
 80025a6:	0c1b      	lsrs	r3, r3, #16
 80025a8:	001d      	movs	r5, r3
 80025aa:	9304      	str	r3, [sp, #16]
 80025ac:	040b      	lsls	r3, r1, #16
 80025ae:	4649      	mov	r1, r9
 80025b0:	0409      	lsls	r1, r1, #16
 80025b2:	0c09      	lsrs	r1, r1, #16
 80025b4:	000c      	movs	r4, r1
 80025b6:	0c1b      	lsrs	r3, r3, #16
 80025b8:	435c      	muls	r4, r3
 80025ba:	0c12      	lsrs	r2, r2, #16
 80025bc:	436b      	muls	r3, r5
 80025be:	4688      	mov	r8, r1
 80025c0:	4351      	muls	r1, r2
 80025c2:	436a      	muls	r2, r5
 80025c4:	0c25      	lsrs	r5, r4, #16
 80025c6:	46ac      	mov	ip, r5
 80025c8:	185b      	adds	r3, r3, r1
 80025ca:	4463      	add	r3, ip
 80025cc:	4299      	cmp	r1, r3
 80025ce:	d903      	bls.n	80025d8 <__aeabi_ddiv+0x1a8>
 80025d0:	2180      	movs	r1, #128	@ 0x80
 80025d2:	0249      	lsls	r1, r1, #9
 80025d4:	468c      	mov	ip, r1
 80025d6:	4462      	add	r2, ip
 80025d8:	0c19      	lsrs	r1, r3, #16
 80025da:	0424      	lsls	r4, r4, #16
 80025dc:	041b      	lsls	r3, r3, #16
 80025de:	0c24      	lsrs	r4, r4, #16
 80025e0:	188a      	adds	r2, r1, r2
 80025e2:	191c      	adds	r4, r3, r4
 80025e4:	4290      	cmp	r0, r2
 80025e6:	d302      	bcc.n	80025ee <__aeabi_ddiv+0x1be>
 80025e8:	d116      	bne.n	8002618 <__aeabi_ddiv+0x1e8>
 80025ea:	42a7      	cmp	r7, r4
 80025ec:	d214      	bcs.n	8002618 <__aeabi_ddiv+0x1e8>
 80025ee:	465b      	mov	r3, fp
 80025f0:	9d00      	ldr	r5, [sp, #0]
 80025f2:	3b01      	subs	r3, #1
 80025f4:	444f      	add	r7, r9
 80025f6:	9305      	str	r3, [sp, #20]
 80025f8:	454f      	cmp	r7, r9
 80025fa:	419b      	sbcs	r3, r3
 80025fc:	46ac      	mov	ip, r5
 80025fe:	425b      	negs	r3, r3
 8002600:	4463      	add	r3, ip
 8002602:	18c0      	adds	r0, r0, r3
 8002604:	4285      	cmp	r5, r0
 8002606:	d300      	bcc.n	800260a <__aeabi_ddiv+0x1da>
 8002608:	e1a1      	b.n	800294e <__aeabi_ddiv+0x51e>
 800260a:	4282      	cmp	r2, r0
 800260c:	d900      	bls.n	8002610 <__aeabi_ddiv+0x1e0>
 800260e:	e1f6      	b.n	80029fe <__aeabi_ddiv+0x5ce>
 8002610:	d100      	bne.n	8002614 <__aeabi_ddiv+0x1e4>
 8002612:	e1f1      	b.n	80029f8 <__aeabi_ddiv+0x5c8>
 8002614:	9b05      	ldr	r3, [sp, #20]
 8002616:	469b      	mov	fp, r3
 8002618:	1b3c      	subs	r4, r7, r4
 800261a:	42a7      	cmp	r7, r4
 800261c:	41bf      	sbcs	r7, r7
 800261e:	9d00      	ldr	r5, [sp, #0]
 8002620:	1a80      	subs	r0, r0, r2
 8002622:	427f      	negs	r7, r7
 8002624:	1bc0      	subs	r0, r0, r7
 8002626:	4285      	cmp	r5, r0
 8002628:	d100      	bne.n	800262c <__aeabi_ddiv+0x1fc>
 800262a:	e1d0      	b.n	80029ce <__aeabi_ddiv+0x59e>
 800262c:	9902      	ldr	r1, [sp, #8]
 800262e:	f7ff fdf1 	bl	8002214 <__aeabi_uidivmod>
 8002632:	9a03      	ldr	r2, [sp, #12]
 8002634:	040b      	lsls	r3, r1, #16
 8002636:	4342      	muls	r2, r0
 8002638:	0c21      	lsrs	r1, r4, #16
 800263a:	0007      	movs	r7, r0
 800263c:	4319      	orrs	r1, r3
 800263e:	428a      	cmp	r2, r1
 8002640:	d900      	bls.n	8002644 <__aeabi_ddiv+0x214>
 8002642:	e178      	b.n	8002936 <__aeabi_ddiv+0x506>
 8002644:	1a88      	subs	r0, r1, r2
 8002646:	9902      	ldr	r1, [sp, #8]
 8002648:	f7ff fde4 	bl	8002214 <__aeabi_uidivmod>
 800264c:	9a03      	ldr	r2, [sp, #12]
 800264e:	0424      	lsls	r4, r4, #16
 8002650:	4342      	muls	r2, r0
 8002652:	0409      	lsls	r1, r1, #16
 8002654:	0c24      	lsrs	r4, r4, #16
 8002656:	0003      	movs	r3, r0
 8002658:	430c      	orrs	r4, r1
 800265a:	42a2      	cmp	r2, r4
 800265c:	d900      	bls.n	8002660 <__aeabi_ddiv+0x230>
 800265e:	e15d      	b.n	800291c <__aeabi_ddiv+0x4ec>
 8002660:	4641      	mov	r1, r8
 8002662:	1aa4      	subs	r4, r4, r2
 8002664:	043a      	lsls	r2, r7, #16
 8002666:	431a      	orrs	r2, r3
 8002668:	9d04      	ldr	r5, [sp, #16]
 800266a:	0413      	lsls	r3, r2, #16
 800266c:	0c1b      	lsrs	r3, r3, #16
 800266e:	4359      	muls	r1, r3
 8002670:	4647      	mov	r7, r8
 8002672:	436b      	muls	r3, r5
 8002674:	469c      	mov	ip, r3
 8002676:	0c10      	lsrs	r0, r2, #16
 8002678:	4347      	muls	r7, r0
 800267a:	0c0b      	lsrs	r3, r1, #16
 800267c:	44bc      	add	ip, r7
 800267e:	4463      	add	r3, ip
 8002680:	4368      	muls	r0, r5
 8002682:	429f      	cmp	r7, r3
 8002684:	d903      	bls.n	800268e <__aeabi_ddiv+0x25e>
 8002686:	2580      	movs	r5, #128	@ 0x80
 8002688:	026d      	lsls	r5, r5, #9
 800268a:	46ac      	mov	ip, r5
 800268c:	4460      	add	r0, ip
 800268e:	0c1f      	lsrs	r7, r3, #16
 8002690:	0409      	lsls	r1, r1, #16
 8002692:	041b      	lsls	r3, r3, #16
 8002694:	0c09      	lsrs	r1, r1, #16
 8002696:	183f      	adds	r7, r7, r0
 8002698:	185b      	adds	r3, r3, r1
 800269a:	42bc      	cmp	r4, r7
 800269c:	d200      	bcs.n	80026a0 <__aeabi_ddiv+0x270>
 800269e:	e102      	b.n	80028a6 <__aeabi_ddiv+0x476>
 80026a0:	d100      	bne.n	80026a4 <__aeabi_ddiv+0x274>
 80026a2:	e0fd      	b.n	80028a0 <__aeabi_ddiv+0x470>
 80026a4:	2301      	movs	r3, #1
 80026a6:	431a      	orrs	r2, r3
 80026a8:	4b43      	ldr	r3, [pc, #268]	@ (80027b8 <__aeabi_ddiv+0x388>)
 80026aa:	4453      	add	r3, sl
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	dc00      	bgt.n	80026b2 <__aeabi_ddiv+0x282>
 80026b0:	e0ae      	b.n	8002810 <__aeabi_ddiv+0x3e0>
 80026b2:	0751      	lsls	r1, r2, #29
 80026b4:	d000      	beq.n	80026b8 <__aeabi_ddiv+0x288>
 80026b6:	e198      	b.n	80029ea <__aeabi_ddiv+0x5ba>
 80026b8:	4659      	mov	r1, fp
 80026ba:	01c9      	lsls	r1, r1, #7
 80026bc:	d506      	bpl.n	80026cc <__aeabi_ddiv+0x29c>
 80026be:	4659      	mov	r1, fp
 80026c0:	4b3e      	ldr	r3, [pc, #248]	@ (80027bc <__aeabi_ddiv+0x38c>)
 80026c2:	4019      	ands	r1, r3
 80026c4:	2380      	movs	r3, #128	@ 0x80
 80026c6:	468b      	mov	fp, r1
 80026c8:	00db      	lsls	r3, r3, #3
 80026ca:	4453      	add	r3, sl
 80026cc:	493c      	ldr	r1, [pc, #240]	@ (80027c0 <__aeabi_ddiv+0x390>)
 80026ce:	428b      	cmp	r3, r1
 80026d0:	dd00      	ble.n	80026d4 <__aeabi_ddiv+0x2a4>
 80026d2:	e71a      	b.n	800250a <__aeabi_ddiv+0xda>
 80026d4:	4659      	mov	r1, fp
 80026d6:	08d2      	lsrs	r2, r2, #3
 80026d8:	0749      	lsls	r1, r1, #29
 80026da:	4311      	orrs	r1, r2
 80026dc:	465a      	mov	r2, fp
 80026de:	055b      	lsls	r3, r3, #21
 80026e0:	0254      	lsls	r4, r2, #9
 80026e2:	4688      	mov	r8, r1
 80026e4:	0b24      	lsrs	r4, r4, #12
 80026e6:	0d5b      	lsrs	r3, r3, #21
 80026e8:	e702      	b.n	80024f0 <__aeabi_ddiv+0xc0>
 80026ea:	465a      	mov	r2, fp
 80026ec:	9b00      	ldr	r3, [sp, #0]
 80026ee:	431a      	orrs	r2, r3
 80026f0:	d100      	bne.n	80026f4 <__aeabi_ddiv+0x2c4>
 80026f2:	e07e      	b.n	80027f2 <__aeabi_ddiv+0x3c2>
 80026f4:	465b      	mov	r3, fp
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d100      	bne.n	80026fc <__aeabi_ddiv+0x2cc>
 80026fa:	e100      	b.n	80028fe <__aeabi_ddiv+0x4ce>
 80026fc:	4658      	mov	r0, fp
 80026fe:	f001 f8bd 	bl	800387c <__clzsi2>
 8002702:	0002      	movs	r2, r0
 8002704:	0003      	movs	r3, r0
 8002706:	3a0b      	subs	r2, #11
 8002708:	271d      	movs	r7, #29
 800270a:	9e00      	ldr	r6, [sp, #0]
 800270c:	1aba      	subs	r2, r7, r2
 800270e:	0019      	movs	r1, r3
 8002710:	4658      	mov	r0, fp
 8002712:	40d6      	lsrs	r6, r2
 8002714:	3908      	subs	r1, #8
 8002716:	4088      	lsls	r0, r1
 8002718:	0032      	movs	r2, r6
 800271a:	4302      	orrs	r2, r0
 800271c:	4693      	mov	fp, r2
 800271e:	9a00      	ldr	r2, [sp, #0]
 8002720:	408a      	lsls	r2, r1
 8002722:	4928      	ldr	r1, [pc, #160]	@ (80027c4 <__aeabi_ddiv+0x394>)
 8002724:	4453      	add	r3, sl
 8002726:	468a      	mov	sl, r1
 8002728:	449a      	add	sl, r3
 800272a:	2300      	movs	r3, #0
 800272c:	e6c8      	b.n	80024c0 <__aeabi_ddiv+0x90>
 800272e:	465b      	mov	r3, fp
 8002730:	4303      	orrs	r3, r0
 8002732:	4699      	mov	r9, r3
 8002734:	d056      	beq.n	80027e4 <__aeabi_ddiv+0x3b4>
 8002736:	465b      	mov	r3, fp
 8002738:	2b00      	cmp	r3, #0
 800273a:	d100      	bne.n	800273e <__aeabi_ddiv+0x30e>
 800273c:	e0cd      	b.n	80028da <__aeabi_ddiv+0x4aa>
 800273e:	4658      	mov	r0, fp
 8002740:	f001 f89c 	bl	800387c <__clzsi2>
 8002744:	230b      	movs	r3, #11
 8002746:	425b      	negs	r3, r3
 8002748:	469c      	mov	ip, r3
 800274a:	0002      	movs	r2, r0
 800274c:	4484      	add	ip, r0
 800274e:	4666      	mov	r6, ip
 8002750:	231d      	movs	r3, #29
 8002752:	1b9b      	subs	r3, r3, r6
 8002754:	0026      	movs	r6, r4
 8002756:	0011      	movs	r1, r2
 8002758:	4658      	mov	r0, fp
 800275a:	40de      	lsrs	r6, r3
 800275c:	3908      	subs	r1, #8
 800275e:	4088      	lsls	r0, r1
 8002760:	0033      	movs	r3, r6
 8002762:	4303      	orrs	r3, r0
 8002764:	4699      	mov	r9, r3
 8002766:	0023      	movs	r3, r4
 8002768:	408b      	lsls	r3, r1
 800276a:	4698      	mov	r8, r3
 800276c:	4b16      	ldr	r3, [pc, #88]	@ (80027c8 <__aeabi_ddiv+0x398>)
 800276e:	2400      	movs	r4, #0
 8002770:	1a9b      	subs	r3, r3, r2
 8002772:	469a      	mov	sl, r3
 8002774:	2300      	movs	r3, #0
 8002776:	9303      	str	r3, [sp, #12]
 8002778:	e682      	b.n	8002480 <__aeabi_ddiv+0x50>
 800277a:	465a      	mov	r2, fp
 800277c:	4302      	orrs	r2, r0
 800277e:	4691      	mov	r9, r2
 8002780:	d12a      	bne.n	80027d8 <__aeabi_ddiv+0x3a8>
 8002782:	2200      	movs	r2, #0
 8002784:	469a      	mov	sl, r3
 8002786:	2302      	movs	r3, #2
 8002788:	4690      	mov	r8, r2
 800278a:	2408      	movs	r4, #8
 800278c:	9303      	str	r3, [sp, #12]
 800278e:	e677      	b.n	8002480 <__aeabi_ddiv+0x50>
 8002790:	465a      	mov	r2, fp
 8002792:	9b00      	ldr	r3, [sp, #0]
 8002794:	431a      	orrs	r2, r3
 8002796:	4b0d      	ldr	r3, [pc, #52]	@ (80027cc <__aeabi_ddiv+0x39c>)
 8002798:	469c      	mov	ip, r3
 800279a:	44e2      	add	sl, ip
 800279c:	2a00      	cmp	r2, #0
 800279e:	d117      	bne.n	80027d0 <__aeabi_ddiv+0x3a0>
 80027a0:	2302      	movs	r3, #2
 80027a2:	431c      	orrs	r4, r3
 80027a4:	2300      	movs	r3, #0
 80027a6:	469b      	mov	fp, r3
 80027a8:	3302      	adds	r3, #2
 80027aa:	e689      	b.n	80024c0 <__aeabi_ddiv+0x90>
 80027ac:	000007ff 	.word	0x000007ff
 80027b0:	fffffc01 	.word	0xfffffc01
 80027b4:	080097bc 	.word	0x080097bc
 80027b8:	000003ff 	.word	0x000003ff
 80027bc:	feffffff 	.word	0xfeffffff
 80027c0:	000007fe 	.word	0x000007fe
 80027c4:	000003f3 	.word	0x000003f3
 80027c8:	fffffc0d 	.word	0xfffffc0d
 80027cc:	fffff801 	.word	0xfffff801
 80027d0:	2303      	movs	r3, #3
 80027d2:	0032      	movs	r2, r6
 80027d4:	431c      	orrs	r4, r3
 80027d6:	e673      	b.n	80024c0 <__aeabi_ddiv+0x90>
 80027d8:	469a      	mov	sl, r3
 80027da:	2303      	movs	r3, #3
 80027dc:	46d9      	mov	r9, fp
 80027de:	240c      	movs	r4, #12
 80027e0:	9303      	str	r3, [sp, #12]
 80027e2:	e64d      	b.n	8002480 <__aeabi_ddiv+0x50>
 80027e4:	2300      	movs	r3, #0
 80027e6:	4698      	mov	r8, r3
 80027e8:	469a      	mov	sl, r3
 80027ea:	3301      	adds	r3, #1
 80027ec:	2404      	movs	r4, #4
 80027ee:	9303      	str	r3, [sp, #12]
 80027f0:	e646      	b.n	8002480 <__aeabi_ddiv+0x50>
 80027f2:	2301      	movs	r3, #1
 80027f4:	431c      	orrs	r4, r3
 80027f6:	2300      	movs	r3, #0
 80027f8:	469b      	mov	fp, r3
 80027fa:	3301      	adds	r3, #1
 80027fc:	e660      	b.n	80024c0 <__aeabi_ddiv+0x90>
 80027fe:	2300      	movs	r3, #0
 8002800:	2480      	movs	r4, #128	@ 0x80
 8002802:	4698      	mov	r8, r3
 8002804:	2600      	movs	r6, #0
 8002806:	4b92      	ldr	r3, [pc, #584]	@ (8002a50 <__aeabi_ddiv+0x620>)
 8002808:	0324      	lsls	r4, r4, #12
 800280a:	e671      	b.n	80024f0 <__aeabi_ddiv+0xc0>
 800280c:	2201      	movs	r2, #1
 800280e:	4252      	negs	r2, r2
 8002810:	2101      	movs	r1, #1
 8002812:	1ac9      	subs	r1, r1, r3
 8002814:	2938      	cmp	r1, #56	@ 0x38
 8002816:	dd00      	ble.n	800281a <__aeabi_ddiv+0x3ea>
 8002818:	e666      	b.n	80024e8 <__aeabi_ddiv+0xb8>
 800281a:	291f      	cmp	r1, #31
 800281c:	dc00      	bgt.n	8002820 <__aeabi_ddiv+0x3f0>
 800281e:	e0ab      	b.n	8002978 <__aeabi_ddiv+0x548>
 8002820:	201f      	movs	r0, #31
 8002822:	4240      	negs	r0, r0
 8002824:	1ac3      	subs	r3, r0, r3
 8002826:	4658      	mov	r0, fp
 8002828:	40d8      	lsrs	r0, r3
 800282a:	0003      	movs	r3, r0
 800282c:	2920      	cmp	r1, #32
 800282e:	d004      	beq.n	800283a <__aeabi_ddiv+0x40a>
 8002830:	4658      	mov	r0, fp
 8002832:	4988      	ldr	r1, [pc, #544]	@ (8002a54 <__aeabi_ddiv+0x624>)
 8002834:	4451      	add	r1, sl
 8002836:	4088      	lsls	r0, r1
 8002838:	4302      	orrs	r2, r0
 800283a:	1e51      	subs	r1, r2, #1
 800283c:	418a      	sbcs	r2, r1
 800283e:	431a      	orrs	r2, r3
 8002840:	2307      	movs	r3, #7
 8002842:	0019      	movs	r1, r3
 8002844:	2400      	movs	r4, #0
 8002846:	4011      	ands	r1, r2
 8002848:	4213      	tst	r3, r2
 800284a:	d00c      	beq.n	8002866 <__aeabi_ddiv+0x436>
 800284c:	230f      	movs	r3, #15
 800284e:	4013      	ands	r3, r2
 8002850:	2b04      	cmp	r3, #4
 8002852:	d100      	bne.n	8002856 <__aeabi_ddiv+0x426>
 8002854:	e0f9      	b.n	8002a4a <__aeabi_ddiv+0x61a>
 8002856:	1d11      	adds	r1, r2, #4
 8002858:	4291      	cmp	r1, r2
 800285a:	419b      	sbcs	r3, r3
 800285c:	000a      	movs	r2, r1
 800285e:	425b      	negs	r3, r3
 8002860:	0759      	lsls	r1, r3, #29
 8002862:	025b      	lsls	r3, r3, #9
 8002864:	0b1c      	lsrs	r4, r3, #12
 8002866:	08d2      	lsrs	r2, r2, #3
 8002868:	430a      	orrs	r2, r1
 800286a:	4690      	mov	r8, r2
 800286c:	2300      	movs	r3, #0
 800286e:	e63f      	b.n	80024f0 <__aeabi_ddiv+0xc0>
 8002870:	2480      	movs	r4, #128	@ 0x80
 8002872:	464b      	mov	r3, r9
 8002874:	0324      	lsls	r4, r4, #12
 8002876:	4223      	tst	r3, r4
 8002878:	d009      	beq.n	800288e <__aeabi_ddiv+0x45e>
 800287a:	465b      	mov	r3, fp
 800287c:	4223      	tst	r3, r4
 800287e:	d106      	bne.n	800288e <__aeabi_ddiv+0x45e>
 8002880:	431c      	orrs	r4, r3
 8002882:	0324      	lsls	r4, r4, #12
 8002884:	002e      	movs	r6, r5
 8002886:	4690      	mov	r8, r2
 8002888:	4b71      	ldr	r3, [pc, #452]	@ (8002a50 <__aeabi_ddiv+0x620>)
 800288a:	0b24      	lsrs	r4, r4, #12
 800288c:	e630      	b.n	80024f0 <__aeabi_ddiv+0xc0>
 800288e:	2480      	movs	r4, #128	@ 0x80
 8002890:	464b      	mov	r3, r9
 8002892:	0324      	lsls	r4, r4, #12
 8002894:	431c      	orrs	r4, r3
 8002896:	0324      	lsls	r4, r4, #12
 8002898:	9e02      	ldr	r6, [sp, #8]
 800289a:	4b6d      	ldr	r3, [pc, #436]	@ (8002a50 <__aeabi_ddiv+0x620>)
 800289c:	0b24      	lsrs	r4, r4, #12
 800289e:	e627      	b.n	80024f0 <__aeabi_ddiv+0xc0>
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d100      	bne.n	80028a6 <__aeabi_ddiv+0x476>
 80028a4:	e700      	b.n	80026a8 <__aeabi_ddiv+0x278>
 80028a6:	9800      	ldr	r0, [sp, #0]
 80028a8:	1e51      	subs	r1, r2, #1
 80028aa:	4684      	mov	ip, r0
 80028ac:	4464      	add	r4, ip
 80028ae:	4284      	cmp	r4, r0
 80028b0:	d200      	bcs.n	80028b4 <__aeabi_ddiv+0x484>
 80028b2:	e084      	b.n	80029be <__aeabi_ddiv+0x58e>
 80028b4:	42bc      	cmp	r4, r7
 80028b6:	d200      	bcs.n	80028ba <__aeabi_ddiv+0x48a>
 80028b8:	e0ae      	b.n	8002a18 <__aeabi_ddiv+0x5e8>
 80028ba:	d100      	bne.n	80028be <__aeabi_ddiv+0x48e>
 80028bc:	e0c1      	b.n	8002a42 <__aeabi_ddiv+0x612>
 80028be:	000a      	movs	r2, r1
 80028c0:	e6f0      	b.n	80026a4 <__aeabi_ddiv+0x274>
 80028c2:	4542      	cmp	r2, r8
 80028c4:	d900      	bls.n	80028c8 <__aeabi_ddiv+0x498>
 80028c6:	e62c      	b.n	8002522 <__aeabi_ddiv+0xf2>
 80028c8:	464b      	mov	r3, r9
 80028ca:	07dc      	lsls	r4, r3, #31
 80028cc:	0858      	lsrs	r0, r3, #1
 80028ce:	4643      	mov	r3, r8
 80028d0:	085b      	lsrs	r3, r3, #1
 80028d2:	431c      	orrs	r4, r3
 80028d4:	4643      	mov	r3, r8
 80028d6:	07df      	lsls	r7, r3, #31
 80028d8:	e62a      	b.n	8002530 <__aeabi_ddiv+0x100>
 80028da:	f000 ffcf 	bl	800387c <__clzsi2>
 80028de:	2315      	movs	r3, #21
 80028e0:	469c      	mov	ip, r3
 80028e2:	4484      	add	ip, r0
 80028e4:	0002      	movs	r2, r0
 80028e6:	4663      	mov	r3, ip
 80028e8:	3220      	adds	r2, #32
 80028ea:	2b1c      	cmp	r3, #28
 80028ec:	dc00      	bgt.n	80028f0 <__aeabi_ddiv+0x4c0>
 80028ee:	e72e      	b.n	800274e <__aeabi_ddiv+0x31e>
 80028f0:	0023      	movs	r3, r4
 80028f2:	3808      	subs	r0, #8
 80028f4:	4083      	lsls	r3, r0
 80028f6:	4699      	mov	r9, r3
 80028f8:	2300      	movs	r3, #0
 80028fa:	4698      	mov	r8, r3
 80028fc:	e736      	b.n	800276c <__aeabi_ddiv+0x33c>
 80028fe:	f000 ffbd 	bl	800387c <__clzsi2>
 8002902:	0002      	movs	r2, r0
 8002904:	0003      	movs	r3, r0
 8002906:	3215      	adds	r2, #21
 8002908:	3320      	adds	r3, #32
 800290a:	2a1c      	cmp	r2, #28
 800290c:	dc00      	bgt.n	8002910 <__aeabi_ddiv+0x4e0>
 800290e:	e6fb      	b.n	8002708 <__aeabi_ddiv+0x2d8>
 8002910:	9900      	ldr	r1, [sp, #0]
 8002912:	3808      	subs	r0, #8
 8002914:	4081      	lsls	r1, r0
 8002916:	2200      	movs	r2, #0
 8002918:	468b      	mov	fp, r1
 800291a:	e702      	b.n	8002722 <__aeabi_ddiv+0x2f2>
 800291c:	9900      	ldr	r1, [sp, #0]
 800291e:	3b01      	subs	r3, #1
 8002920:	468c      	mov	ip, r1
 8002922:	4464      	add	r4, ip
 8002924:	42a1      	cmp	r1, r4
 8002926:	d900      	bls.n	800292a <__aeabi_ddiv+0x4fa>
 8002928:	e69a      	b.n	8002660 <__aeabi_ddiv+0x230>
 800292a:	42a2      	cmp	r2, r4
 800292c:	d800      	bhi.n	8002930 <__aeabi_ddiv+0x500>
 800292e:	e697      	b.n	8002660 <__aeabi_ddiv+0x230>
 8002930:	1e83      	subs	r3, r0, #2
 8002932:	4464      	add	r4, ip
 8002934:	e694      	b.n	8002660 <__aeabi_ddiv+0x230>
 8002936:	46ac      	mov	ip, r5
 8002938:	4461      	add	r1, ip
 800293a:	3f01      	subs	r7, #1
 800293c:	428d      	cmp	r5, r1
 800293e:	d900      	bls.n	8002942 <__aeabi_ddiv+0x512>
 8002940:	e680      	b.n	8002644 <__aeabi_ddiv+0x214>
 8002942:	428a      	cmp	r2, r1
 8002944:	d800      	bhi.n	8002948 <__aeabi_ddiv+0x518>
 8002946:	e67d      	b.n	8002644 <__aeabi_ddiv+0x214>
 8002948:	1e87      	subs	r7, r0, #2
 800294a:	4461      	add	r1, ip
 800294c:	e67a      	b.n	8002644 <__aeabi_ddiv+0x214>
 800294e:	4285      	cmp	r5, r0
 8002950:	d000      	beq.n	8002954 <__aeabi_ddiv+0x524>
 8002952:	e65f      	b.n	8002614 <__aeabi_ddiv+0x1e4>
 8002954:	45b9      	cmp	r9, r7
 8002956:	d900      	bls.n	800295a <__aeabi_ddiv+0x52a>
 8002958:	e65c      	b.n	8002614 <__aeabi_ddiv+0x1e4>
 800295a:	e656      	b.n	800260a <__aeabi_ddiv+0x1da>
 800295c:	42a2      	cmp	r2, r4
 800295e:	d800      	bhi.n	8002962 <__aeabi_ddiv+0x532>
 8002960:	e61a      	b.n	8002598 <__aeabi_ddiv+0x168>
 8002962:	1e83      	subs	r3, r0, #2
 8002964:	4464      	add	r4, ip
 8002966:	e617      	b.n	8002598 <__aeabi_ddiv+0x168>
 8002968:	428a      	cmp	r2, r1
 800296a:	d800      	bhi.n	800296e <__aeabi_ddiv+0x53e>
 800296c:	e600      	b.n	8002570 <__aeabi_ddiv+0x140>
 800296e:	46ac      	mov	ip, r5
 8002970:	1e83      	subs	r3, r0, #2
 8002972:	4698      	mov	r8, r3
 8002974:	4461      	add	r1, ip
 8002976:	e5fb      	b.n	8002570 <__aeabi_ddiv+0x140>
 8002978:	4837      	ldr	r0, [pc, #220]	@ (8002a58 <__aeabi_ddiv+0x628>)
 800297a:	0014      	movs	r4, r2
 800297c:	4450      	add	r0, sl
 800297e:	4082      	lsls	r2, r0
 8002980:	465b      	mov	r3, fp
 8002982:	0017      	movs	r7, r2
 8002984:	4083      	lsls	r3, r0
 8002986:	40cc      	lsrs	r4, r1
 8002988:	1e7a      	subs	r2, r7, #1
 800298a:	4197      	sbcs	r7, r2
 800298c:	4323      	orrs	r3, r4
 800298e:	433b      	orrs	r3, r7
 8002990:	001a      	movs	r2, r3
 8002992:	465b      	mov	r3, fp
 8002994:	40cb      	lsrs	r3, r1
 8002996:	0751      	lsls	r1, r2, #29
 8002998:	d009      	beq.n	80029ae <__aeabi_ddiv+0x57e>
 800299a:	210f      	movs	r1, #15
 800299c:	4011      	ands	r1, r2
 800299e:	2904      	cmp	r1, #4
 80029a0:	d005      	beq.n	80029ae <__aeabi_ddiv+0x57e>
 80029a2:	1d11      	adds	r1, r2, #4
 80029a4:	4291      	cmp	r1, r2
 80029a6:	4192      	sbcs	r2, r2
 80029a8:	4252      	negs	r2, r2
 80029aa:	189b      	adds	r3, r3, r2
 80029ac:	000a      	movs	r2, r1
 80029ae:	0219      	lsls	r1, r3, #8
 80029b0:	d400      	bmi.n	80029b4 <__aeabi_ddiv+0x584>
 80029b2:	e755      	b.n	8002860 <__aeabi_ddiv+0x430>
 80029b4:	2200      	movs	r2, #0
 80029b6:	2301      	movs	r3, #1
 80029b8:	2400      	movs	r4, #0
 80029ba:	4690      	mov	r8, r2
 80029bc:	e598      	b.n	80024f0 <__aeabi_ddiv+0xc0>
 80029be:	000a      	movs	r2, r1
 80029c0:	42bc      	cmp	r4, r7
 80029c2:	d000      	beq.n	80029c6 <__aeabi_ddiv+0x596>
 80029c4:	e66e      	b.n	80026a4 <__aeabi_ddiv+0x274>
 80029c6:	454b      	cmp	r3, r9
 80029c8:	d000      	beq.n	80029cc <__aeabi_ddiv+0x59c>
 80029ca:	e66b      	b.n	80026a4 <__aeabi_ddiv+0x274>
 80029cc:	e66c      	b.n	80026a8 <__aeabi_ddiv+0x278>
 80029ce:	4b23      	ldr	r3, [pc, #140]	@ (8002a5c <__aeabi_ddiv+0x62c>)
 80029d0:	4a23      	ldr	r2, [pc, #140]	@ (8002a60 <__aeabi_ddiv+0x630>)
 80029d2:	4453      	add	r3, sl
 80029d4:	4592      	cmp	sl, r2
 80029d6:	da00      	bge.n	80029da <__aeabi_ddiv+0x5aa>
 80029d8:	e718      	b.n	800280c <__aeabi_ddiv+0x3dc>
 80029da:	2101      	movs	r1, #1
 80029dc:	4249      	negs	r1, r1
 80029de:	1d0a      	adds	r2, r1, #4
 80029e0:	428a      	cmp	r2, r1
 80029e2:	4189      	sbcs	r1, r1
 80029e4:	4249      	negs	r1, r1
 80029e6:	448b      	add	fp, r1
 80029e8:	e666      	b.n	80026b8 <__aeabi_ddiv+0x288>
 80029ea:	210f      	movs	r1, #15
 80029ec:	4011      	ands	r1, r2
 80029ee:	2904      	cmp	r1, #4
 80029f0:	d100      	bne.n	80029f4 <__aeabi_ddiv+0x5c4>
 80029f2:	e661      	b.n	80026b8 <__aeabi_ddiv+0x288>
 80029f4:	0011      	movs	r1, r2
 80029f6:	e7f2      	b.n	80029de <__aeabi_ddiv+0x5ae>
 80029f8:	42bc      	cmp	r4, r7
 80029fa:	d800      	bhi.n	80029fe <__aeabi_ddiv+0x5ce>
 80029fc:	e60a      	b.n	8002614 <__aeabi_ddiv+0x1e4>
 80029fe:	2302      	movs	r3, #2
 8002a00:	425b      	negs	r3, r3
 8002a02:	469c      	mov	ip, r3
 8002a04:	9900      	ldr	r1, [sp, #0]
 8002a06:	444f      	add	r7, r9
 8002a08:	454f      	cmp	r7, r9
 8002a0a:	419b      	sbcs	r3, r3
 8002a0c:	44e3      	add	fp, ip
 8002a0e:	468c      	mov	ip, r1
 8002a10:	425b      	negs	r3, r3
 8002a12:	4463      	add	r3, ip
 8002a14:	18c0      	adds	r0, r0, r3
 8002a16:	e5ff      	b.n	8002618 <__aeabi_ddiv+0x1e8>
 8002a18:	4649      	mov	r1, r9
 8002a1a:	9d00      	ldr	r5, [sp, #0]
 8002a1c:	0048      	lsls	r0, r1, #1
 8002a1e:	4548      	cmp	r0, r9
 8002a20:	4189      	sbcs	r1, r1
 8002a22:	46ac      	mov	ip, r5
 8002a24:	4249      	negs	r1, r1
 8002a26:	4461      	add	r1, ip
 8002a28:	4681      	mov	r9, r0
 8002a2a:	3a02      	subs	r2, #2
 8002a2c:	1864      	adds	r4, r4, r1
 8002a2e:	e7c7      	b.n	80029c0 <__aeabi_ddiv+0x590>
 8002a30:	2480      	movs	r4, #128	@ 0x80
 8002a32:	465b      	mov	r3, fp
 8002a34:	0324      	lsls	r4, r4, #12
 8002a36:	431c      	orrs	r4, r3
 8002a38:	0324      	lsls	r4, r4, #12
 8002a3a:	4690      	mov	r8, r2
 8002a3c:	4b04      	ldr	r3, [pc, #16]	@ (8002a50 <__aeabi_ddiv+0x620>)
 8002a3e:	0b24      	lsrs	r4, r4, #12
 8002a40:	e556      	b.n	80024f0 <__aeabi_ddiv+0xc0>
 8002a42:	4599      	cmp	r9, r3
 8002a44:	d3e8      	bcc.n	8002a18 <__aeabi_ddiv+0x5e8>
 8002a46:	000a      	movs	r2, r1
 8002a48:	e7bd      	b.n	80029c6 <__aeabi_ddiv+0x596>
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	e708      	b.n	8002860 <__aeabi_ddiv+0x430>
 8002a4e:	46c0      	nop			@ (mov r8, r8)
 8002a50:	000007ff 	.word	0x000007ff
 8002a54:	0000043e 	.word	0x0000043e
 8002a58:	0000041e 	.word	0x0000041e
 8002a5c:	000003ff 	.word	0x000003ff
 8002a60:	fffffc02 	.word	0xfffffc02

08002a64 <__aeabi_dmul>:
 8002a64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a66:	4657      	mov	r7, sl
 8002a68:	46de      	mov	lr, fp
 8002a6a:	464e      	mov	r6, r9
 8002a6c:	4645      	mov	r5, r8
 8002a6e:	b5e0      	push	{r5, r6, r7, lr}
 8002a70:	001f      	movs	r7, r3
 8002a72:	030b      	lsls	r3, r1, #12
 8002a74:	0b1b      	lsrs	r3, r3, #12
 8002a76:	0016      	movs	r6, r2
 8002a78:	469a      	mov	sl, r3
 8002a7a:	0fca      	lsrs	r2, r1, #31
 8002a7c:	004b      	lsls	r3, r1, #1
 8002a7e:	0004      	movs	r4, r0
 8002a80:	4693      	mov	fp, r2
 8002a82:	b087      	sub	sp, #28
 8002a84:	0d5b      	lsrs	r3, r3, #21
 8002a86:	d100      	bne.n	8002a8a <__aeabi_dmul+0x26>
 8002a88:	e0d5      	b.n	8002c36 <__aeabi_dmul+0x1d2>
 8002a8a:	4abb      	ldr	r2, [pc, #748]	@ (8002d78 <__aeabi_dmul+0x314>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d100      	bne.n	8002a92 <__aeabi_dmul+0x2e>
 8002a90:	e0f8      	b.n	8002c84 <__aeabi_dmul+0x220>
 8002a92:	4651      	mov	r1, sl
 8002a94:	0f42      	lsrs	r2, r0, #29
 8002a96:	00c9      	lsls	r1, r1, #3
 8002a98:	430a      	orrs	r2, r1
 8002a9a:	2180      	movs	r1, #128	@ 0x80
 8002a9c:	0409      	lsls	r1, r1, #16
 8002a9e:	4311      	orrs	r1, r2
 8002aa0:	00c2      	lsls	r2, r0, #3
 8002aa2:	4691      	mov	r9, r2
 8002aa4:	4ab5      	ldr	r2, [pc, #724]	@ (8002d7c <__aeabi_dmul+0x318>)
 8002aa6:	468a      	mov	sl, r1
 8002aa8:	189d      	adds	r5, r3, r2
 8002aaa:	2300      	movs	r3, #0
 8002aac:	4698      	mov	r8, r3
 8002aae:	9302      	str	r3, [sp, #8]
 8002ab0:	033c      	lsls	r4, r7, #12
 8002ab2:	007b      	lsls	r3, r7, #1
 8002ab4:	0ffa      	lsrs	r2, r7, #31
 8002ab6:	0030      	movs	r0, r6
 8002ab8:	0b24      	lsrs	r4, r4, #12
 8002aba:	0d5b      	lsrs	r3, r3, #21
 8002abc:	9200      	str	r2, [sp, #0]
 8002abe:	d100      	bne.n	8002ac2 <__aeabi_dmul+0x5e>
 8002ac0:	e096      	b.n	8002bf0 <__aeabi_dmul+0x18c>
 8002ac2:	4aad      	ldr	r2, [pc, #692]	@ (8002d78 <__aeabi_dmul+0x314>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d031      	beq.n	8002b2c <__aeabi_dmul+0xc8>
 8002ac8:	0f72      	lsrs	r2, r6, #29
 8002aca:	00e4      	lsls	r4, r4, #3
 8002acc:	4322      	orrs	r2, r4
 8002ace:	2480      	movs	r4, #128	@ 0x80
 8002ad0:	0424      	lsls	r4, r4, #16
 8002ad2:	4314      	orrs	r4, r2
 8002ad4:	4aa9      	ldr	r2, [pc, #676]	@ (8002d7c <__aeabi_dmul+0x318>)
 8002ad6:	00f0      	lsls	r0, r6, #3
 8002ad8:	4694      	mov	ip, r2
 8002ada:	4463      	add	r3, ip
 8002adc:	195b      	adds	r3, r3, r5
 8002ade:	1c5a      	adds	r2, r3, #1
 8002ae0:	9201      	str	r2, [sp, #4]
 8002ae2:	4642      	mov	r2, r8
 8002ae4:	2600      	movs	r6, #0
 8002ae6:	2a0a      	cmp	r2, #10
 8002ae8:	dc42      	bgt.n	8002b70 <__aeabi_dmul+0x10c>
 8002aea:	465a      	mov	r2, fp
 8002aec:	9900      	ldr	r1, [sp, #0]
 8002aee:	404a      	eors	r2, r1
 8002af0:	4693      	mov	fp, r2
 8002af2:	4642      	mov	r2, r8
 8002af4:	2a02      	cmp	r2, #2
 8002af6:	dc32      	bgt.n	8002b5e <__aeabi_dmul+0xfa>
 8002af8:	3a01      	subs	r2, #1
 8002afa:	2a01      	cmp	r2, #1
 8002afc:	d900      	bls.n	8002b00 <__aeabi_dmul+0x9c>
 8002afe:	e149      	b.n	8002d94 <__aeabi_dmul+0x330>
 8002b00:	2e02      	cmp	r6, #2
 8002b02:	d100      	bne.n	8002b06 <__aeabi_dmul+0xa2>
 8002b04:	e0ca      	b.n	8002c9c <__aeabi_dmul+0x238>
 8002b06:	2e01      	cmp	r6, #1
 8002b08:	d13d      	bne.n	8002b86 <__aeabi_dmul+0x122>
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	2400      	movs	r4, #0
 8002b0e:	2200      	movs	r2, #0
 8002b10:	0010      	movs	r0, r2
 8002b12:	465a      	mov	r2, fp
 8002b14:	051b      	lsls	r3, r3, #20
 8002b16:	4323      	orrs	r3, r4
 8002b18:	07d2      	lsls	r2, r2, #31
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	0019      	movs	r1, r3
 8002b1e:	b007      	add	sp, #28
 8002b20:	bcf0      	pop	{r4, r5, r6, r7}
 8002b22:	46bb      	mov	fp, r7
 8002b24:	46b2      	mov	sl, r6
 8002b26:	46a9      	mov	r9, r5
 8002b28:	46a0      	mov	r8, r4
 8002b2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b2c:	4b92      	ldr	r3, [pc, #584]	@ (8002d78 <__aeabi_dmul+0x314>)
 8002b2e:	4326      	orrs	r6, r4
 8002b30:	18eb      	adds	r3, r5, r3
 8002b32:	2e00      	cmp	r6, #0
 8002b34:	d100      	bne.n	8002b38 <__aeabi_dmul+0xd4>
 8002b36:	e0bb      	b.n	8002cb0 <__aeabi_dmul+0x24c>
 8002b38:	2203      	movs	r2, #3
 8002b3a:	4641      	mov	r1, r8
 8002b3c:	4311      	orrs	r1, r2
 8002b3e:	465a      	mov	r2, fp
 8002b40:	4688      	mov	r8, r1
 8002b42:	9900      	ldr	r1, [sp, #0]
 8002b44:	404a      	eors	r2, r1
 8002b46:	2180      	movs	r1, #128	@ 0x80
 8002b48:	0109      	lsls	r1, r1, #4
 8002b4a:	468c      	mov	ip, r1
 8002b4c:	0029      	movs	r1, r5
 8002b4e:	4461      	add	r1, ip
 8002b50:	9101      	str	r1, [sp, #4]
 8002b52:	4641      	mov	r1, r8
 8002b54:	290a      	cmp	r1, #10
 8002b56:	dd00      	ble.n	8002b5a <__aeabi_dmul+0xf6>
 8002b58:	e233      	b.n	8002fc2 <__aeabi_dmul+0x55e>
 8002b5a:	4693      	mov	fp, r2
 8002b5c:	2603      	movs	r6, #3
 8002b5e:	4642      	mov	r2, r8
 8002b60:	2701      	movs	r7, #1
 8002b62:	4097      	lsls	r7, r2
 8002b64:	21a6      	movs	r1, #166	@ 0xa6
 8002b66:	003a      	movs	r2, r7
 8002b68:	00c9      	lsls	r1, r1, #3
 8002b6a:	400a      	ands	r2, r1
 8002b6c:	420f      	tst	r7, r1
 8002b6e:	d031      	beq.n	8002bd4 <__aeabi_dmul+0x170>
 8002b70:	9e02      	ldr	r6, [sp, #8]
 8002b72:	2e02      	cmp	r6, #2
 8002b74:	d100      	bne.n	8002b78 <__aeabi_dmul+0x114>
 8002b76:	e235      	b.n	8002fe4 <__aeabi_dmul+0x580>
 8002b78:	2e03      	cmp	r6, #3
 8002b7a:	d100      	bne.n	8002b7e <__aeabi_dmul+0x11a>
 8002b7c:	e1d2      	b.n	8002f24 <__aeabi_dmul+0x4c0>
 8002b7e:	4654      	mov	r4, sl
 8002b80:	4648      	mov	r0, r9
 8002b82:	2e01      	cmp	r6, #1
 8002b84:	d0c1      	beq.n	8002b0a <__aeabi_dmul+0xa6>
 8002b86:	9a01      	ldr	r2, [sp, #4]
 8002b88:	4b7d      	ldr	r3, [pc, #500]	@ (8002d80 <__aeabi_dmul+0x31c>)
 8002b8a:	4694      	mov	ip, r2
 8002b8c:	4463      	add	r3, ip
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	dc00      	bgt.n	8002b94 <__aeabi_dmul+0x130>
 8002b92:	e0c0      	b.n	8002d16 <__aeabi_dmul+0x2b2>
 8002b94:	0742      	lsls	r2, r0, #29
 8002b96:	d009      	beq.n	8002bac <__aeabi_dmul+0x148>
 8002b98:	220f      	movs	r2, #15
 8002b9a:	4002      	ands	r2, r0
 8002b9c:	2a04      	cmp	r2, #4
 8002b9e:	d005      	beq.n	8002bac <__aeabi_dmul+0x148>
 8002ba0:	1d02      	adds	r2, r0, #4
 8002ba2:	4282      	cmp	r2, r0
 8002ba4:	4180      	sbcs	r0, r0
 8002ba6:	4240      	negs	r0, r0
 8002ba8:	1824      	adds	r4, r4, r0
 8002baa:	0010      	movs	r0, r2
 8002bac:	01e2      	lsls	r2, r4, #7
 8002bae:	d506      	bpl.n	8002bbe <__aeabi_dmul+0x15a>
 8002bb0:	4b74      	ldr	r3, [pc, #464]	@ (8002d84 <__aeabi_dmul+0x320>)
 8002bb2:	9a01      	ldr	r2, [sp, #4]
 8002bb4:	401c      	ands	r4, r3
 8002bb6:	2380      	movs	r3, #128	@ 0x80
 8002bb8:	4694      	mov	ip, r2
 8002bba:	00db      	lsls	r3, r3, #3
 8002bbc:	4463      	add	r3, ip
 8002bbe:	4a72      	ldr	r2, [pc, #456]	@ (8002d88 <__aeabi_dmul+0x324>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	dc6b      	bgt.n	8002c9c <__aeabi_dmul+0x238>
 8002bc4:	0762      	lsls	r2, r4, #29
 8002bc6:	08c0      	lsrs	r0, r0, #3
 8002bc8:	0264      	lsls	r4, r4, #9
 8002bca:	055b      	lsls	r3, r3, #21
 8002bcc:	4302      	orrs	r2, r0
 8002bce:	0b24      	lsrs	r4, r4, #12
 8002bd0:	0d5b      	lsrs	r3, r3, #21
 8002bd2:	e79d      	b.n	8002b10 <__aeabi_dmul+0xac>
 8002bd4:	2190      	movs	r1, #144	@ 0x90
 8002bd6:	0089      	lsls	r1, r1, #2
 8002bd8:	420f      	tst	r7, r1
 8002bda:	d163      	bne.n	8002ca4 <__aeabi_dmul+0x240>
 8002bdc:	2288      	movs	r2, #136	@ 0x88
 8002bde:	423a      	tst	r2, r7
 8002be0:	d100      	bne.n	8002be4 <__aeabi_dmul+0x180>
 8002be2:	e0d7      	b.n	8002d94 <__aeabi_dmul+0x330>
 8002be4:	9b00      	ldr	r3, [sp, #0]
 8002be6:	46a2      	mov	sl, r4
 8002be8:	469b      	mov	fp, r3
 8002bea:	4681      	mov	r9, r0
 8002bec:	9602      	str	r6, [sp, #8]
 8002bee:	e7bf      	b.n	8002b70 <__aeabi_dmul+0x10c>
 8002bf0:	0023      	movs	r3, r4
 8002bf2:	4333      	orrs	r3, r6
 8002bf4:	d100      	bne.n	8002bf8 <__aeabi_dmul+0x194>
 8002bf6:	e07f      	b.n	8002cf8 <__aeabi_dmul+0x294>
 8002bf8:	2c00      	cmp	r4, #0
 8002bfa:	d100      	bne.n	8002bfe <__aeabi_dmul+0x19a>
 8002bfc:	e1ad      	b.n	8002f5a <__aeabi_dmul+0x4f6>
 8002bfe:	0020      	movs	r0, r4
 8002c00:	f000 fe3c 	bl	800387c <__clzsi2>
 8002c04:	0002      	movs	r2, r0
 8002c06:	0003      	movs	r3, r0
 8002c08:	3a0b      	subs	r2, #11
 8002c0a:	201d      	movs	r0, #29
 8002c0c:	0019      	movs	r1, r3
 8002c0e:	1a82      	subs	r2, r0, r2
 8002c10:	0030      	movs	r0, r6
 8002c12:	3908      	subs	r1, #8
 8002c14:	40d0      	lsrs	r0, r2
 8002c16:	408c      	lsls	r4, r1
 8002c18:	4304      	orrs	r4, r0
 8002c1a:	0030      	movs	r0, r6
 8002c1c:	4088      	lsls	r0, r1
 8002c1e:	4a5b      	ldr	r2, [pc, #364]	@ (8002d8c <__aeabi_dmul+0x328>)
 8002c20:	1aeb      	subs	r3, r5, r3
 8002c22:	4694      	mov	ip, r2
 8002c24:	4463      	add	r3, ip
 8002c26:	1c5a      	adds	r2, r3, #1
 8002c28:	9201      	str	r2, [sp, #4]
 8002c2a:	4642      	mov	r2, r8
 8002c2c:	2600      	movs	r6, #0
 8002c2e:	2a0a      	cmp	r2, #10
 8002c30:	dc00      	bgt.n	8002c34 <__aeabi_dmul+0x1d0>
 8002c32:	e75a      	b.n	8002aea <__aeabi_dmul+0x86>
 8002c34:	e79c      	b.n	8002b70 <__aeabi_dmul+0x10c>
 8002c36:	4653      	mov	r3, sl
 8002c38:	4303      	orrs	r3, r0
 8002c3a:	4699      	mov	r9, r3
 8002c3c:	d054      	beq.n	8002ce8 <__aeabi_dmul+0x284>
 8002c3e:	4653      	mov	r3, sl
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d100      	bne.n	8002c46 <__aeabi_dmul+0x1e2>
 8002c44:	e177      	b.n	8002f36 <__aeabi_dmul+0x4d2>
 8002c46:	4650      	mov	r0, sl
 8002c48:	f000 fe18 	bl	800387c <__clzsi2>
 8002c4c:	230b      	movs	r3, #11
 8002c4e:	425b      	negs	r3, r3
 8002c50:	469c      	mov	ip, r3
 8002c52:	0002      	movs	r2, r0
 8002c54:	4484      	add	ip, r0
 8002c56:	0011      	movs	r1, r2
 8002c58:	4650      	mov	r0, sl
 8002c5a:	3908      	subs	r1, #8
 8002c5c:	4088      	lsls	r0, r1
 8002c5e:	231d      	movs	r3, #29
 8002c60:	4680      	mov	r8, r0
 8002c62:	4660      	mov	r0, ip
 8002c64:	1a1b      	subs	r3, r3, r0
 8002c66:	0020      	movs	r0, r4
 8002c68:	40d8      	lsrs	r0, r3
 8002c6a:	0003      	movs	r3, r0
 8002c6c:	4640      	mov	r0, r8
 8002c6e:	4303      	orrs	r3, r0
 8002c70:	469a      	mov	sl, r3
 8002c72:	0023      	movs	r3, r4
 8002c74:	408b      	lsls	r3, r1
 8002c76:	4699      	mov	r9, r3
 8002c78:	2300      	movs	r3, #0
 8002c7a:	4d44      	ldr	r5, [pc, #272]	@ (8002d8c <__aeabi_dmul+0x328>)
 8002c7c:	4698      	mov	r8, r3
 8002c7e:	1aad      	subs	r5, r5, r2
 8002c80:	9302      	str	r3, [sp, #8]
 8002c82:	e715      	b.n	8002ab0 <__aeabi_dmul+0x4c>
 8002c84:	4652      	mov	r2, sl
 8002c86:	4302      	orrs	r2, r0
 8002c88:	4691      	mov	r9, r2
 8002c8a:	d126      	bne.n	8002cda <__aeabi_dmul+0x276>
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	001d      	movs	r5, r3
 8002c90:	2302      	movs	r3, #2
 8002c92:	4692      	mov	sl, r2
 8002c94:	3208      	adds	r2, #8
 8002c96:	4690      	mov	r8, r2
 8002c98:	9302      	str	r3, [sp, #8]
 8002c9a:	e709      	b.n	8002ab0 <__aeabi_dmul+0x4c>
 8002c9c:	2400      	movs	r4, #0
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	4b35      	ldr	r3, [pc, #212]	@ (8002d78 <__aeabi_dmul+0x314>)
 8002ca2:	e735      	b.n	8002b10 <__aeabi_dmul+0xac>
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	2480      	movs	r4, #128	@ 0x80
 8002ca8:	469b      	mov	fp, r3
 8002caa:	0324      	lsls	r4, r4, #12
 8002cac:	4b32      	ldr	r3, [pc, #200]	@ (8002d78 <__aeabi_dmul+0x314>)
 8002cae:	e72f      	b.n	8002b10 <__aeabi_dmul+0xac>
 8002cb0:	2202      	movs	r2, #2
 8002cb2:	4641      	mov	r1, r8
 8002cb4:	4311      	orrs	r1, r2
 8002cb6:	2280      	movs	r2, #128	@ 0x80
 8002cb8:	0112      	lsls	r2, r2, #4
 8002cba:	4694      	mov	ip, r2
 8002cbc:	002a      	movs	r2, r5
 8002cbe:	4462      	add	r2, ip
 8002cc0:	4688      	mov	r8, r1
 8002cc2:	9201      	str	r2, [sp, #4]
 8002cc4:	290a      	cmp	r1, #10
 8002cc6:	dd00      	ble.n	8002cca <__aeabi_dmul+0x266>
 8002cc8:	e752      	b.n	8002b70 <__aeabi_dmul+0x10c>
 8002cca:	465a      	mov	r2, fp
 8002ccc:	2000      	movs	r0, #0
 8002cce:	9900      	ldr	r1, [sp, #0]
 8002cd0:	0004      	movs	r4, r0
 8002cd2:	404a      	eors	r2, r1
 8002cd4:	4693      	mov	fp, r2
 8002cd6:	2602      	movs	r6, #2
 8002cd8:	e70b      	b.n	8002af2 <__aeabi_dmul+0x8e>
 8002cda:	220c      	movs	r2, #12
 8002cdc:	001d      	movs	r5, r3
 8002cde:	2303      	movs	r3, #3
 8002ce0:	4681      	mov	r9, r0
 8002ce2:	4690      	mov	r8, r2
 8002ce4:	9302      	str	r3, [sp, #8]
 8002ce6:	e6e3      	b.n	8002ab0 <__aeabi_dmul+0x4c>
 8002ce8:	2300      	movs	r3, #0
 8002cea:	469a      	mov	sl, r3
 8002cec:	3304      	adds	r3, #4
 8002cee:	4698      	mov	r8, r3
 8002cf0:	3b03      	subs	r3, #3
 8002cf2:	2500      	movs	r5, #0
 8002cf4:	9302      	str	r3, [sp, #8]
 8002cf6:	e6db      	b.n	8002ab0 <__aeabi_dmul+0x4c>
 8002cf8:	4642      	mov	r2, r8
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	431a      	orrs	r2, r3
 8002cfe:	002b      	movs	r3, r5
 8002d00:	4690      	mov	r8, r2
 8002d02:	1c5a      	adds	r2, r3, #1
 8002d04:	9201      	str	r2, [sp, #4]
 8002d06:	4642      	mov	r2, r8
 8002d08:	2400      	movs	r4, #0
 8002d0a:	2000      	movs	r0, #0
 8002d0c:	2601      	movs	r6, #1
 8002d0e:	2a0a      	cmp	r2, #10
 8002d10:	dc00      	bgt.n	8002d14 <__aeabi_dmul+0x2b0>
 8002d12:	e6ea      	b.n	8002aea <__aeabi_dmul+0x86>
 8002d14:	e72c      	b.n	8002b70 <__aeabi_dmul+0x10c>
 8002d16:	2201      	movs	r2, #1
 8002d18:	1ad2      	subs	r2, r2, r3
 8002d1a:	2a38      	cmp	r2, #56	@ 0x38
 8002d1c:	dd00      	ble.n	8002d20 <__aeabi_dmul+0x2bc>
 8002d1e:	e6f4      	b.n	8002b0a <__aeabi_dmul+0xa6>
 8002d20:	2a1f      	cmp	r2, #31
 8002d22:	dc00      	bgt.n	8002d26 <__aeabi_dmul+0x2c2>
 8002d24:	e12a      	b.n	8002f7c <__aeabi_dmul+0x518>
 8002d26:	211f      	movs	r1, #31
 8002d28:	4249      	negs	r1, r1
 8002d2a:	1acb      	subs	r3, r1, r3
 8002d2c:	0021      	movs	r1, r4
 8002d2e:	40d9      	lsrs	r1, r3
 8002d30:	000b      	movs	r3, r1
 8002d32:	2a20      	cmp	r2, #32
 8002d34:	d005      	beq.n	8002d42 <__aeabi_dmul+0x2de>
 8002d36:	4a16      	ldr	r2, [pc, #88]	@ (8002d90 <__aeabi_dmul+0x32c>)
 8002d38:	9d01      	ldr	r5, [sp, #4]
 8002d3a:	4694      	mov	ip, r2
 8002d3c:	4465      	add	r5, ip
 8002d3e:	40ac      	lsls	r4, r5
 8002d40:	4320      	orrs	r0, r4
 8002d42:	1e42      	subs	r2, r0, #1
 8002d44:	4190      	sbcs	r0, r2
 8002d46:	4318      	orrs	r0, r3
 8002d48:	2307      	movs	r3, #7
 8002d4a:	0019      	movs	r1, r3
 8002d4c:	2400      	movs	r4, #0
 8002d4e:	4001      	ands	r1, r0
 8002d50:	4203      	tst	r3, r0
 8002d52:	d00c      	beq.n	8002d6e <__aeabi_dmul+0x30a>
 8002d54:	230f      	movs	r3, #15
 8002d56:	4003      	ands	r3, r0
 8002d58:	2b04      	cmp	r3, #4
 8002d5a:	d100      	bne.n	8002d5e <__aeabi_dmul+0x2fa>
 8002d5c:	e140      	b.n	8002fe0 <__aeabi_dmul+0x57c>
 8002d5e:	1d03      	adds	r3, r0, #4
 8002d60:	4283      	cmp	r3, r0
 8002d62:	41a4      	sbcs	r4, r4
 8002d64:	0018      	movs	r0, r3
 8002d66:	4264      	negs	r4, r4
 8002d68:	0761      	lsls	r1, r4, #29
 8002d6a:	0264      	lsls	r4, r4, #9
 8002d6c:	0b24      	lsrs	r4, r4, #12
 8002d6e:	08c2      	lsrs	r2, r0, #3
 8002d70:	2300      	movs	r3, #0
 8002d72:	430a      	orrs	r2, r1
 8002d74:	e6cc      	b.n	8002b10 <__aeabi_dmul+0xac>
 8002d76:	46c0      	nop			@ (mov r8, r8)
 8002d78:	000007ff 	.word	0x000007ff
 8002d7c:	fffffc01 	.word	0xfffffc01
 8002d80:	000003ff 	.word	0x000003ff
 8002d84:	feffffff 	.word	0xfeffffff
 8002d88:	000007fe 	.word	0x000007fe
 8002d8c:	fffffc0d 	.word	0xfffffc0d
 8002d90:	0000043e 	.word	0x0000043e
 8002d94:	4649      	mov	r1, r9
 8002d96:	464a      	mov	r2, r9
 8002d98:	0409      	lsls	r1, r1, #16
 8002d9a:	0c09      	lsrs	r1, r1, #16
 8002d9c:	000d      	movs	r5, r1
 8002d9e:	0c16      	lsrs	r6, r2, #16
 8002da0:	0c02      	lsrs	r2, r0, #16
 8002da2:	0400      	lsls	r0, r0, #16
 8002da4:	0c00      	lsrs	r0, r0, #16
 8002da6:	4345      	muls	r5, r0
 8002da8:	46ac      	mov	ip, r5
 8002daa:	0005      	movs	r5, r0
 8002dac:	4375      	muls	r5, r6
 8002dae:	46a8      	mov	r8, r5
 8002db0:	0015      	movs	r5, r2
 8002db2:	000f      	movs	r7, r1
 8002db4:	4375      	muls	r5, r6
 8002db6:	9200      	str	r2, [sp, #0]
 8002db8:	9502      	str	r5, [sp, #8]
 8002dba:	002a      	movs	r2, r5
 8002dbc:	9d00      	ldr	r5, [sp, #0]
 8002dbe:	436f      	muls	r7, r5
 8002dc0:	4665      	mov	r5, ip
 8002dc2:	0c2d      	lsrs	r5, r5, #16
 8002dc4:	46a9      	mov	r9, r5
 8002dc6:	4447      	add	r7, r8
 8002dc8:	444f      	add	r7, r9
 8002dca:	45b8      	cmp	r8, r7
 8002dcc:	d905      	bls.n	8002dda <__aeabi_dmul+0x376>
 8002dce:	0015      	movs	r5, r2
 8002dd0:	2280      	movs	r2, #128	@ 0x80
 8002dd2:	0252      	lsls	r2, r2, #9
 8002dd4:	4690      	mov	r8, r2
 8002dd6:	4445      	add	r5, r8
 8002dd8:	9502      	str	r5, [sp, #8]
 8002dda:	0c3d      	lsrs	r5, r7, #16
 8002ddc:	9503      	str	r5, [sp, #12]
 8002dde:	4665      	mov	r5, ip
 8002de0:	042d      	lsls	r5, r5, #16
 8002de2:	043f      	lsls	r7, r7, #16
 8002de4:	0c2d      	lsrs	r5, r5, #16
 8002de6:	46ac      	mov	ip, r5
 8002de8:	003d      	movs	r5, r7
 8002dea:	4465      	add	r5, ip
 8002dec:	9504      	str	r5, [sp, #16]
 8002dee:	0c25      	lsrs	r5, r4, #16
 8002df0:	0424      	lsls	r4, r4, #16
 8002df2:	0c24      	lsrs	r4, r4, #16
 8002df4:	46ac      	mov	ip, r5
 8002df6:	0025      	movs	r5, r4
 8002df8:	4375      	muls	r5, r6
 8002dfa:	46a8      	mov	r8, r5
 8002dfc:	4665      	mov	r5, ip
 8002dfe:	000f      	movs	r7, r1
 8002e00:	4369      	muls	r1, r5
 8002e02:	4441      	add	r1, r8
 8002e04:	4689      	mov	r9, r1
 8002e06:	4367      	muls	r7, r4
 8002e08:	0c39      	lsrs	r1, r7, #16
 8002e0a:	4449      	add	r1, r9
 8002e0c:	436e      	muls	r6, r5
 8002e0e:	4588      	cmp	r8, r1
 8002e10:	d903      	bls.n	8002e1a <__aeabi_dmul+0x3b6>
 8002e12:	2280      	movs	r2, #128	@ 0x80
 8002e14:	0252      	lsls	r2, r2, #9
 8002e16:	4690      	mov	r8, r2
 8002e18:	4446      	add	r6, r8
 8002e1a:	0c0d      	lsrs	r5, r1, #16
 8002e1c:	46a8      	mov	r8, r5
 8002e1e:	0035      	movs	r5, r6
 8002e20:	4445      	add	r5, r8
 8002e22:	9505      	str	r5, [sp, #20]
 8002e24:	9d03      	ldr	r5, [sp, #12]
 8002e26:	043f      	lsls	r7, r7, #16
 8002e28:	46a8      	mov	r8, r5
 8002e2a:	0c3f      	lsrs	r7, r7, #16
 8002e2c:	0409      	lsls	r1, r1, #16
 8002e2e:	19c9      	adds	r1, r1, r7
 8002e30:	4488      	add	r8, r1
 8002e32:	4645      	mov	r5, r8
 8002e34:	9503      	str	r5, [sp, #12]
 8002e36:	4655      	mov	r5, sl
 8002e38:	042e      	lsls	r6, r5, #16
 8002e3a:	0c36      	lsrs	r6, r6, #16
 8002e3c:	0c2f      	lsrs	r7, r5, #16
 8002e3e:	0035      	movs	r5, r6
 8002e40:	4345      	muls	r5, r0
 8002e42:	4378      	muls	r0, r7
 8002e44:	4681      	mov	r9, r0
 8002e46:	0038      	movs	r0, r7
 8002e48:	46a8      	mov	r8, r5
 8002e4a:	0c2d      	lsrs	r5, r5, #16
 8002e4c:	46aa      	mov	sl, r5
 8002e4e:	9a00      	ldr	r2, [sp, #0]
 8002e50:	4350      	muls	r0, r2
 8002e52:	4372      	muls	r2, r6
 8002e54:	444a      	add	r2, r9
 8002e56:	4452      	add	r2, sl
 8002e58:	4591      	cmp	r9, r2
 8002e5a:	d903      	bls.n	8002e64 <__aeabi_dmul+0x400>
 8002e5c:	2580      	movs	r5, #128	@ 0x80
 8002e5e:	026d      	lsls	r5, r5, #9
 8002e60:	46a9      	mov	r9, r5
 8002e62:	4448      	add	r0, r9
 8002e64:	0c15      	lsrs	r5, r2, #16
 8002e66:	46a9      	mov	r9, r5
 8002e68:	4645      	mov	r5, r8
 8002e6a:	042d      	lsls	r5, r5, #16
 8002e6c:	0c2d      	lsrs	r5, r5, #16
 8002e6e:	46a8      	mov	r8, r5
 8002e70:	4665      	mov	r5, ip
 8002e72:	437d      	muls	r5, r7
 8002e74:	0412      	lsls	r2, r2, #16
 8002e76:	4448      	add	r0, r9
 8002e78:	4490      	add	r8, r2
 8002e7a:	46a9      	mov	r9, r5
 8002e7c:	0032      	movs	r2, r6
 8002e7e:	4665      	mov	r5, ip
 8002e80:	4362      	muls	r2, r4
 8002e82:	436e      	muls	r6, r5
 8002e84:	437c      	muls	r4, r7
 8002e86:	0c17      	lsrs	r7, r2, #16
 8002e88:	1936      	adds	r6, r6, r4
 8002e8a:	19bf      	adds	r7, r7, r6
 8002e8c:	42bc      	cmp	r4, r7
 8002e8e:	d903      	bls.n	8002e98 <__aeabi_dmul+0x434>
 8002e90:	2480      	movs	r4, #128	@ 0x80
 8002e92:	0264      	lsls	r4, r4, #9
 8002e94:	46a4      	mov	ip, r4
 8002e96:	44e1      	add	r9, ip
 8002e98:	9c02      	ldr	r4, [sp, #8]
 8002e9a:	9e03      	ldr	r6, [sp, #12]
 8002e9c:	46a4      	mov	ip, r4
 8002e9e:	9d05      	ldr	r5, [sp, #20]
 8002ea0:	4466      	add	r6, ip
 8002ea2:	428e      	cmp	r6, r1
 8002ea4:	4189      	sbcs	r1, r1
 8002ea6:	46ac      	mov	ip, r5
 8002ea8:	0412      	lsls	r2, r2, #16
 8002eaa:	043c      	lsls	r4, r7, #16
 8002eac:	0c12      	lsrs	r2, r2, #16
 8002eae:	18a2      	adds	r2, r4, r2
 8002eb0:	4462      	add	r2, ip
 8002eb2:	4249      	negs	r1, r1
 8002eb4:	1854      	adds	r4, r2, r1
 8002eb6:	4446      	add	r6, r8
 8002eb8:	46a4      	mov	ip, r4
 8002eba:	4546      	cmp	r6, r8
 8002ebc:	41a4      	sbcs	r4, r4
 8002ebe:	4682      	mov	sl, r0
 8002ec0:	4264      	negs	r4, r4
 8002ec2:	46a0      	mov	r8, r4
 8002ec4:	42aa      	cmp	r2, r5
 8002ec6:	4192      	sbcs	r2, r2
 8002ec8:	458c      	cmp	ip, r1
 8002eca:	4189      	sbcs	r1, r1
 8002ecc:	44e2      	add	sl, ip
 8002ece:	44d0      	add	r8, sl
 8002ed0:	4249      	negs	r1, r1
 8002ed2:	4252      	negs	r2, r2
 8002ed4:	430a      	orrs	r2, r1
 8002ed6:	45a0      	cmp	r8, r4
 8002ed8:	41a4      	sbcs	r4, r4
 8002eda:	4582      	cmp	sl, r0
 8002edc:	4189      	sbcs	r1, r1
 8002ede:	4264      	negs	r4, r4
 8002ee0:	4249      	negs	r1, r1
 8002ee2:	430c      	orrs	r4, r1
 8002ee4:	4641      	mov	r1, r8
 8002ee6:	0c3f      	lsrs	r7, r7, #16
 8002ee8:	19d2      	adds	r2, r2, r7
 8002eea:	1912      	adds	r2, r2, r4
 8002eec:	0dcc      	lsrs	r4, r1, #23
 8002eee:	9904      	ldr	r1, [sp, #16]
 8002ef0:	0270      	lsls	r0, r6, #9
 8002ef2:	4308      	orrs	r0, r1
 8002ef4:	1e41      	subs	r1, r0, #1
 8002ef6:	4188      	sbcs	r0, r1
 8002ef8:	4641      	mov	r1, r8
 8002efa:	444a      	add	r2, r9
 8002efc:	0df6      	lsrs	r6, r6, #23
 8002efe:	0252      	lsls	r2, r2, #9
 8002f00:	4330      	orrs	r0, r6
 8002f02:	0249      	lsls	r1, r1, #9
 8002f04:	4314      	orrs	r4, r2
 8002f06:	4308      	orrs	r0, r1
 8002f08:	01d2      	lsls	r2, r2, #7
 8002f0a:	d535      	bpl.n	8002f78 <__aeabi_dmul+0x514>
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	0843      	lsrs	r3, r0, #1
 8002f10:	4002      	ands	r2, r0
 8002f12:	4313      	orrs	r3, r2
 8002f14:	07e0      	lsls	r0, r4, #31
 8002f16:	4318      	orrs	r0, r3
 8002f18:	0864      	lsrs	r4, r4, #1
 8002f1a:	e634      	b.n	8002b86 <__aeabi_dmul+0x122>
 8002f1c:	9b00      	ldr	r3, [sp, #0]
 8002f1e:	46a2      	mov	sl, r4
 8002f20:	469b      	mov	fp, r3
 8002f22:	4681      	mov	r9, r0
 8002f24:	2480      	movs	r4, #128	@ 0x80
 8002f26:	4653      	mov	r3, sl
 8002f28:	0324      	lsls	r4, r4, #12
 8002f2a:	431c      	orrs	r4, r3
 8002f2c:	0324      	lsls	r4, r4, #12
 8002f2e:	464a      	mov	r2, r9
 8002f30:	4b2e      	ldr	r3, [pc, #184]	@ (8002fec <__aeabi_dmul+0x588>)
 8002f32:	0b24      	lsrs	r4, r4, #12
 8002f34:	e5ec      	b.n	8002b10 <__aeabi_dmul+0xac>
 8002f36:	f000 fca1 	bl	800387c <__clzsi2>
 8002f3a:	2315      	movs	r3, #21
 8002f3c:	469c      	mov	ip, r3
 8002f3e:	4484      	add	ip, r0
 8002f40:	0002      	movs	r2, r0
 8002f42:	4663      	mov	r3, ip
 8002f44:	3220      	adds	r2, #32
 8002f46:	2b1c      	cmp	r3, #28
 8002f48:	dc00      	bgt.n	8002f4c <__aeabi_dmul+0x4e8>
 8002f4a:	e684      	b.n	8002c56 <__aeabi_dmul+0x1f2>
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	4699      	mov	r9, r3
 8002f50:	0023      	movs	r3, r4
 8002f52:	3808      	subs	r0, #8
 8002f54:	4083      	lsls	r3, r0
 8002f56:	469a      	mov	sl, r3
 8002f58:	e68e      	b.n	8002c78 <__aeabi_dmul+0x214>
 8002f5a:	f000 fc8f 	bl	800387c <__clzsi2>
 8002f5e:	0002      	movs	r2, r0
 8002f60:	0003      	movs	r3, r0
 8002f62:	3215      	adds	r2, #21
 8002f64:	3320      	adds	r3, #32
 8002f66:	2a1c      	cmp	r2, #28
 8002f68:	dc00      	bgt.n	8002f6c <__aeabi_dmul+0x508>
 8002f6a:	e64e      	b.n	8002c0a <__aeabi_dmul+0x1a6>
 8002f6c:	0002      	movs	r2, r0
 8002f6e:	0034      	movs	r4, r6
 8002f70:	3a08      	subs	r2, #8
 8002f72:	2000      	movs	r0, #0
 8002f74:	4094      	lsls	r4, r2
 8002f76:	e652      	b.n	8002c1e <__aeabi_dmul+0x1ba>
 8002f78:	9301      	str	r3, [sp, #4]
 8002f7a:	e604      	b.n	8002b86 <__aeabi_dmul+0x122>
 8002f7c:	4b1c      	ldr	r3, [pc, #112]	@ (8002ff0 <__aeabi_dmul+0x58c>)
 8002f7e:	0021      	movs	r1, r4
 8002f80:	469c      	mov	ip, r3
 8002f82:	0003      	movs	r3, r0
 8002f84:	9d01      	ldr	r5, [sp, #4]
 8002f86:	40d3      	lsrs	r3, r2
 8002f88:	4465      	add	r5, ip
 8002f8a:	40a9      	lsls	r1, r5
 8002f8c:	4319      	orrs	r1, r3
 8002f8e:	0003      	movs	r3, r0
 8002f90:	40ab      	lsls	r3, r5
 8002f92:	1e58      	subs	r0, r3, #1
 8002f94:	4183      	sbcs	r3, r0
 8002f96:	4319      	orrs	r1, r3
 8002f98:	0008      	movs	r0, r1
 8002f9a:	40d4      	lsrs	r4, r2
 8002f9c:	074b      	lsls	r3, r1, #29
 8002f9e:	d009      	beq.n	8002fb4 <__aeabi_dmul+0x550>
 8002fa0:	230f      	movs	r3, #15
 8002fa2:	400b      	ands	r3, r1
 8002fa4:	2b04      	cmp	r3, #4
 8002fa6:	d005      	beq.n	8002fb4 <__aeabi_dmul+0x550>
 8002fa8:	1d0b      	adds	r3, r1, #4
 8002faa:	428b      	cmp	r3, r1
 8002fac:	4180      	sbcs	r0, r0
 8002fae:	4240      	negs	r0, r0
 8002fb0:	1824      	adds	r4, r4, r0
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	0223      	lsls	r3, r4, #8
 8002fb6:	d400      	bmi.n	8002fba <__aeabi_dmul+0x556>
 8002fb8:	e6d6      	b.n	8002d68 <__aeabi_dmul+0x304>
 8002fba:	2301      	movs	r3, #1
 8002fbc:	2400      	movs	r4, #0
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	e5a6      	b.n	8002b10 <__aeabi_dmul+0xac>
 8002fc2:	290f      	cmp	r1, #15
 8002fc4:	d1aa      	bne.n	8002f1c <__aeabi_dmul+0x4b8>
 8002fc6:	2380      	movs	r3, #128	@ 0x80
 8002fc8:	4652      	mov	r2, sl
 8002fca:	031b      	lsls	r3, r3, #12
 8002fcc:	421a      	tst	r2, r3
 8002fce:	d0a9      	beq.n	8002f24 <__aeabi_dmul+0x4c0>
 8002fd0:	421c      	tst	r4, r3
 8002fd2:	d1a7      	bne.n	8002f24 <__aeabi_dmul+0x4c0>
 8002fd4:	431c      	orrs	r4, r3
 8002fd6:	9b00      	ldr	r3, [sp, #0]
 8002fd8:	0002      	movs	r2, r0
 8002fda:	469b      	mov	fp, r3
 8002fdc:	4b03      	ldr	r3, [pc, #12]	@ (8002fec <__aeabi_dmul+0x588>)
 8002fde:	e597      	b.n	8002b10 <__aeabi_dmul+0xac>
 8002fe0:	2400      	movs	r4, #0
 8002fe2:	e6c1      	b.n	8002d68 <__aeabi_dmul+0x304>
 8002fe4:	2400      	movs	r4, #0
 8002fe6:	4b01      	ldr	r3, [pc, #4]	@ (8002fec <__aeabi_dmul+0x588>)
 8002fe8:	0022      	movs	r2, r4
 8002fea:	e591      	b.n	8002b10 <__aeabi_dmul+0xac>
 8002fec:	000007ff 	.word	0x000007ff
 8002ff0:	0000041e 	.word	0x0000041e

08002ff4 <__aeabi_dsub>:
 8002ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ff6:	464e      	mov	r6, r9
 8002ff8:	4645      	mov	r5, r8
 8002ffa:	46de      	mov	lr, fp
 8002ffc:	4657      	mov	r7, sl
 8002ffe:	b5e0      	push	{r5, r6, r7, lr}
 8003000:	b085      	sub	sp, #20
 8003002:	9000      	str	r0, [sp, #0]
 8003004:	9101      	str	r1, [sp, #4]
 8003006:	030c      	lsls	r4, r1, #12
 8003008:	004f      	lsls	r7, r1, #1
 800300a:	0fce      	lsrs	r6, r1, #31
 800300c:	0a61      	lsrs	r1, r4, #9
 800300e:	9c00      	ldr	r4, [sp, #0]
 8003010:	46b0      	mov	r8, r6
 8003012:	0f64      	lsrs	r4, r4, #29
 8003014:	430c      	orrs	r4, r1
 8003016:	9900      	ldr	r1, [sp, #0]
 8003018:	0d7f      	lsrs	r7, r7, #21
 800301a:	00c8      	lsls	r0, r1, #3
 800301c:	0011      	movs	r1, r2
 800301e:	001a      	movs	r2, r3
 8003020:	031b      	lsls	r3, r3, #12
 8003022:	469c      	mov	ip, r3
 8003024:	9100      	str	r1, [sp, #0]
 8003026:	9201      	str	r2, [sp, #4]
 8003028:	0051      	lsls	r1, r2, #1
 800302a:	0d4b      	lsrs	r3, r1, #21
 800302c:	4699      	mov	r9, r3
 800302e:	9b01      	ldr	r3, [sp, #4]
 8003030:	9d00      	ldr	r5, [sp, #0]
 8003032:	0fd9      	lsrs	r1, r3, #31
 8003034:	4663      	mov	r3, ip
 8003036:	0f6a      	lsrs	r2, r5, #29
 8003038:	0a5b      	lsrs	r3, r3, #9
 800303a:	4313      	orrs	r3, r2
 800303c:	00ea      	lsls	r2, r5, #3
 800303e:	4694      	mov	ip, r2
 8003040:	4693      	mov	fp, r2
 8003042:	4ac1      	ldr	r2, [pc, #772]	@ (8003348 <__aeabi_dsub+0x354>)
 8003044:	9003      	str	r0, [sp, #12]
 8003046:	9302      	str	r3, [sp, #8]
 8003048:	4591      	cmp	r9, r2
 800304a:	d100      	bne.n	800304e <__aeabi_dsub+0x5a>
 800304c:	e0cd      	b.n	80031ea <__aeabi_dsub+0x1f6>
 800304e:	2501      	movs	r5, #1
 8003050:	4069      	eors	r1, r5
 8003052:	464d      	mov	r5, r9
 8003054:	1b7d      	subs	r5, r7, r5
 8003056:	46aa      	mov	sl, r5
 8003058:	428e      	cmp	r6, r1
 800305a:	d100      	bne.n	800305e <__aeabi_dsub+0x6a>
 800305c:	e080      	b.n	8003160 <__aeabi_dsub+0x16c>
 800305e:	2d00      	cmp	r5, #0
 8003060:	dc00      	bgt.n	8003064 <__aeabi_dsub+0x70>
 8003062:	e335      	b.n	80036d0 <__aeabi_dsub+0x6dc>
 8003064:	4649      	mov	r1, r9
 8003066:	2900      	cmp	r1, #0
 8003068:	d100      	bne.n	800306c <__aeabi_dsub+0x78>
 800306a:	e0df      	b.n	800322c <__aeabi_dsub+0x238>
 800306c:	4297      	cmp	r7, r2
 800306e:	d100      	bne.n	8003072 <__aeabi_dsub+0x7e>
 8003070:	e194      	b.n	800339c <__aeabi_dsub+0x3a8>
 8003072:	4652      	mov	r2, sl
 8003074:	2501      	movs	r5, #1
 8003076:	2a38      	cmp	r2, #56	@ 0x38
 8003078:	dc19      	bgt.n	80030ae <__aeabi_dsub+0xba>
 800307a:	2280      	movs	r2, #128	@ 0x80
 800307c:	9b02      	ldr	r3, [sp, #8]
 800307e:	0412      	lsls	r2, r2, #16
 8003080:	4313      	orrs	r3, r2
 8003082:	9302      	str	r3, [sp, #8]
 8003084:	4652      	mov	r2, sl
 8003086:	2a1f      	cmp	r2, #31
 8003088:	dd00      	ble.n	800308c <__aeabi_dsub+0x98>
 800308a:	e1e3      	b.n	8003454 <__aeabi_dsub+0x460>
 800308c:	4653      	mov	r3, sl
 800308e:	2220      	movs	r2, #32
 8003090:	4661      	mov	r1, ip
 8003092:	9d02      	ldr	r5, [sp, #8]
 8003094:	1ad2      	subs	r2, r2, r3
 8003096:	4095      	lsls	r5, r2
 8003098:	40d9      	lsrs	r1, r3
 800309a:	430d      	orrs	r5, r1
 800309c:	4661      	mov	r1, ip
 800309e:	4091      	lsls	r1, r2
 80030a0:	000a      	movs	r2, r1
 80030a2:	1e51      	subs	r1, r2, #1
 80030a4:	418a      	sbcs	r2, r1
 80030a6:	4315      	orrs	r5, r2
 80030a8:	9a02      	ldr	r2, [sp, #8]
 80030aa:	40da      	lsrs	r2, r3
 80030ac:	1aa4      	subs	r4, r4, r2
 80030ae:	1b45      	subs	r5, r0, r5
 80030b0:	42a8      	cmp	r0, r5
 80030b2:	4180      	sbcs	r0, r0
 80030b4:	4240      	negs	r0, r0
 80030b6:	1a24      	subs	r4, r4, r0
 80030b8:	0223      	lsls	r3, r4, #8
 80030ba:	d400      	bmi.n	80030be <__aeabi_dsub+0xca>
 80030bc:	e13d      	b.n	800333a <__aeabi_dsub+0x346>
 80030be:	0264      	lsls	r4, r4, #9
 80030c0:	0a64      	lsrs	r4, r4, #9
 80030c2:	2c00      	cmp	r4, #0
 80030c4:	d100      	bne.n	80030c8 <__aeabi_dsub+0xd4>
 80030c6:	e147      	b.n	8003358 <__aeabi_dsub+0x364>
 80030c8:	0020      	movs	r0, r4
 80030ca:	f000 fbd7 	bl	800387c <__clzsi2>
 80030ce:	0003      	movs	r3, r0
 80030d0:	3b08      	subs	r3, #8
 80030d2:	2120      	movs	r1, #32
 80030d4:	0028      	movs	r0, r5
 80030d6:	1aca      	subs	r2, r1, r3
 80030d8:	40d0      	lsrs	r0, r2
 80030da:	409c      	lsls	r4, r3
 80030dc:	0002      	movs	r2, r0
 80030de:	409d      	lsls	r5, r3
 80030e0:	4322      	orrs	r2, r4
 80030e2:	429f      	cmp	r7, r3
 80030e4:	dd00      	ble.n	80030e8 <__aeabi_dsub+0xf4>
 80030e6:	e177      	b.n	80033d8 <__aeabi_dsub+0x3e4>
 80030e8:	1bd8      	subs	r0, r3, r7
 80030ea:	3001      	adds	r0, #1
 80030ec:	1a09      	subs	r1, r1, r0
 80030ee:	002c      	movs	r4, r5
 80030f0:	408d      	lsls	r5, r1
 80030f2:	40c4      	lsrs	r4, r0
 80030f4:	1e6b      	subs	r3, r5, #1
 80030f6:	419d      	sbcs	r5, r3
 80030f8:	0013      	movs	r3, r2
 80030fa:	40c2      	lsrs	r2, r0
 80030fc:	408b      	lsls	r3, r1
 80030fe:	4325      	orrs	r5, r4
 8003100:	2700      	movs	r7, #0
 8003102:	0014      	movs	r4, r2
 8003104:	431d      	orrs	r5, r3
 8003106:	076b      	lsls	r3, r5, #29
 8003108:	d009      	beq.n	800311e <__aeabi_dsub+0x12a>
 800310a:	230f      	movs	r3, #15
 800310c:	402b      	ands	r3, r5
 800310e:	2b04      	cmp	r3, #4
 8003110:	d005      	beq.n	800311e <__aeabi_dsub+0x12a>
 8003112:	1d2b      	adds	r3, r5, #4
 8003114:	42ab      	cmp	r3, r5
 8003116:	41ad      	sbcs	r5, r5
 8003118:	426d      	negs	r5, r5
 800311a:	1964      	adds	r4, r4, r5
 800311c:	001d      	movs	r5, r3
 800311e:	0223      	lsls	r3, r4, #8
 8003120:	d400      	bmi.n	8003124 <__aeabi_dsub+0x130>
 8003122:	e140      	b.n	80033a6 <__aeabi_dsub+0x3b2>
 8003124:	4a88      	ldr	r2, [pc, #544]	@ (8003348 <__aeabi_dsub+0x354>)
 8003126:	3701      	adds	r7, #1
 8003128:	4297      	cmp	r7, r2
 800312a:	d100      	bne.n	800312e <__aeabi_dsub+0x13a>
 800312c:	e101      	b.n	8003332 <__aeabi_dsub+0x33e>
 800312e:	2601      	movs	r6, #1
 8003130:	4643      	mov	r3, r8
 8003132:	4986      	ldr	r1, [pc, #536]	@ (800334c <__aeabi_dsub+0x358>)
 8003134:	08ed      	lsrs	r5, r5, #3
 8003136:	4021      	ands	r1, r4
 8003138:	074a      	lsls	r2, r1, #29
 800313a:	432a      	orrs	r2, r5
 800313c:	057c      	lsls	r4, r7, #21
 800313e:	024d      	lsls	r5, r1, #9
 8003140:	0b2d      	lsrs	r5, r5, #12
 8003142:	0d64      	lsrs	r4, r4, #21
 8003144:	401e      	ands	r6, r3
 8003146:	0524      	lsls	r4, r4, #20
 8003148:	432c      	orrs	r4, r5
 800314a:	07f6      	lsls	r6, r6, #31
 800314c:	4334      	orrs	r4, r6
 800314e:	0010      	movs	r0, r2
 8003150:	0021      	movs	r1, r4
 8003152:	b005      	add	sp, #20
 8003154:	bcf0      	pop	{r4, r5, r6, r7}
 8003156:	46bb      	mov	fp, r7
 8003158:	46b2      	mov	sl, r6
 800315a:	46a9      	mov	r9, r5
 800315c:	46a0      	mov	r8, r4
 800315e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003160:	2d00      	cmp	r5, #0
 8003162:	dc00      	bgt.n	8003166 <__aeabi_dsub+0x172>
 8003164:	e2d0      	b.n	8003708 <__aeabi_dsub+0x714>
 8003166:	4649      	mov	r1, r9
 8003168:	2900      	cmp	r1, #0
 800316a:	d000      	beq.n	800316e <__aeabi_dsub+0x17a>
 800316c:	e0d4      	b.n	8003318 <__aeabi_dsub+0x324>
 800316e:	4661      	mov	r1, ip
 8003170:	9b02      	ldr	r3, [sp, #8]
 8003172:	4319      	orrs	r1, r3
 8003174:	d100      	bne.n	8003178 <__aeabi_dsub+0x184>
 8003176:	e12b      	b.n	80033d0 <__aeabi_dsub+0x3dc>
 8003178:	1e69      	subs	r1, r5, #1
 800317a:	2d01      	cmp	r5, #1
 800317c:	d100      	bne.n	8003180 <__aeabi_dsub+0x18c>
 800317e:	e1d9      	b.n	8003534 <__aeabi_dsub+0x540>
 8003180:	4295      	cmp	r5, r2
 8003182:	d100      	bne.n	8003186 <__aeabi_dsub+0x192>
 8003184:	e10a      	b.n	800339c <__aeabi_dsub+0x3a8>
 8003186:	2501      	movs	r5, #1
 8003188:	2938      	cmp	r1, #56	@ 0x38
 800318a:	dc17      	bgt.n	80031bc <__aeabi_dsub+0x1c8>
 800318c:	468a      	mov	sl, r1
 800318e:	4653      	mov	r3, sl
 8003190:	2b1f      	cmp	r3, #31
 8003192:	dd00      	ble.n	8003196 <__aeabi_dsub+0x1a2>
 8003194:	e1e7      	b.n	8003566 <__aeabi_dsub+0x572>
 8003196:	2220      	movs	r2, #32
 8003198:	1ad2      	subs	r2, r2, r3
 800319a:	9b02      	ldr	r3, [sp, #8]
 800319c:	4661      	mov	r1, ip
 800319e:	4093      	lsls	r3, r2
 80031a0:	001d      	movs	r5, r3
 80031a2:	4653      	mov	r3, sl
 80031a4:	40d9      	lsrs	r1, r3
 80031a6:	4663      	mov	r3, ip
 80031a8:	4093      	lsls	r3, r2
 80031aa:	001a      	movs	r2, r3
 80031ac:	430d      	orrs	r5, r1
 80031ae:	1e51      	subs	r1, r2, #1
 80031b0:	418a      	sbcs	r2, r1
 80031b2:	4653      	mov	r3, sl
 80031b4:	4315      	orrs	r5, r2
 80031b6:	9a02      	ldr	r2, [sp, #8]
 80031b8:	40da      	lsrs	r2, r3
 80031ba:	18a4      	adds	r4, r4, r2
 80031bc:	182d      	adds	r5, r5, r0
 80031be:	4285      	cmp	r5, r0
 80031c0:	4180      	sbcs	r0, r0
 80031c2:	4240      	negs	r0, r0
 80031c4:	1824      	adds	r4, r4, r0
 80031c6:	0223      	lsls	r3, r4, #8
 80031c8:	d400      	bmi.n	80031cc <__aeabi_dsub+0x1d8>
 80031ca:	e0b6      	b.n	800333a <__aeabi_dsub+0x346>
 80031cc:	4b5e      	ldr	r3, [pc, #376]	@ (8003348 <__aeabi_dsub+0x354>)
 80031ce:	3701      	adds	r7, #1
 80031d0:	429f      	cmp	r7, r3
 80031d2:	d100      	bne.n	80031d6 <__aeabi_dsub+0x1e2>
 80031d4:	e0ad      	b.n	8003332 <__aeabi_dsub+0x33e>
 80031d6:	2101      	movs	r1, #1
 80031d8:	4b5c      	ldr	r3, [pc, #368]	@ (800334c <__aeabi_dsub+0x358>)
 80031da:	086a      	lsrs	r2, r5, #1
 80031dc:	401c      	ands	r4, r3
 80031de:	4029      	ands	r1, r5
 80031e0:	430a      	orrs	r2, r1
 80031e2:	07e5      	lsls	r5, r4, #31
 80031e4:	4315      	orrs	r5, r2
 80031e6:	0864      	lsrs	r4, r4, #1
 80031e8:	e78d      	b.n	8003106 <__aeabi_dsub+0x112>
 80031ea:	4a59      	ldr	r2, [pc, #356]	@ (8003350 <__aeabi_dsub+0x35c>)
 80031ec:	9b02      	ldr	r3, [sp, #8]
 80031ee:	4692      	mov	sl, r2
 80031f0:	4662      	mov	r2, ip
 80031f2:	44ba      	add	sl, r7
 80031f4:	431a      	orrs	r2, r3
 80031f6:	d02c      	beq.n	8003252 <__aeabi_dsub+0x25e>
 80031f8:	428e      	cmp	r6, r1
 80031fa:	d02e      	beq.n	800325a <__aeabi_dsub+0x266>
 80031fc:	4652      	mov	r2, sl
 80031fe:	2a00      	cmp	r2, #0
 8003200:	d060      	beq.n	80032c4 <__aeabi_dsub+0x2d0>
 8003202:	2f00      	cmp	r7, #0
 8003204:	d100      	bne.n	8003208 <__aeabi_dsub+0x214>
 8003206:	e0db      	b.n	80033c0 <__aeabi_dsub+0x3cc>
 8003208:	4663      	mov	r3, ip
 800320a:	000e      	movs	r6, r1
 800320c:	9c02      	ldr	r4, [sp, #8]
 800320e:	08d8      	lsrs	r0, r3, #3
 8003210:	0762      	lsls	r2, r4, #29
 8003212:	4302      	orrs	r2, r0
 8003214:	08e4      	lsrs	r4, r4, #3
 8003216:	0013      	movs	r3, r2
 8003218:	4323      	orrs	r3, r4
 800321a:	d100      	bne.n	800321e <__aeabi_dsub+0x22a>
 800321c:	e254      	b.n	80036c8 <__aeabi_dsub+0x6d4>
 800321e:	2580      	movs	r5, #128	@ 0x80
 8003220:	032d      	lsls	r5, r5, #12
 8003222:	4325      	orrs	r5, r4
 8003224:	032d      	lsls	r5, r5, #12
 8003226:	4c48      	ldr	r4, [pc, #288]	@ (8003348 <__aeabi_dsub+0x354>)
 8003228:	0b2d      	lsrs	r5, r5, #12
 800322a:	e78c      	b.n	8003146 <__aeabi_dsub+0x152>
 800322c:	4661      	mov	r1, ip
 800322e:	9b02      	ldr	r3, [sp, #8]
 8003230:	4319      	orrs	r1, r3
 8003232:	d100      	bne.n	8003236 <__aeabi_dsub+0x242>
 8003234:	e0cc      	b.n	80033d0 <__aeabi_dsub+0x3dc>
 8003236:	0029      	movs	r1, r5
 8003238:	3901      	subs	r1, #1
 800323a:	2d01      	cmp	r5, #1
 800323c:	d100      	bne.n	8003240 <__aeabi_dsub+0x24c>
 800323e:	e188      	b.n	8003552 <__aeabi_dsub+0x55e>
 8003240:	4295      	cmp	r5, r2
 8003242:	d100      	bne.n	8003246 <__aeabi_dsub+0x252>
 8003244:	e0aa      	b.n	800339c <__aeabi_dsub+0x3a8>
 8003246:	2501      	movs	r5, #1
 8003248:	2938      	cmp	r1, #56	@ 0x38
 800324a:	dd00      	ble.n	800324e <__aeabi_dsub+0x25a>
 800324c:	e72f      	b.n	80030ae <__aeabi_dsub+0xba>
 800324e:	468a      	mov	sl, r1
 8003250:	e718      	b.n	8003084 <__aeabi_dsub+0x90>
 8003252:	2201      	movs	r2, #1
 8003254:	4051      	eors	r1, r2
 8003256:	428e      	cmp	r6, r1
 8003258:	d1d0      	bne.n	80031fc <__aeabi_dsub+0x208>
 800325a:	4653      	mov	r3, sl
 800325c:	2b00      	cmp	r3, #0
 800325e:	d100      	bne.n	8003262 <__aeabi_dsub+0x26e>
 8003260:	e0be      	b.n	80033e0 <__aeabi_dsub+0x3ec>
 8003262:	2f00      	cmp	r7, #0
 8003264:	d000      	beq.n	8003268 <__aeabi_dsub+0x274>
 8003266:	e138      	b.n	80034da <__aeabi_dsub+0x4e6>
 8003268:	46ca      	mov	sl, r9
 800326a:	0022      	movs	r2, r4
 800326c:	4302      	orrs	r2, r0
 800326e:	d100      	bne.n	8003272 <__aeabi_dsub+0x27e>
 8003270:	e1e2      	b.n	8003638 <__aeabi_dsub+0x644>
 8003272:	4653      	mov	r3, sl
 8003274:	1e59      	subs	r1, r3, #1
 8003276:	2b01      	cmp	r3, #1
 8003278:	d100      	bne.n	800327c <__aeabi_dsub+0x288>
 800327a:	e20d      	b.n	8003698 <__aeabi_dsub+0x6a4>
 800327c:	4a32      	ldr	r2, [pc, #200]	@ (8003348 <__aeabi_dsub+0x354>)
 800327e:	4592      	cmp	sl, r2
 8003280:	d100      	bne.n	8003284 <__aeabi_dsub+0x290>
 8003282:	e1d2      	b.n	800362a <__aeabi_dsub+0x636>
 8003284:	2701      	movs	r7, #1
 8003286:	2938      	cmp	r1, #56	@ 0x38
 8003288:	dc13      	bgt.n	80032b2 <__aeabi_dsub+0x2be>
 800328a:	291f      	cmp	r1, #31
 800328c:	dd00      	ble.n	8003290 <__aeabi_dsub+0x29c>
 800328e:	e1ee      	b.n	800366e <__aeabi_dsub+0x67a>
 8003290:	2220      	movs	r2, #32
 8003292:	9b02      	ldr	r3, [sp, #8]
 8003294:	1a52      	subs	r2, r2, r1
 8003296:	0025      	movs	r5, r4
 8003298:	0007      	movs	r7, r0
 800329a:	469a      	mov	sl, r3
 800329c:	40cc      	lsrs	r4, r1
 800329e:	4090      	lsls	r0, r2
 80032a0:	4095      	lsls	r5, r2
 80032a2:	40cf      	lsrs	r7, r1
 80032a4:	44a2      	add	sl, r4
 80032a6:	1e42      	subs	r2, r0, #1
 80032a8:	4190      	sbcs	r0, r2
 80032aa:	4653      	mov	r3, sl
 80032ac:	432f      	orrs	r7, r5
 80032ae:	4307      	orrs	r7, r0
 80032b0:	9302      	str	r3, [sp, #8]
 80032b2:	003d      	movs	r5, r7
 80032b4:	4465      	add	r5, ip
 80032b6:	4565      	cmp	r5, ip
 80032b8:	4192      	sbcs	r2, r2
 80032ba:	9b02      	ldr	r3, [sp, #8]
 80032bc:	4252      	negs	r2, r2
 80032be:	464f      	mov	r7, r9
 80032c0:	18d4      	adds	r4, r2, r3
 80032c2:	e780      	b.n	80031c6 <__aeabi_dsub+0x1d2>
 80032c4:	4a23      	ldr	r2, [pc, #140]	@ (8003354 <__aeabi_dsub+0x360>)
 80032c6:	1c7d      	adds	r5, r7, #1
 80032c8:	4215      	tst	r5, r2
 80032ca:	d000      	beq.n	80032ce <__aeabi_dsub+0x2da>
 80032cc:	e0aa      	b.n	8003424 <__aeabi_dsub+0x430>
 80032ce:	4662      	mov	r2, ip
 80032d0:	0025      	movs	r5, r4
 80032d2:	9b02      	ldr	r3, [sp, #8]
 80032d4:	4305      	orrs	r5, r0
 80032d6:	431a      	orrs	r2, r3
 80032d8:	2f00      	cmp	r7, #0
 80032da:	d000      	beq.n	80032de <__aeabi_dsub+0x2ea>
 80032dc:	e0f5      	b.n	80034ca <__aeabi_dsub+0x4d6>
 80032de:	2d00      	cmp	r5, #0
 80032e0:	d100      	bne.n	80032e4 <__aeabi_dsub+0x2f0>
 80032e2:	e16b      	b.n	80035bc <__aeabi_dsub+0x5c8>
 80032e4:	2a00      	cmp	r2, #0
 80032e6:	d100      	bne.n	80032ea <__aeabi_dsub+0x2f6>
 80032e8:	e152      	b.n	8003590 <__aeabi_dsub+0x59c>
 80032ea:	4663      	mov	r3, ip
 80032ec:	1ac5      	subs	r5, r0, r3
 80032ee:	9b02      	ldr	r3, [sp, #8]
 80032f0:	1ae2      	subs	r2, r4, r3
 80032f2:	42a8      	cmp	r0, r5
 80032f4:	419b      	sbcs	r3, r3
 80032f6:	425b      	negs	r3, r3
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	021a      	lsls	r2, r3, #8
 80032fc:	d400      	bmi.n	8003300 <__aeabi_dsub+0x30c>
 80032fe:	e1d5      	b.n	80036ac <__aeabi_dsub+0x6b8>
 8003300:	4663      	mov	r3, ip
 8003302:	1a1d      	subs	r5, r3, r0
 8003304:	45ac      	cmp	ip, r5
 8003306:	4192      	sbcs	r2, r2
 8003308:	2601      	movs	r6, #1
 800330a:	9b02      	ldr	r3, [sp, #8]
 800330c:	4252      	negs	r2, r2
 800330e:	1b1c      	subs	r4, r3, r4
 8003310:	4688      	mov	r8, r1
 8003312:	1aa4      	subs	r4, r4, r2
 8003314:	400e      	ands	r6, r1
 8003316:	e6f6      	b.n	8003106 <__aeabi_dsub+0x112>
 8003318:	4297      	cmp	r7, r2
 800331a:	d03f      	beq.n	800339c <__aeabi_dsub+0x3a8>
 800331c:	4652      	mov	r2, sl
 800331e:	2501      	movs	r5, #1
 8003320:	2a38      	cmp	r2, #56	@ 0x38
 8003322:	dd00      	ble.n	8003326 <__aeabi_dsub+0x332>
 8003324:	e74a      	b.n	80031bc <__aeabi_dsub+0x1c8>
 8003326:	2280      	movs	r2, #128	@ 0x80
 8003328:	9b02      	ldr	r3, [sp, #8]
 800332a:	0412      	lsls	r2, r2, #16
 800332c:	4313      	orrs	r3, r2
 800332e:	9302      	str	r3, [sp, #8]
 8003330:	e72d      	b.n	800318e <__aeabi_dsub+0x19a>
 8003332:	003c      	movs	r4, r7
 8003334:	2500      	movs	r5, #0
 8003336:	2200      	movs	r2, #0
 8003338:	e705      	b.n	8003146 <__aeabi_dsub+0x152>
 800333a:	2307      	movs	r3, #7
 800333c:	402b      	ands	r3, r5
 800333e:	2b00      	cmp	r3, #0
 8003340:	d000      	beq.n	8003344 <__aeabi_dsub+0x350>
 8003342:	e6e2      	b.n	800310a <__aeabi_dsub+0x116>
 8003344:	e06b      	b.n	800341e <__aeabi_dsub+0x42a>
 8003346:	46c0      	nop			@ (mov r8, r8)
 8003348:	000007ff 	.word	0x000007ff
 800334c:	ff7fffff 	.word	0xff7fffff
 8003350:	fffff801 	.word	0xfffff801
 8003354:	000007fe 	.word	0x000007fe
 8003358:	0028      	movs	r0, r5
 800335a:	f000 fa8f 	bl	800387c <__clzsi2>
 800335e:	0003      	movs	r3, r0
 8003360:	3318      	adds	r3, #24
 8003362:	2b1f      	cmp	r3, #31
 8003364:	dc00      	bgt.n	8003368 <__aeabi_dsub+0x374>
 8003366:	e6b4      	b.n	80030d2 <__aeabi_dsub+0xde>
 8003368:	002a      	movs	r2, r5
 800336a:	3808      	subs	r0, #8
 800336c:	4082      	lsls	r2, r0
 800336e:	429f      	cmp	r7, r3
 8003370:	dd00      	ble.n	8003374 <__aeabi_dsub+0x380>
 8003372:	e0b9      	b.n	80034e8 <__aeabi_dsub+0x4f4>
 8003374:	1bdb      	subs	r3, r3, r7
 8003376:	1c58      	adds	r0, r3, #1
 8003378:	281f      	cmp	r0, #31
 800337a:	dc00      	bgt.n	800337e <__aeabi_dsub+0x38a>
 800337c:	e1a0      	b.n	80036c0 <__aeabi_dsub+0x6cc>
 800337e:	0015      	movs	r5, r2
 8003380:	3b1f      	subs	r3, #31
 8003382:	40dd      	lsrs	r5, r3
 8003384:	2820      	cmp	r0, #32
 8003386:	d005      	beq.n	8003394 <__aeabi_dsub+0x3a0>
 8003388:	2340      	movs	r3, #64	@ 0x40
 800338a:	1a1b      	subs	r3, r3, r0
 800338c:	409a      	lsls	r2, r3
 800338e:	1e53      	subs	r3, r2, #1
 8003390:	419a      	sbcs	r2, r3
 8003392:	4315      	orrs	r5, r2
 8003394:	2307      	movs	r3, #7
 8003396:	2700      	movs	r7, #0
 8003398:	402b      	ands	r3, r5
 800339a:	e7d0      	b.n	800333e <__aeabi_dsub+0x34a>
 800339c:	08c0      	lsrs	r0, r0, #3
 800339e:	0762      	lsls	r2, r4, #29
 80033a0:	4302      	orrs	r2, r0
 80033a2:	08e4      	lsrs	r4, r4, #3
 80033a4:	e737      	b.n	8003216 <__aeabi_dsub+0x222>
 80033a6:	08ea      	lsrs	r2, r5, #3
 80033a8:	0763      	lsls	r3, r4, #29
 80033aa:	431a      	orrs	r2, r3
 80033ac:	4bd3      	ldr	r3, [pc, #844]	@ (80036fc <__aeabi_dsub+0x708>)
 80033ae:	08e4      	lsrs	r4, r4, #3
 80033b0:	429f      	cmp	r7, r3
 80033b2:	d100      	bne.n	80033b6 <__aeabi_dsub+0x3c2>
 80033b4:	e72f      	b.n	8003216 <__aeabi_dsub+0x222>
 80033b6:	0324      	lsls	r4, r4, #12
 80033b8:	0b25      	lsrs	r5, r4, #12
 80033ba:	057c      	lsls	r4, r7, #21
 80033bc:	0d64      	lsrs	r4, r4, #21
 80033be:	e6c2      	b.n	8003146 <__aeabi_dsub+0x152>
 80033c0:	46ca      	mov	sl, r9
 80033c2:	0022      	movs	r2, r4
 80033c4:	4302      	orrs	r2, r0
 80033c6:	d158      	bne.n	800347a <__aeabi_dsub+0x486>
 80033c8:	4663      	mov	r3, ip
 80033ca:	000e      	movs	r6, r1
 80033cc:	9c02      	ldr	r4, [sp, #8]
 80033ce:	9303      	str	r3, [sp, #12]
 80033d0:	9b03      	ldr	r3, [sp, #12]
 80033d2:	4657      	mov	r7, sl
 80033d4:	08da      	lsrs	r2, r3, #3
 80033d6:	e7e7      	b.n	80033a8 <__aeabi_dsub+0x3b4>
 80033d8:	4cc9      	ldr	r4, [pc, #804]	@ (8003700 <__aeabi_dsub+0x70c>)
 80033da:	1aff      	subs	r7, r7, r3
 80033dc:	4014      	ands	r4, r2
 80033de:	e692      	b.n	8003106 <__aeabi_dsub+0x112>
 80033e0:	4dc8      	ldr	r5, [pc, #800]	@ (8003704 <__aeabi_dsub+0x710>)
 80033e2:	1c7a      	adds	r2, r7, #1
 80033e4:	422a      	tst	r2, r5
 80033e6:	d000      	beq.n	80033ea <__aeabi_dsub+0x3f6>
 80033e8:	e084      	b.n	80034f4 <__aeabi_dsub+0x500>
 80033ea:	0022      	movs	r2, r4
 80033ec:	4302      	orrs	r2, r0
 80033ee:	2f00      	cmp	r7, #0
 80033f0:	d000      	beq.n	80033f4 <__aeabi_dsub+0x400>
 80033f2:	e0ef      	b.n	80035d4 <__aeabi_dsub+0x5e0>
 80033f4:	2a00      	cmp	r2, #0
 80033f6:	d100      	bne.n	80033fa <__aeabi_dsub+0x406>
 80033f8:	e0e5      	b.n	80035c6 <__aeabi_dsub+0x5d2>
 80033fa:	4662      	mov	r2, ip
 80033fc:	9902      	ldr	r1, [sp, #8]
 80033fe:	430a      	orrs	r2, r1
 8003400:	d100      	bne.n	8003404 <__aeabi_dsub+0x410>
 8003402:	e0c5      	b.n	8003590 <__aeabi_dsub+0x59c>
 8003404:	4663      	mov	r3, ip
 8003406:	18c5      	adds	r5, r0, r3
 8003408:	468c      	mov	ip, r1
 800340a:	4285      	cmp	r5, r0
 800340c:	4180      	sbcs	r0, r0
 800340e:	4464      	add	r4, ip
 8003410:	4240      	negs	r0, r0
 8003412:	1824      	adds	r4, r4, r0
 8003414:	0223      	lsls	r3, r4, #8
 8003416:	d502      	bpl.n	800341e <__aeabi_dsub+0x42a>
 8003418:	4bb9      	ldr	r3, [pc, #740]	@ (8003700 <__aeabi_dsub+0x70c>)
 800341a:	3701      	adds	r7, #1
 800341c:	401c      	ands	r4, r3
 800341e:	46ba      	mov	sl, r7
 8003420:	9503      	str	r5, [sp, #12]
 8003422:	e7d5      	b.n	80033d0 <__aeabi_dsub+0x3dc>
 8003424:	4662      	mov	r2, ip
 8003426:	1a85      	subs	r5, r0, r2
 8003428:	42a8      	cmp	r0, r5
 800342a:	4192      	sbcs	r2, r2
 800342c:	4252      	negs	r2, r2
 800342e:	4691      	mov	r9, r2
 8003430:	9b02      	ldr	r3, [sp, #8]
 8003432:	1ae3      	subs	r3, r4, r3
 8003434:	001a      	movs	r2, r3
 8003436:	464b      	mov	r3, r9
 8003438:	1ad2      	subs	r2, r2, r3
 800343a:	0013      	movs	r3, r2
 800343c:	4691      	mov	r9, r2
 800343e:	021a      	lsls	r2, r3, #8
 8003440:	d46c      	bmi.n	800351c <__aeabi_dsub+0x528>
 8003442:	464a      	mov	r2, r9
 8003444:	464c      	mov	r4, r9
 8003446:	432a      	orrs	r2, r5
 8003448:	d000      	beq.n	800344c <__aeabi_dsub+0x458>
 800344a:	e63a      	b.n	80030c2 <__aeabi_dsub+0xce>
 800344c:	2600      	movs	r6, #0
 800344e:	2400      	movs	r4, #0
 8003450:	2500      	movs	r5, #0
 8003452:	e678      	b.n	8003146 <__aeabi_dsub+0x152>
 8003454:	9902      	ldr	r1, [sp, #8]
 8003456:	4653      	mov	r3, sl
 8003458:	000d      	movs	r5, r1
 800345a:	3a20      	subs	r2, #32
 800345c:	40d5      	lsrs	r5, r2
 800345e:	2b20      	cmp	r3, #32
 8003460:	d006      	beq.n	8003470 <__aeabi_dsub+0x47c>
 8003462:	2240      	movs	r2, #64	@ 0x40
 8003464:	1ad2      	subs	r2, r2, r3
 8003466:	000b      	movs	r3, r1
 8003468:	4093      	lsls	r3, r2
 800346a:	4662      	mov	r2, ip
 800346c:	431a      	orrs	r2, r3
 800346e:	4693      	mov	fp, r2
 8003470:	465b      	mov	r3, fp
 8003472:	1e5a      	subs	r2, r3, #1
 8003474:	4193      	sbcs	r3, r2
 8003476:	431d      	orrs	r5, r3
 8003478:	e619      	b.n	80030ae <__aeabi_dsub+0xba>
 800347a:	4653      	mov	r3, sl
 800347c:	1e5a      	subs	r2, r3, #1
 800347e:	2b01      	cmp	r3, #1
 8003480:	d100      	bne.n	8003484 <__aeabi_dsub+0x490>
 8003482:	e0c6      	b.n	8003612 <__aeabi_dsub+0x61e>
 8003484:	4e9d      	ldr	r6, [pc, #628]	@ (80036fc <__aeabi_dsub+0x708>)
 8003486:	45b2      	cmp	sl, r6
 8003488:	d100      	bne.n	800348c <__aeabi_dsub+0x498>
 800348a:	e6bd      	b.n	8003208 <__aeabi_dsub+0x214>
 800348c:	4688      	mov	r8, r1
 800348e:	000e      	movs	r6, r1
 8003490:	2501      	movs	r5, #1
 8003492:	2a38      	cmp	r2, #56	@ 0x38
 8003494:	dc10      	bgt.n	80034b8 <__aeabi_dsub+0x4c4>
 8003496:	2a1f      	cmp	r2, #31
 8003498:	dc7f      	bgt.n	800359a <__aeabi_dsub+0x5a6>
 800349a:	2120      	movs	r1, #32
 800349c:	0025      	movs	r5, r4
 800349e:	1a89      	subs	r1, r1, r2
 80034a0:	0007      	movs	r7, r0
 80034a2:	4088      	lsls	r0, r1
 80034a4:	408d      	lsls	r5, r1
 80034a6:	40d7      	lsrs	r7, r2
 80034a8:	40d4      	lsrs	r4, r2
 80034aa:	1e41      	subs	r1, r0, #1
 80034ac:	4188      	sbcs	r0, r1
 80034ae:	9b02      	ldr	r3, [sp, #8]
 80034b0:	433d      	orrs	r5, r7
 80034b2:	1b1b      	subs	r3, r3, r4
 80034b4:	4305      	orrs	r5, r0
 80034b6:	9302      	str	r3, [sp, #8]
 80034b8:	4662      	mov	r2, ip
 80034ba:	1b55      	subs	r5, r2, r5
 80034bc:	45ac      	cmp	ip, r5
 80034be:	4192      	sbcs	r2, r2
 80034c0:	9b02      	ldr	r3, [sp, #8]
 80034c2:	4252      	negs	r2, r2
 80034c4:	464f      	mov	r7, r9
 80034c6:	1a9c      	subs	r4, r3, r2
 80034c8:	e5f6      	b.n	80030b8 <__aeabi_dsub+0xc4>
 80034ca:	2d00      	cmp	r5, #0
 80034cc:	d000      	beq.n	80034d0 <__aeabi_dsub+0x4dc>
 80034ce:	e0b7      	b.n	8003640 <__aeabi_dsub+0x64c>
 80034d0:	2a00      	cmp	r2, #0
 80034d2:	d100      	bne.n	80034d6 <__aeabi_dsub+0x4e2>
 80034d4:	e0f0      	b.n	80036b8 <__aeabi_dsub+0x6c4>
 80034d6:	2601      	movs	r6, #1
 80034d8:	400e      	ands	r6, r1
 80034da:	4663      	mov	r3, ip
 80034dc:	9802      	ldr	r0, [sp, #8]
 80034de:	08d9      	lsrs	r1, r3, #3
 80034e0:	0742      	lsls	r2, r0, #29
 80034e2:	430a      	orrs	r2, r1
 80034e4:	08c4      	lsrs	r4, r0, #3
 80034e6:	e696      	b.n	8003216 <__aeabi_dsub+0x222>
 80034e8:	4c85      	ldr	r4, [pc, #532]	@ (8003700 <__aeabi_dsub+0x70c>)
 80034ea:	1aff      	subs	r7, r7, r3
 80034ec:	4014      	ands	r4, r2
 80034ee:	0762      	lsls	r2, r4, #29
 80034f0:	08e4      	lsrs	r4, r4, #3
 80034f2:	e760      	b.n	80033b6 <__aeabi_dsub+0x3c2>
 80034f4:	4981      	ldr	r1, [pc, #516]	@ (80036fc <__aeabi_dsub+0x708>)
 80034f6:	428a      	cmp	r2, r1
 80034f8:	d100      	bne.n	80034fc <__aeabi_dsub+0x508>
 80034fa:	e0c9      	b.n	8003690 <__aeabi_dsub+0x69c>
 80034fc:	4663      	mov	r3, ip
 80034fe:	18c1      	adds	r1, r0, r3
 8003500:	4281      	cmp	r1, r0
 8003502:	4180      	sbcs	r0, r0
 8003504:	9b02      	ldr	r3, [sp, #8]
 8003506:	4240      	negs	r0, r0
 8003508:	18e3      	adds	r3, r4, r3
 800350a:	181b      	adds	r3, r3, r0
 800350c:	07dd      	lsls	r5, r3, #31
 800350e:	085c      	lsrs	r4, r3, #1
 8003510:	2307      	movs	r3, #7
 8003512:	0849      	lsrs	r1, r1, #1
 8003514:	430d      	orrs	r5, r1
 8003516:	0017      	movs	r7, r2
 8003518:	402b      	ands	r3, r5
 800351a:	e710      	b.n	800333e <__aeabi_dsub+0x34a>
 800351c:	4663      	mov	r3, ip
 800351e:	1a1d      	subs	r5, r3, r0
 8003520:	45ac      	cmp	ip, r5
 8003522:	4192      	sbcs	r2, r2
 8003524:	2601      	movs	r6, #1
 8003526:	9b02      	ldr	r3, [sp, #8]
 8003528:	4252      	negs	r2, r2
 800352a:	1b1c      	subs	r4, r3, r4
 800352c:	4688      	mov	r8, r1
 800352e:	1aa4      	subs	r4, r4, r2
 8003530:	400e      	ands	r6, r1
 8003532:	e5c6      	b.n	80030c2 <__aeabi_dsub+0xce>
 8003534:	4663      	mov	r3, ip
 8003536:	18c5      	adds	r5, r0, r3
 8003538:	9b02      	ldr	r3, [sp, #8]
 800353a:	4285      	cmp	r5, r0
 800353c:	4180      	sbcs	r0, r0
 800353e:	469c      	mov	ip, r3
 8003540:	4240      	negs	r0, r0
 8003542:	4464      	add	r4, ip
 8003544:	1824      	adds	r4, r4, r0
 8003546:	2701      	movs	r7, #1
 8003548:	0223      	lsls	r3, r4, #8
 800354a:	d400      	bmi.n	800354e <__aeabi_dsub+0x55a>
 800354c:	e6f5      	b.n	800333a <__aeabi_dsub+0x346>
 800354e:	2702      	movs	r7, #2
 8003550:	e641      	b.n	80031d6 <__aeabi_dsub+0x1e2>
 8003552:	4663      	mov	r3, ip
 8003554:	1ac5      	subs	r5, r0, r3
 8003556:	42a8      	cmp	r0, r5
 8003558:	4180      	sbcs	r0, r0
 800355a:	9b02      	ldr	r3, [sp, #8]
 800355c:	4240      	negs	r0, r0
 800355e:	1ae4      	subs	r4, r4, r3
 8003560:	2701      	movs	r7, #1
 8003562:	1a24      	subs	r4, r4, r0
 8003564:	e5a8      	b.n	80030b8 <__aeabi_dsub+0xc4>
 8003566:	9d02      	ldr	r5, [sp, #8]
 8003568:	4652      	mov	r2, sl
 800356a:	002b      	movs	r3, r5
 800356c:	3a20      	subs	r2, #32
 800356e:	40d3      	lsrs	r3, r2
 8003570:	0019      	movs	r1, r3
 8003572:	4653      	mov	r3, sl
 8003574:	2b20      	cmp	r3, #32
 8003576:	d006      	beq.n	8003586 <__aeabi_dsub+0x592>
 8003578:	2240      	movs	r2, #64	@ 0x40
 800357a:	1ad2      	subs	r2, r2, r3
 800357c:	002b      	movs	r3, r5
 800357e:	4093      	lsls	r3, r2
 8003580:	4662      	mov	r2, ip
 8003582:	431a      	orrs	r2, r3
 8003584:	4693      	mov	fp, r2
 8003586:	465d      	mov	r5, fp
 8003588:	1e6b      	subs	r3, r5, #1
 800358a:	419d      	sbcs	r5, r3
 800358c:	430d      	orrs	r5, r1
 800358e:	e615      	b.n	80031bc <__aeabi_dsub+0x1c8>
 8003590:	0762      	lsls	r2, r4, #29
 8003592:	08c0      	lsrs	r0, r0, #3
 8003594:	4302      	orrs	r2, r0
 8003596:	08e4      	lsrs	r4, r4, #3
 8003598:	e70d      	b.n	80033b6 <__aeabi_dsub+0x3c2>
 800359a:	0011      	movs	r1, r2
 800359c:	0027      	movs	r7, r4
 800359e:	3920      	subs	r1, #32
 80035a0:	40cf      	lsrs	r7, r1
 80035a2:	2a20      	cmp	r2, #32
 80035a4:	d005      	beq.n	80035b2 <__aeabi_dsub+0x5be>
 80035a6:	2140      	movs	r1, #64	@ 0x40
 80035a8:	1a8a      	subs	r2, r1, r2
 80035aa:	4094      	lsls	r4, r2
 80035ac:	0025      	movs	r5, r4
 80035ae:	4305      	orrs	r5, r0
 80035b0:	9503      	str	r5, [sp, #12]
 80035b2:	9d03      	ldr	r5, [sp, #12]
 80035b4:	1e6a      	subs	r2, r5, #1
 80035b6:	4195      	sbcs	r5, r2
 80035b8:	433d      	orrs	r5, r7
 80035ba:	e77d      	b.n	80034b8 <__aeabi_dsub+0x4c4>
 80035bc:	2a00      	cmp	r2, #0
 80035be:	d100      	bne.n	80035c2 <__aeabi_dsub+0x5ce>
 80035c0:	e744      	b.n	800344c <__aeabi_dsub+0x458>
 80035c2:	2601      	movs	r6, #1
 80035c4:	400e      	ands	r6, r1
 80035c6:	4663      	mov	r3, ip
 80035c8:	08d9      	lsrs	r1, r3, #3
 80035ca:	9b02      	ldr	r3, [sp, #8]
 80035cc:	075a      	lsls	r2, r3, #29
 80035ce:	430a      	orrs	r2, r1
 80035d0:	08dc      	lsrs	r4, r3, #3
 80035d2:	e6f0      	b.n	80033b6 <__aeabi_dsub+0x3c2>
 80035d4:	2a00      	cmp	r2, #0
 80035d6:	d028      	beq.n	800362a <__aeabi_dsub+0x636>
 80035d8:	4662      	mov	r2, ip
 80035da:	9f02      	ldr	r7, [sp, #8]
 80035dc:	08c0      	lsrs	r0, r0, #3
 80035de:	433a      	orrs	r2, r7
 80035e0:	d100      	bne.n	80035e4 <__aeabi_dsub+0x5f0>
 80035e2:	e6dc      	b.n	800339e <__aeabi_dsub+0x3aa>
 80035e4:	0762      	lsls	r2, r4, #29
 80035e6:	4310      	orrs	r0, r2
 80035e8:	2280      	movs	r2, #128	@ 0x80
 80035ea:	08e4      	lsrs	r4, r4, #3
 80035ec:	0312      	lsls	r2, r2, #12
 80035ee:	4214      	tst	r4, r2
 80035f0:	d009      	beq.n	8003606 <__aeabi_dsub+0x612>
 80035f2:	08fd      	lsrs	r5, r7, #3
 80035f4:	4215      	tst	r5, r2
 80035f6:	d106      	bne.n	8003606 <__aeabi_dsub+0x612>
 80035f8:	4663      	mov	r3, ip
 80035fa:	2601      	movs	r6, #1
 80035fc:	002c      	movs	r4, r5
 80035fe:	08d8      	lsrs	r0, r3, #3
 8003600:	077b      	lsls	r3, r7, #29
 8003602:	4318      	orrs	r0, r3
 8003604:	400e      	ands	r6, r1
 8003606:	0f42      	lsrs	r2, r0, #29
 8003608:	00c0      	lsls	r0, r0, #3
 800360a:	08c0      	lsrs	r0, r0, #3
 800360c:	0752      	lsls	r2, r2, #29
 800360e:	4302      	orrs	r2, r0
 8003610:	e601      	b.n	8003216 <__aeabi_dsub+0x222>
 8003612:	4663      	mov	r3, ip
 8003614:	1a1d      	subs	r5, r3, r0
 8003616:	45ac      	cmp	ip, r5
 8003618:	4192      	sbcs	r2, r2
 800361a:	9b02      	ldr	r3, [sp, #8]
 800361c:	4252      	negs	r2, r2
 800361e:	1b1c      	subs	r4, r3, r4
 8003620:	000e      	movs	r6, r1
 8003622:	4688      	mov	r8, r1
 8003624:	2701      	movs	r7, #1
 8003626:	1aa4      	subs	r4, r4, r2
 8003628:	e546      	b.n	80030b8 <__aeabi_dsub+0xc4>
 800362a:	4663      	mov	r3, ip
 800362c:	08d9      	lsrs	r1, r3, #3
 800362e:	9b02      	ldr	r3, [sp, #8]
 8003630:	075a      	lsls	r2, r3, #29
 8003632:	430a      	orrs	r2, r1
 8003634:	08dc      	lsrs	r4, r3, #3
 8003636:	e5ee      	b.n	8003216 <__aeabi_dsub+0x222>
 8003638:	4663      	mov	r3, ip
 800363a:	9c02      	ldr	r4, [sp, #8]
 800363c:	9303      	str	r3, [sp, #12]
 800363e:	e6c7      	b.n	80033d0 <__aeabi_dsub+0x3dc>
 8003640:	08c0      	lsrs	r0, r0, #3
 8003642:	2a00      	cmp	r2, #0
 8003644:	d100      	bne.n	8003648 <__aeabi_dsub+0x654>
 8003646:	e6aa      	b.n	800339e <__aeabi_dsub+0x3aa>
 8003648:	0762      	lsls	r2, r4, #29
 800364a:	4310      	orrs	r0, r2
 800364c:	2280      	movs	r2, #128	@ 0x80
 800364e:	08e4      	lsrs	r4, r4, #3
 8003650:	0312      	lsls	r2, r2, #12
 8003652:	4214      	tst	r4, r2
 8003654:	d0d7      	beq.n	8003606 <__aeabi_dsub+0x612>
 8003656:	9f02      	ldr	r7, [sp, #8]
 8003658:	08fd      	lsrs	r5, r7, #3
 800365a:	4215      	tst	r5, r2
 800365c:	d1d3      	bne.n	8003606 <__aeabi_dsub+0x612>
 800365e:	4663      	mov	r3, ip
 8003660:	2601      	movs	r6, #1
 8003662:	08d8      	lsrs	r0, r3, #3
 8003664:	077b      	lsls	r3, r7, #29
 8003666:	002c      	movs	r4, r5
 8003668:	4318      	orrs	r0, r3
 800366a:	400e      	ands	r6, r1
 800366c:	e7cb      	b.n	8003606 <__aeabi_dsub+0x612>
 800366e:	000a      	movs	r2, r1
 8003670:	0027      	movs	r7, r4
 8003672:	3a20      	subs	r2, #32
 8003674:	40d7      	lsrs	r7, r2
 8003676:	2920      	cmp	r1, #32
 8003678:	d005      	beq.n	8003686 <__aeabi_dsub+0x692>
 800367a:	2240      	movs	r2, #64	@ 0x40
 800367c:	1a52      	subs	r2, r2, r1
 800367e:	4094      	lsls	r4, r2
 8003680:	0025      	movs	r5, r4
 8003682:	4305      	orrs	r5, r0
 8003684:	9503      	str	r5, [sp, #12]
 8003686:	9d03      	ldr	r5, [sp, #12]
 8003688:	1e6a      	subs	r2, r5, #1
 800368a:	4195      	sbcs	r5, r2
 800368c:	432f      	orrs	r7, r5
 800368e:	e610      	b.n	80032b2 <__aeabi_dsub+0x2be>
 8003690:	0014      	movs	r4, r2
 8003692:	2500      	movs	r5, #0
 8003694:	2200      	movs	r2, #0
 8003696:	e556      	b.n	8003146 <__aeabi_dsub+0x152>
 8003698:	9b02      	ldr	r3, [sp, #8]
 800369a:	4460      	add	r0, ip
 800369c:	4699      	mov	r9, r3
 800369e:	4560      	cmp	r0, ip
 80036a0:	4192      	sbcs	r2, r2
 80036a2:	444c      	add	r4, r9
 80036a4:	4252      	negs	r2, r2
 80036a6:	0005      	movs	r5, r0
 80036a8:	18a4      	adds	r4, r4, r2
 80036aa:	e74c      	b.n	8003546 <__aeabi_dsub+0x552>
 80036ac:	001a      	movs	r2, r3
 80036ae:	001c      	movs	r4, r3
 80036b0:	432a      	orrs	r2, r5
 80036b2:	d000      	beq.n	80036b6 <__aeabi_dsub+0x6c2>
 80036b4:	e6b3      	b.n	800341e <__aeabi_dsub+0x42a>
 80036b6:	e6c9      	b.n	800344c <__aeabi_dsub+0x458>
 80036b8:	2480      	movs	r4, #128	@ 0x80
 80036ba:	2600      	movs	r6, #0
 80036bc:	0324      	lsls	r4, r4, #12
 80036be:	e5ae      	b.n	800321e <__aeabi_dsub+0x22a>
 80036c0:	2120      	movs	r1, #32
 80036c2:	2500      	movs	r5, #0
 80036c4:	1a09      	subs	r1, r1, r0
 80036c6:	e517      	b.n	80030f8 <__aeabi_dsub+0x104>
 80036c8:	2200      	movs	r2, #0
 80036ca:	2500      	movs	r5, #0
 80036cc:	4c0b      	ldr	r4, [pc, #44]	@ (80036fc <__aeabi_dsub+0x708>)
 80036ce:	e53a      	b.n	8003146 <__aeabi_dsub+0x152>
 80036d0:	2d00      	cmp	r5, #0
 80036d2:	d100      	bne.n	80036d6 <__aeabi_dsub+0x6e2>
 80036d4:	e5f6      	b.n	80032c4 <__aeabi_dsub+0x2d0>
 80036d6:	464b      	mov	r3, r9
 80036d8:	1bda      	subs	r2, r3, r7
 80036da:	4692      	mov	sl, r2
 80036dc:	2f00      	cmp	r7, #0
 80036de:	d100      	bne.n	80036e2 <__aeabi_dsub+0x6ee>
 80036e0:	e66f      	b.n	80033c2 <__aeabi_dsub+0x3ce>
 80036e2:	2a38      	cmp	r2, #56	@ 0x38
 80036e4:	dc05      	bgt.n	80036f2 <__aeabi_dsub+0x6fe>
 80036e6:	2680      	movs	r6, #128	@ 0x80
 80036e8:	0436      	lsls	r6, r6, #16
 80036ea:	4334      	orrs	r4, r6
 80036ec:	4688      	mov	r8, r1
 80036ee:	000e      	movs	r6, r1
 80036f0:	e6d1      	b.n	8003496 <__aeabi_dsub+0x4a2>
 80036f2:	4688      	mov	r8, r1
 80036f4:	000e      	movs	r6, r1
 80036f6:	2501      	movs	r5, #1
 80036f8:	e6de      	b.n	80034b8 <__aeabi_dsub+0x4c4>
 80036fa:	46c0      	nop			@ (mov r8, r8)
 80036fc:	000007ff 	.word	0x000007ff
 8003700:	ff7fffff 	.word	0xff7fffff
 8003704:	000007fe 	.word	0x000007fe
 8003708:	2d00      	cmp	r5, #0
 800370a:	d100      	bne.n	800370e <__aeabi_dsub+0x71a>
 800370c:	e668      	b.n	80033e0 <__aeabi_dsub+0x3ec>
 800370e:	464b      	mov	r3, r9
 8003710:	1bd9      	subs	r1, r3, r7
 8003712:	2f00      	cmp	r7, #0
 8003714:	d101      	bne.n	800371a <__aeabi_dsub+0x726>
 8003716:	468a      	mov	sl, r1
 8003718:	e5a7      	b.n	800326a <__aeabi_dsub+0x276>
 800371a:	2701      	movs	r7, #1
 800371c:	2938      	cmp	r1, #56	@ 0x38
 800371e:	dd00      	ble.n	8003722 <__aeabi_dsub+0x72e>
 8003720:	e5c7      	b.n	80032b2 <__aeabi_dsub+0x2be>
 8003722:	2280      	movs	r2, #128	@ 0x80
 8003724:	0412      	lsls	r2, r2, #16
 8003726:	4314      	orrs	r4, r2
 8003728:	e5af      	b.n	800328a <__aeabi_dsub+0x296>
 800372a:	46c0      	nop			@ (mov r8, r8)

0800372c <__aeabi_d2iz>:
 800372c:	000b      	movs	r3, r1
 800372e:	0002      	movs	r2, r0
 8003730:	b570      	push	{r4, r5, r6, lr}
 8003732:	4d16      	ldr	r5, [pc, #88]	@ (800378c <__aeabi_d2iz+0x60>)
 8003734:	030c      	lsls	r4, r1, #12
 8003736:	b082      	sub	sp, #8
 8003738:	0049      	lsls	r1, r1, #1
 800373a:	2000      	movs	r0, #0
 800373c:	9200      	str	r2, [sp, #0]
 800373e:	9301      	str	r3, [sp, #4]
 8003740:	0b24      	lsrs	r4, r4, #12
 8003742:	0d49      	lsrs	r1, r1, #21
 8003744:	0fde      	lsrs	r6, r3, #31
 8003746:	42a9      	cmp	r1, r5
 8003748:	dd04      	ble.n	8003754 <__aeabi_d2iz+0x28>
 800374a:	4811      	ldr	r0, [pc, #68]	@ (8003790 <__aeabi_d2iz+0x64>)
 800374c:	4281      	cmp	r1, r0
 800374e:	dd03      	ble.n	8003758 <__aeabi_d2iz+0x2c>
 8003750:	4b10      	ldr	r3, [pc, #64]	@ (8003794 <__aeabi_d2iz+0x68>)
 8003752:	18f0      	adds	r0, r6, r3
 8003754:	b002      	add	sp, #8
 8003756:	bd70      	pop	{r4, r5, r6, pc}
 8003758:	2080      	movs	r0, #128	@ 0x80
 800375a:	0340      	lsls	r0, r0, #13
 800375c:	4320      	orrs	r0, r4
 800375e:	4c0e      	ldr	r4, [pc, #56]	@ (8003798 <__aeabi_d2iz+0x6c>)
 8003760:	1a64      	subs	r4, r4, r1
 8003762:	2c1f      	cmp	r4, #31
 8003764:	dd08      	ble.n	8003778 <__aeabi_d2iz+0x4c>
 8003766:	4b0d      	ldr	r3, [pc, #52]	@ (800379c <__aeabi_d2iz+0x70>)
 8003768:	1a5b      	subs	r3, r3, r1
 800376a:	40d8      	lsrs	r0, r3
 800376c:	0003      	movs	r3, r0
 800376e:	4258      	negs	r0, r3
 8003770:	2e00      	cmp	r6, #0
 8003772:	d1ef      	bne.n	8003754 <__aeabi_d2iz+0x28>
 8003774:	0018      	movs	r0, r3
 8003776:	e7ed      	b.n	8003754 <__aeabi_d2iz+0x28>
 8003778:	4b09      	ldr	r3, [pc, #36]	@ (80037a0 <__aeabi_d2iz+0x74>)
 800377a:	9a00      	ldr	r2, [sp, #0]
 800377c:	469c      	mov	ip, r3
 800377e:	0003      	movs	r3, r0
 8003780:	4461      	add	r1, ip
 8003782:	408b      	lsls	r3, r1
 8003784:	40e2      	lsrs	r2, r4
 8003786:	4313      	orrs	r3, r2
 8003788:	e7f1      	b.n	800376e <__aeabi_d2iz+0x42>
 800378a:	46c0      	nop			@ (mov r8, r8)
 800378c:	000003fe 	.word	0x000003fe
 8003790:	0000041d 	.word	0x0000041d
 8003794:	7fffffff 	.word	0x7fffffff
 8003798:	00000433 	.word	0x00000433
 800379c:	00000413 	.word	0x00000413
 80037a0:	fffffbed 	.word	0xfffffbed

080037a4 <__aeabi_i2d>:
 80037a4:	b570      	push	{r4, r5, r6, lr}
 80037a6:	2800      	cmp	r0, #0
 80037a8:	d016      	beq.n	80037d8 <__aeabi_i2d+0x34>
 80037aa:	17c3      	asrs	r3, r0, #31
 80037ac:	18c5      	adds	r5, r0, r3
 80037ae:	405d      	eors	r5, r3
 80037b0:	0fc4      	lsrs	r4, r0, #31
 80037b2:	0028      	movs	r0, r5
 80037b4:	f000 f862 	bl	800387c <__clzsi2>
 80037b8:	4b10      	ldr	r3, [pc, #64]	@ (80037fc <__aeabi_i2d+0x58>)
 80037ba:	1a1b      	subs	r3, r3, r0
 80037bc:	055b      	lsls	r3, r3, #21
 80037be:	0d5b      	lsrs	r3, r3, #21
 80037c0:	280a      	cmp	r0, #10
 80037c2:	dc14      	bgt.n	80037ee <__aeabi_i2d+0x4a>
 80037c4:	0002      	movs	r2, r0
 80037c6:	002e      	movs	r6, r5
 80037c8:	3215      	adds	r2, #21
 80037ca:	4096      	lsls	r6, r2
 80037cc:	220b      	movs	r2, #11
 80037ce:	1a12      	subs	r2, r2, r0
 80037d0:	40d5      	lsrs	r5, r2
 80037d2:	032d      	lsls	r5, r5, #12
 80037d4:	0b2d      	lsrs	r5, r5, #12
 80037d6:	e003      	b.n	80037e0 <__aeabi_i2d+0x3c>
 80037d8:	2400      	movs	r4, #0
 80037da:	2300      	movs	r3, #0
 80037dc:	2500      	movs	r5, #0
 80037de:	2600      	movs	r6, #0
 80037e0:	051b      	lsls	r3, r3, #20
 80037e2:	432b      	orrs	r3, r5
 80037e4:	07e4      	lsls	r4, r4, #31
 80037e6:	4323      	orrs	r3, r4
 80037e8:	0030      	movs	r0, r6
 80037ea:	0019      	movs	r1, r3
 80037ec:	bd70      	pop	{r4, r5, r6, pc}
 80037ee:	380b      	subs	r0, #11
 80037f0:	4085      	lsls	r5, r0
 80037f2:	032d      	lsls	r5, r5, #12
 80037f4:	2600      	movs	r6, #0
 80037f6:	0b2d      	lsrs	r5, r5, #12
 80037f8:	e7f2      	b.n	80037e0 <__aeabi_i2d+0x3c>
 80037fa:	46c0      	nop			@ (mov r8, r8)
 80037fc:	0000041e 	.word	0x0000041e

08003800 <__aeabi_cdrcmple>:
 8003800:	4684      	mov	ip, r0
 8003802:	0010      	movs	r0, r2
 8003804:	4662      	mov	r2, ip
 8003806:	468c      	mov	ip, r1
 8003808:	0019      	movs	r1, r3
 800380a:	4663      	mov	r3, ip
 800380c:	e000      	b.n	8003810 <__aeabi_cdcmpeq>
 800380e:	46c0      	nop			@ (mov r8, r8)

08003810 <__aeabi_cdcmpeq>:
 8003810:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003812:	f000 f909 	bl	8003a28 <__ledf2>
 8003816:	2800      	cmp	r0, #0
 8003818:	d401      	bmi.n	800381e <__aeabi_cdcmpeq+0xe>
 800381a:	2100      	movs	r1, #0
 800381c:	42c8      	cmn	r0, r1
 800381e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08003820 <__aeabi_dcmpeq>:
 8003820:	b510      	push	{r4, lr}
 8003822:	f000 f849 	bl	80038b8 <__eqdf2>
 8003826:	4240      	negs	r0, r0
 8003828:	3001      	adds	r0, #1
 800382a:	bd10      	pop	{r4, pc}

0800382c <__aeabi_dcmplt>:
 800382c:	b510      	push	{r4, lr}
 800382e:	f000 f8fb 	bl	8003a28 <__ledf2>
 8003832:	2800      	cmp	r0, #0
 8003834:	db01      	blt.n	800383a <__aeabi_dcmplt+0xe>
 8003836:	2000      	movs	r0, #0
 8003838:	bd10      	pop	{r4, pc}
 800383a:	2001      	movs	r0, #1
 800383c:	bd10      	pop	{r4, pc}
 800383e:	46c0      	nop			@ (mov r8, r8)

08003840 <__aeabi_dcmple>:
 8003840:	b510      	push	{r4, lr}
 8003842:	f000 f8f1 	bl	8003a28 <__ledf2>
 8003846:	2800      	cmp	r0, #0
 8003848:	dd01      	ble.n	800384e <__aeabi_dcmple+0xe>
 800384a:	2000      	movs	r0, #0
 800384c:	bd10      	pop	{r4, pc}
 800384e:	2001      	movs	r0, #1
 8003850:	bd10      	pop	{r4, pc}
 8003852:	46c0      	nop			@ (mov r8, r8)

08003854 <__aeabi_dcmpgt>:
 8003854:	b510      	push	{r4, lr}
 8003856:	f000 f873 	bl	8003940 <__gedf2>
 800385a:	2800      	cmp	r0, #0
 800385c:	dc01      	bgt.n	8003862 <__aeabi_dcmpgt+0xe>
 800385e:	2000      	movs	r0, #0
 8003860:	bd10      	pop	{r4, pc}
 8003862:	2001      	movs	r0, #1
 8003864:	bd10      	pop	{r4, pc}
 8003866:	46c0      	nop			@ (mov r8, r8)

08003868 <__aeabi_dcmpge>:
 8003868:	b510      	push	{r4, lr}
 800386a:	f000 f869 	bl	8003940 <__gedf2>
 800386e:	2800      	cmp	r0, #0
 8003870:	da01      	bge.n	8003876 <__aeabi_dcmpge+0xe>
 8003872:	2000      	movs	r0, #0
 8003874:	bd10      	pop	{r4, pc}
 8003876:	2001      	movs	r0, #1
 8003878:	bd10      	pop	{r4, pc}
 800387a:	46c0      	nop			@ (mov r8, r8)

0800387c <__clzsi2>:
 800387c:	211c      	movs	r1, #28
 800387e:	2301      	movs	r3, #1
 8003880:	041b      	lsls	r3, r3, #16
 8003882:	4298      	cmp	r0, r3
 8003884:	d301      	bcc.n	800388a <__clzsi2+0xe>
 8003886:	0c00      	lsrs	r0, r0, #16
 8003888:	3910      	subs	r1, #16
 800388a:	0a1b      	lsrs	r3, r3, #8
 800388c:	4298      	cmp	r0, r3
 800388e:	d301      	bcc.n	8003894 <__clzsi2+0x18>
 8003890:	0a00      	lsrs	r0, r0, #8
 8003892:	3908      	subs	r1, #8
 8003894:	091b      	lsrs	r3, r3, #4
 8003896:	4298      	cmp	r0, r3
 8003898:	d301      	bcc.n	800389e <__clzsi2+0x22>
 800389a:	0900      	lsrs	r0, r0, #4
 800389c:	3904      	subs	r1, #4
 800389e:	a202      	add	r2, pc, #8	@ (adr r2, 80038a8 <__clzsi2+0x2c>)
 80038a0:	5c10      	ldrb	r0, [r2, r0]
 80038a2:	1840      	adds	r0, r0, r1
 80038a4:	4770      	bx	lr
 80038a6:	46c0      	nop			@ (mov r8, r8)
 80038a8:	02020304 	.word	0x02020304
 80038ac:	01010101 	.word	0x01010101
	...

080038b8 <__eqdf2>:
 80038b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038ba:	4657      	mov	r7, sl
 80038bc:	46de      	mov	lr, fp
 80038be:	464e      	mov	r6, r9
 80038c0:	4645      	mov	r5, r8
 80038c2:	b5e0      	push	{r5, r6, r7, lr}
 80038c4:	000d      	movs	r5, r1
 80038c6:	0004      	movs	r4, r0
 80038c8:	0fe8      	lsrs	r0, r5, #31
 80038ca:	4683      	mov	fp, r0
 80038cc:	0309      	lsls	r1, r1, #12
 80038ce:	0fd8      	lsrs	r0, r3, #31
 80038d0:	0b09      	lsrs	r1, r1, #12
 80038d2:	4682      	mov	sl, r0
 80038d4:	4819      	ldr	r0, [pc, #100]	@ (800393c <__eqdf2+0x84>)
 80038d6:	468c      	mov	ip, r1
 80038d8:	031f      	lsls	r7, r3, #12
 80038da:	0069      	lsls	r1, r5, #1
 80038dc:	005e      	lsls	r6, r3, #1
 80038de:	0d49      	lsrs	r1, r1, #21
 80038e0:	0b3f      	lsrs	r7, r7, #12
 80038e2:	0d76      	lsrs	r6, r6, #21
 80038e4:	4281      	cmp	r1, r0
 80038e6:	d018      	beq.n	800391a <__eqdf2+0x62>
 80038e8:	4286      	cmp	r6, r0
 80038ea:	d00f      	beq.n	800390c <__eqdf2+0x54>
 80038ec:	2001      	movs	r0, #1
 80038ee:	42b1      	cmp	r1, r6
 80038f0:	d10d      	bne.n	800390e <__eqdf2+0x56>
 80038f2:	45bc      	cmp	ip, r7
 80038f4:	d10b      	bne.n	800390e <__eqdf2+0x56>
 80038f6:	4294      	cmp	r4, r2
 80038f8:	d109      	bne.n	800390e <__eqdf2+0x56>
 80038fa:	45d3      	cmp	fp, sl
 80038fc:	d01c      	beq.n	8003938 <__eqdf2+0x80>
 80038fe:	2900      	cmp	r1, #0
 8003900:	d105      	bne.n	800390e <__eqdf2+0x56>
 8003902:	4660      	mov	r0, ip
 8003904:	4320      	orrs	r0, r4
 8003906:	1e43      	subs	r3, r0, #1
 8003908:	4198      	sbcs	r0, r3
 800390a:	e000      	b.n	800390e <__eqdf2+0x56>
 800390c:	2001      	movs	r0, #1
 800390e:	bcf0      	pop	{r4, r5, r6, r7}
 8003910:	46bb      	mov	fp, r7
 8003912:	46b2      	mov	sl, r6
 8003914:	46a9      	mov	r9, r5
 8003916:	46a0      	mov	r8, r4
 8003918:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800391a:	2001      	movs	r0, #1
 800391c:	428e      	cmp	r6, r1
 800391e:	d1f6      	bne.n	800390e <__eqdf2+0x56>
 8003920:	4661      	mov	r1, ip
 8003922:	4339      	orrs	r1, r7
 8003924:	000f      	movs	r7, r1
 8003926:	4317      	orrs	r7, r2
 8003928:	4327      	orrs	r7, r4
 800392a:	d1f0      	bne.n	800390e <__eqdf2+0x56>
 800392c:	465b      	mov	r3, fp
 800392e:	4652      	mov	r2, sl
 8003930:	1a98      	subs	r0, r3, r2
 8003932:	1e43      	subs	r3, r0, #1
 8003934:	4198      	sbcs	r0, r3
 8003936:	e7ea      	b.n	800390e <__eqdf2+0x56>
 8003938:	2000      	movs	r0, #0
 800393a:	e7e8      	b.n	800390e <__eqdf2+0x56>
 800393c:	000007ff 	.word	0x000007ff

08003940 <__gedf2>:
 8003940:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003942:	4657      	mov	r7, sl
 8003944:	464e      	mov	r6, r9
 8003946:	4645      	mov	r5, r8
 8003948:	46de      	mov	lr, fp
 800394a:	b5e0      	push	{r5, r6, r7, lr}
 800394c:	000d      	movs	r5, r1
 800394e:	030f      	lsls	r7, r1, #12
 8003950:	0b39      	lsrs	r1, r7, #12
 8003952:	b083      	sub	sp, #12
 8003954:	0004      	movs	r4, r0
 8003956:	4680      	mov	r8, r0
 8003958:	9101      	str	r1, [sp, #4]
 800395a:	0058      	lsls	r0, r3, #1
 800395c:	0fe9      	lsrs	r1, r5, #31
 800395e:	4f31      	ldr	r7, [pc, #196]	@ (8003a24 <__gedf2+0xe4>)
 8003960:	0d40      	lsrs	r0, r0, #21
 8003962:	468c      	mov	ip, r1
 8003964:	006e      	lsls	r6, r5, #1
 8003966:	0319      	lsls	r1, r3, #12
 8003968:	4682      	mov	sl, r0
 800396a:	4691      	mov	r9, r2
 800396c:	0d76      	lsrs	r6, r6, #21
 800396e:	0b09      	lsrs	r1, r1, #12
 8003970:	0fd8      	lsrs	r0, r3, #31
 8003972:	42be      	cmp	r6, r7
 8003974:	d01f      	beq.n	80039b6 <__gedf2+0x76>
 8003976:	45ba      	cmp	sl, r7
 8003978:	d00f      	beq.n	800399a <__gedf2+0x5a>
 800397a:	2e00      	cmp	r6, #0
 800397c:	d12f      	bne.n	80039de <__gedf2+0x9e>
 800397e:	4655      	mov	r5, sl
 8003980:	9e01      	ldr	r6, [sp, #4]
 8003982:	4334      	orrs	r4, r6
 8003984:	2d00      	cmp	r5, #0
 8003986:	d127      	bne.n	80039d8 <__gedf2+0x98>
 8003988:	430a      	orrs	r2, r1
 800398a:	d03a      	beq.n	8003a02 <__gedf2+0xc2>
 800398c:	2c00      	cmp	r4, #0
 800398e:	d145      	bne.n	8003a1c <__gedf2+0xdc>
 8003990:	2800      	cmp	r0, #0
 8003992:	d11a      	bne.n	80039ca <__gedf2+0x8a>
 8003994:	2001      	movs	r0, #1
 8003996:	4240      	negs	r0, r0
 8003998:	e017      	b.n	80039ca <__gedf2+0x8a>
 800399a:	4311      	orrs	r1, r2
 800399c:	d13b      	bne.n	8003a16 <__gedf2+0xd6>
 800399e:	2e00      	cmp	r6, #0
 80039a0:	d102      	bne.n	80039a8 <__gedf2+0x68>
 80039a2:	9f01      	ldr	r7, [sp, #4]
 80039a4:	4327      	orrs	r7, r4
 80039a6:	d0f3      	beq.n	8003990 <__gedf2+0x50>
 80039a8:	4584      	cmp	ip, r0
 80039aa:	d109      	bne.n	80039c0 <__gedf2+0x80>
 80039ac:	4663      	mov	r3, ip
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d0f0      	beq.n	8003994 <__gedf2+0x54>
 80039b2:	4660      	mov	r0, ip
 80039b4:	e009      	b.n	80039ca <__gedf2+0x8a>
 80039b6:	9f01      	ldr	r7, [sp, #4]
 80039b8:	4327      	orrs	r7, r4
 80039ba:	d12c      	bne.n	8003a16 <__gedf2+0xd6>
 80039bc:	45b2      	cmp	sl, r6
 80039be:	d024      	beq.n	8003a0a <__gedf2+0xca>
 80039c0:	4663      	mov	r3, ip
 80039c2:	2002      	movs	r0, #2
 80039c4:	3b01      	subs	r3, #1
 80039c6:	4018      	ands	r0, r3
 80039c8:	3801      	subs	r0, #1
 80039ca:	b003      	add	sp, #12
 80039cc:	bcf0      	pop	{r4, r5, r6, r7}
 80039ce:	46bb      	mov	fp, r7
 80039d0:	46b2      	mov	sl, r6
 80039d2:	46a9      	mov	r9, r5
 80039d4:	46a0      	mov	r8, r4
 80039d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039d8:	2c00      	cmp	r4, #0
 80039da:	d0d9      	beq.n	8003990 <__gedf2+0x50>
 80039dc:	e7e4      	b.n	80039a8 <__gedf2+0x68>
 80039de:	4654      	mov	r4, sl
 80039e0:	2c00      	cmp	r4, #0
 80039e2:	d0ed      	beq.n	80039c0 <__gedf2+0x80>
 80039e4:	4584      	cmp	ip, r0
 80039e6:	d1eb      	bne.n	80039c0 <__gedf2+0x80>
 80039e8:	4556      	cmp	r6, sl
 80039ea:	dce9      	bgt.n	80039c0 <__gedf2+0x80>
 80039ec:	dbde      	blt.n	80039ac <__gedf2+0x6c>
 80039ee:	9b01      	ldr	r3, [sp, #4]
 80039f0:	428b      	cmp	r3, r1
 80039f2:	d8e5      	bhi.n	80039c0 <__gedf2+0x80>
 80039f4:	d1da      	bne.n	80039ac <__gedf2+0x6c>
 80039f6:	45c8      	cmp	r8, r9
 80039f8:	d8e2      	bhi.n	80039c0 <__gedf2+0x80>
 80039fa:	2000      	movs	r0, #0
 80039fc:	45c8      	cmp	r8, r9
 80039fe:	d2e4      	bcs.n	80039ca <__gedf2+0x8a>
 8003a00:	e7d4      	b.n	80039ac <__gedf2+0x6c>
 8003a02:	2000      	movs	r0, #0
 8003a04:	2c00      	cmp	r4, #0
 8003a06:	d0e0      	beq.n	80039ca <__gedf2+0x8a>
 8003a08:	e7da      	b.n	80039c0 <__gedf2+0x80>
 8003a0a:	4311      	orrs	r1, r2
 8003a0c:	d103      	bne.n	8003a16 <__gedf2+0xd6>
 8003a0e:	4584      	cmp	ip, r0
 8003a10:	d1d6      	bne.n	80039c0 <__gedf2+0x80>
 8003a12:	2000      	movs	r0, #0
 8003a14:	e7d9      	b.n	80039ca <__gedf2+0x8a>
 8003a16:	2002      	movs	r0, #2
 8003a18:	4240      	negs	r0, r0
 8003a1a:	e7d6      	b.n	80039ca <__gedf2+0x8a>
 8003a1c:	4584      	cmp	ip, r0
 8003a1e:	d0e6      	beq.n	80039ee <__gedf2+0xae>
 8003a20:	e7ce      	b.n	80039c0 <__gedf2+0x80>
 8003a22:	46c0      	nop			@ (mov r8, r8)
 8003a24:	000007ff 	.word	0x000007ff

08003a28 <__ledf2>:
 8003a28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a2a:	4657      	mov	r7, sl
 8003a2c:	464e      	mov	r6, r9
 8003a2e:	4645      	mov	r5, r8
 8003a30:	46de      	mov	lr, fp
 8003a32:	b5e0      	push	{r5, r6, r7, lr}
 8003a34:	000d      	movs	r5, r1
 8003a36:	030f      	lsls	r7, r1, #12
 8003a38:	0004      	movs	r4, r0
 8003a3a:	4680      	mov	r8, r0
 8003a3c:	0fe8      	lsrs	r0, r5, #31
 8003a3e:	0b39      	lsrs	r1, r7, #12
 8003a40:	4684      	mov	ip, r0
 8003a42:	b083      	sub	sp, #12
 8003a44:	0058      	lsls	r0, r3, #1
 8003a46:	4f30      	ldr	r7, [pc, #192]	@ (8003b08 <__ledf2+0xe0>)
 8003a48:	0d40      	lsrs	r0, r0, #21
 8003a4a:	9101      	str	r1, [sp, #4]
 8003a4c:	031e      	lsls	r6, r3, #12
 8003a4e:	0069      	lsls	r1, r5, #1
 8003a50:	4682      	mov	sl, r0
 8003a52:	4691      	mov	r9, r2
 8003a54:	0d49      	lsrs	r1, r1, #21
 8003a56:	0b36      	lsrs	r6, r6, #12
 8003a58:	0fd8      	lsrs	r0, r3, #31
 8003a5a:	42b9      	cmp	r1, r7
 8003a5c:	d020      	beq.n	8003aa0 <__ledf2+0x78>
 8003a5e:	45ba      	cmp	sl, r7
 8003a60:	d00f      	beq.n	8003a82 <__ledf2+0x5a>
 8003a62:	2900      	cmp	r1, #0
 8003a64:	d12b      	bne.n	8003abe <__ledf2+0x96>
 8003a66:	9901      	ldr	r1, [sp, #4]
 8003a68:	430c      	orrs	r4, r1
 8003a6a:	4651      	mov	r1, sl
 8003a6c:	2900      	cmp	r1, #0
 8003a6e:	d137      	bne.n	8003ae0 <__ledf2+0xb8>
 8003a70:	4332      	orrs	r2, r6
 8003a72:	d038      	beq.n	8003ae6 <__ledf2+0xbe>
 8003a74:	2c00      	cmp	r4, #0
 8003a76:	d144      	bne.n	8003b02 <__ledf2+0xda>
 8003a78:	2800      	cmp	r0, #0
 8003a7a:	d119      	bne.n	8003ab0 <__ledf2+0x88>
 8003a7c:	2001      	movs	r0, #1
 8003a7e:	4240      	negs	r0, r0
 8003a80:	e016      	b.n	8003ab0 <__ledf2+0x88>
 8003a82:	4316      	orrs	r6, r2
 8003a84:	d113      	bne.n	8003aae <__ledf2+0x86>
 8003a86:	2900      	cmp	r1, #0
 8003a88:	d102      	bne.n	8003a90 <__ledf2+0x68>
 8003a8a:	9f01      	ldr	r7, [sp, #4]
 8003a8c:	4327      	orrs	r7, r4
 8003a8e:	d0f3      	beq.n	8003a78 <__ledf2+0x50>
 8003a90:	4584      	cmp	ip, r0
 8003a92:	d020      	beq.n	8003ad6 <__ledf2+0xae>
 8003a94:	4663      	mov	r3, ip
 8003a96:	2002      	movs	r0, #2
 8003a98:	3b01      	subs	r3, #1
 8003a9a:	4018      	ands	r0, r3
 8003a9c:	3801      	subs	r0, #1
 8003a9e:	e007      	b.n	8003ab0 <__ledf2+0x88>
 8003aa0:	9f01      	ldr	r7, [sp, #4]
 8003aa2:	4327      	orrs	r7, r4
 8003aa4:	d103      	bne.n	8003aae <__ledf2+0x86>
 8003aa6:	458a      	cmp	sl, r1
 8003aa8:	d1f4      	bne.n	8003a94 <__ledf2+0x6c>
 8003aaa:	4316      	orrs	r6, r2
 8003aac:	d01f      	beq.n	8003aee <__ledf2+0xc6>
 8003aae:	2002      	movs	r0, #2
 8003ab0:	b003      	add	sp, #12
 8003ab2:	bcf0      	pop	{r4, r5, r6, r7}
 8003ab4:	46bb      	mov	fp, r7
 8003ab6:	46b2      	mov	sl, r6
 8003ab8:	46a9      	mov	r9, r5
 8003aba:	46a0      	mov	r8, r4
 8003abc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003abe:	4654      	mov	r4, sl
 8003ac0:	2c00      	cmp	r4, #0
 8003ac2:	d0e7      	beq.n	8003a94 <__ledf2+0x6c>
 8003ac4:	4584      	cmp	ip, r0
 8003ac6:	d1e5      	bne.n	8003a94 <__ledf2+0x6c>
 8003ac8:	4551      	cmp	r1, sl
 8003aca:	dce3      	bgt.n	8003a94 <__ledf2+0x6c>
 8003acc:	db03      	blt.n	8003ad6 <__ledf2+0xae>
 8003ace:	9b01      	ldr	r3, [sp, #4]
 8003ad0:	42b3      	cmp	r3, r6
 8003ad2:	d8df      	bhi.n	8003a94 <__ledf2+0x6c>
 8003ad4:	d00f      	beq.n	8003af6 <__ledf2+0xce>
 8003ad6:	4663      	mov	r3, ip
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d0cf      	beq.n	8003a7c <__ledf2+0x54>
 8003adc:	4660      	mov	r0, ip
 8003ade:	e7e7      	b.n	8003ab0 <__ledf2+0x88>
 8003ae0:	2c00      	cmp	r4, #0
 8003ae2:	d0c9      	beq.n	8003a78 <__ledf2+0x50>
 8003ae4:	e7d4      	b.n	8003a90 <__ledf2+0x68>
 8003ae6:	2000      	movs	r0, #0
 8003ae8:	2c00      	cmp	r4, #0
 8003aea:	d0e1      	beq.n	8003ab0 <__ledf2+0x88>
 8003aec:	e7d2      	b.n	8003a94 <__ledf2+0x6c>
 8003aee:	4584      	cmp	ip, r0
 8003af0:	d1d0      	bne.n	8003a94 <__ledf2+0x6c>
 8003af2:	2000      	movs	r0, #0
 8003af4:	e7dc      	b.n	8003ab0 <__ledf2+0x88>
 8003af6:	45c8      	cmp	r8, r9
 8003af8:	d8cc      	bhi.n	8003a94 <__ledf2+0x6c>
 8003afa:	2000      	movs	r0, #0
 8003afc:	45c8      	cmp	r8, r9
 8003afe:	d2d7      	bcs.n	8003ab0 <__ledf2+0x88>
 8003b00:	e7e9      	b.n	8003ad6 <__ledf2+0xae>
 8003b02:	4584      	cmp	ip, r0
 8003b04:	d0e3      	beq.n	8003ace <__ledf2+0xa6>
 8003b06:	e7c5      	b.n	8003a94 <__ledf2+0x6c>
 8003b08:	000007ff 	.word	0x000007ff

08003b0c <__NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003b0c:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b10:	4b03      	ldr	r3, [pc, #12]	@ (8003b20 <__NVIC_SystemReset+0x14>)
 8003b12:	4a04      	ldr	r2, [pc, #16]	@ (8003b24 <__NVIC_SystemReset+0x18>)
 8003b14:	60da      	str	r2, [r3, #12]
 8003b16:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003b1a:	46c0      	nop			@ (mov r8, r8)
  for(;;)                                                           /* wait until reset */
 8003b1c:	e7fd      	b.n	8003b1a <__NVIC_SystemReset+0xe>
 8003b1e:	46c0      	nop			@ (mov r8, r8)
 8003b20:	e000ed00 	.word	0xe000ed00
 8003b24:	05fa0004 	.word	0x05fa0004

08003b28 <iap_gpio_init>:
 * 
 * @param  None
 * @retval None
 */
static void iap_gpio_init(void)
{
 8003b28:	b500      	push	{lr}
 8003b2a:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b2c:	2214      	movs	r2, #20
 8003b2e:	2100      	movs	r1, #0
 8003b30:	a801      	add	r0, sp, #4
 8003b32:	f005 fddd 	bl	80096f0 <memset>
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003b36:	4a09      	ldr	r2, [pc, #36]	@ (8003b5c <iap_gpio_init+0x34>)
 8003b38:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	4319      	orrs	r1, r3
 8003b3e:	6351      	str	r1, [r2, #52]	@ 0x34
 8003b40:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003b42:	401a      	ands	r2, r3
 8003b44:	9200      	str	r2, [sp, #0]
 8003b46:	9a00      	ldr	r2, [sp, #0]

	/* Configure GPIO pins : PB6 PB7 */
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8003b48:	220c      	movs	r2, #12
 8003b4a:	9201      	str	r2, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_PULLUP; // Configure pull-up resistors
 8003b4c:	9303      	str	r3, [sp, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); // Initialize GPIOB with the configuration
 8003b4e:	20a0      	movs	r0, #160	@ 0xa0
 8003b50:	a901      	add	r1, sp, #4
 8003b52:	05c0      	lsls	r0, r0, #23
 8003b54:	f003 fe10 	bl	8007778 <HAL_GPIO_Init>
}
 8003b58:	b007      	add	sp, #28
 8003b5a:	bd00      	pop	{pc}
 8003b5c:	40021000 	.word	0x40021000

08003b60 <add_pack_head>:
{
 8003b60:	b510      	push	{r4, lr}
    s_send_buf[s_send_len++] = PACK_HEAD_HIGH; // Add high byte of header
 8003b62:	4806      	ldr	r0, [pc, #24]	@ (8003b7c <add_pack_head+0x1c>)
 8003b64:	7803      	ldrb	r3, [r0, #0]
 8003b66:	1c5a      	adds	r2, r3, #1
 8003b68:	b2d2      	uxtb	r2, r2
 8003b6a:	7002      	strb	r2, [r0, #0]
 8003b6c:	4904      	ldr	r1, [pc, #16]	@ (8003b80 <add_pack_head+0x20>)
 8003b6e:	24aa      	movs	r4, #170	@ 0xaa
 8003b70:	54cc      	strb	r4, [r1, r3]
    s_send_buf[s_send_len++] = PACK_HEAD_LOW;  // Add low byte of header
 8003b72:	3302      	adds	r3, #2
 8003b74:	7003      	strb	r3, [r0, #0]
 8003b76:	2355      	movs	r3, #85	@ 0x55
 8003b78:	548b      	strb	r3, [r1, r2]
}
 8003b7a:	bd10      	pop	{r4, pc}
 8003b7c:	20000190 	.word	0x20000190
 8003b80:	20000194 	.word	0x20000194

08003b84 <add_pack_end>:
{
 8003b84:	b510      	push	{r4, lr}
    s_send_buf[s_send_len++] = PACK_END_HIGH; // Add high byte of footer
 8003b86:	4806      	ldr	r0, [pc, #24]	@ (8003ba0 <add_pack_end+0x1c>)
 8003b88:	7803      	ldrb	r3, [r0, #0]
 8003b8a:	1c5a      	adds	r2, r3, #1
 8003b8c:	b2d2      	uxtb	r2, r2
 8003b8e:	7002      	strb	r2, [r0, #0]
 8003b90:	4904      	ldr	r1, [pc, #16]	@ (8003ba4 <add_pack_end+0x20>)
 8003b92:	2455      	movs	r4, #85	@ 0x55
 8003b94:	54cc      	strb	r4, [r1, r3]
    s_send_buf[s_send_len++] = PACK_END_LOW;  // Add low byte of footer
 8003b96:	3302      	adds	r3, #2
 8003b98:	7003      	strb	r3, [r0, #0]
 8003b9a:	23aa      	movs	r3, #170	@ 0xaa
 8003b9c:	548b      	strb	r3, [r1, r2]
}
 8003b9e:	bd10      	pop	{r4, pc}
 8003ba0:	20000190 	.word	0x20000190
 8003ba4:	20000194 	.word	0x20000194

08003ba8 <head_end_check>:
    if (buffer[0] == PACK_HEAD_HIGH && buffer[1] == PACK_HEAD_LOW &&
 8003ba8:	7803      	ldrb	r3, [r0, #0]
 8003baa:	2baa      	cmp	r3, #170	@ 0xaa
 8003bac:	d001      	beq.n	8003bb2 <head_end_check+0xa>
    return CHECK_ERROR; // Return error if checks fail
 8003bae:	2000      	movs	r0, #0
}
 8003bb0:	4770      	bx	lr
    if (buffer[0] == PACK_HEAD_HIGH && buffer[1] == PACK_HEAD_LOW &&
 8003bb2:	7843      	ldrb	r3, [r0, #1]
 8003bb4:	2b55      	cmp	r3, #85	@ 0x55
 8003bb6:	d001      	beq.n	8003bbc <head_end_check+0x14>
    return CHECK_ERROR; // Return error if checks fail
 8003bb8:	2000      	movs	r0, #0
 8003bba:	e7f9      	b.n	8003bb0 <head_end_check+0x8>
        buffer[size - 1] == PACK_END_LOW && buffer[size - 2] == PACK_END_HIGH)
 8003bbc:	1843      	adds	r3, r0, r1
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	781b      	ldrb	r3, [r3, #0]
    if (buffer[0] == PACK_HEAD_HIGH && buffer[1] == PACK_HEAD_LOW &&
 8003bc2:	2baa      	cmp	r3, #170	@ 0xaa
 8003bc4:	d001      	beq.n	8003bca <head_end_check+0x22>
    return CHECK_ERROR; // Return error if checks fail
 8003bc6:	2000      	movs	r0, #0
 8003bc8:	e7f2      	b.n	8003bb0 <head_end_check+0x8>
        buffer[size - 1] == PACK_END_LOW && buffer[size - 2] == PACK_END_HIGH)
 8003bca:	1840      	adds	r0, r0, r1
 8003bcc:	3802      	subs	r0, #2
 8003bce:	7803      	ldrb	r3, [r0, #0]
 8003bd0:	2b55      	cmp	r3, #85	@ 0x55
 8003bd2:	d001      	beq.n	8003bd8 <head_end_check+0x30>
    return CHECK_ERROR; // Return error if checks fail
 8003bd4:	2000      	movs	r0, #0
 8003bd6:	e7eb      	b.n	8003bb0 <head_end_check+0x8>
        return CHECK_PASS; // Return success if checks pass
 8003bd8:	2001      	movs	r0, #1
 8003bda:	e7e9      	b.n	8003bb0 <head_end_check+0x8>

08003bdc <crc_check>:
{
 8003bdc:	b530      	push	{r4, r5, lr}
    uint8_t crc = buffer[size - 3]; // Extract the CRC from the packet
 8003bde:	3903      	subs	r1, #3
 8003be0:	5c45      	ldrb	r5, [r0, r1]
    for (uint16_t i = 0; i < (((buffer[3] << 8) | buffer[2]) - 1); i++)
 8003be2:	2200      	movs	r2, #0
    uint8_t temp = 0;
 8003be4:	2100      	movs	r1, #0
    for (uint16_t i = 0; i < (((buffer[3] << 8) | buffer[2]) - 1); i++)
 8003be6:	e005      	b.n	8003bf4 <crc_check+0x18>
        temp += buffer[i + 4]; // Start after header, offset by 4
 8003be8:	1883      	adds	r3, r0, r2
 8003bea:	791b      	ldrb	r3, [r3, #4]
 8003bec:	1859      	adds	r1, r3, r1
 8003bee:	b2c9      	uxtb	r1, r1
    for (uint16_t i = 0; i < (((buffer[3] << 8) | buffer[2]) - 1); i++)
 8003bf0:	3201      	adds	r2, #1
 8003bf2:	b292      	uxth	r2, r2
 8003bf4:	78c3      	ldrb	r3, [r0, #3]
 8003bf6:	021b      	lsls	r3, r3, #8
 8003bf8:	7884      	ldrb	r4, [r0, #2]
 8003bfa:	4323      	orrs	r3, r4
 8003bfc:	3b01      	subs	r3, #1
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	dbf2      	blt.n	8003be8 <crc_check+0xc>
    if (crc == temp)
 8003c02:	42a9      	cmp	r1, r5
 8003c04:	d001      	beq.n	8003c0a <crc_check+0x2e>
    return CHECK_ERROR; // CRC does not match
 8003c06:	2000      	movs	r0, #0
}
 8003c08:	bd30      	pop	{r4, r5, pc}
        return CHECK_PASS; // CRC matches
 8003c0a:	2001      	movs	r0, #1
 8003c0c:	e7fc      	b.n	8003c08 <crc_check+0x2c>

08003c0e <pack_check>:
{
 8003c0e:	b570      	push	{r4, r5, r6, lr}
 8003c10:	0005      	movs	r5, r0
 8003c12:	000c      	movs	r4, r1
    if (size <= 4)
 8003c14:	2904      	cmp	r1, #4
 8003c16:	d90d      	bls.n	8003c34 <pack_check+0x26>
    if (head_end_check(buffer, size) == CHECK_PASS &&
 8003c18:	f7ff ffc6 	bl	8003ba8 <head_end_check>
 8003c1c:	2801      	cmp	r0, #1
 8003c1e:	d001      	beq.n	8003c24 <pack_check+0x16>
    return CHECK_ERROR; // Packet is invalid
 8003c20:	2000      	movs	r0, #0
}
 8003c22:	bd70      	pop	{r4, r5, r6, pc}
        crc_check(buffer, size) == CHECK_PASS)
 8003c24:	0021      	movs	r1, r4
 8003c26:	0028      	movs	r0, r5
 8003c28:	f7ff ffd8 	bl	8003bdc <crc_check>
    if (head_end_check(buffer, size) == CHECK_PASS &&
 8003c2c:	2801      	cmp	r0, #1
 8003c2e:	d0f8      	beq.n	8003c22 <pack_check+0x14>
    return CHECK_ERROR; // Packet is invalid
 8003c30:	2000      	movs	r0, #0
 8003c32:	e7f6      	b.n	8003c22 <pack_check+0x14>
        return CHECK_ERROR; // Packet is too small
 8003c34:	2000      	movs	r0, #0
 8003c36:	e7f4      	b.n	8003c22 <pack_check+0x14>

08003c38 <crc_construct>:
{
 8003c38:	b510      	push	{r4, lr}
 8003c3a:	0004      	movs	r4, r0
    for (uint16_t i = 0; i < size; i++)
 8003c3c:	2300      	movs	r3, #0
    uint8_t temp = 0;
 8003c3e:	2000      	movs	r0, #0
    for (uint16_t i = 0; i < size; i++)
 8003c40:	e004      	b.n	8003c4c <crc_construct+0x14>
        temp += buffer[i];
 8003c42:	5ce2      	ldrb	r2, [r4, r3]
 8003c44:	1810      	adds	r0, r2, r0
 8003c46:	b2c0      	uxtb	r0, r0
    for (uint16_t i = 0; i < size; i++)
 8003c48:	3301      	adds	r3, #1
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	428b      	cmp	r3, r1
 8003c4e:	d3f8      	bcc.n	8003c42 <crc_construct+0xa>
}
 8003c50:	bd10      	pop	{r4, pc}

08003c52 <uart_in_send>:
{
 8003c52:	b510      	push	{r4, lr}
    usart2_transmit_dma(buffer, size); // Send data using USART1 in DMA mode
 8003c54:	f002 fbaa 	bl	80063ac <usart2_transmit_dma>
}
 8003c58:	bd10      	pop	{r4, pc}

08003c5a <uart_out_send>:
{
 8003c5a:	b510      	push	{r4, lr}
    usart1_transmit_dma(buffer, size); // Send data using USART2 in DMA mode
 8003c5c:	f002 fb5e 	bl	800631c <usart1_transmit_dma>
}
 8003c60:	bd10      	pop	{r4, pc}
	...

08003c64 <chain_enum_handle>:
{
 8003c64:	b510      	push	{r4, lr}
	buffer[6]++;
 8003c66:	7983      	ldrb	r3, [r0, #6]
 8003c68:	3301      	adds	r3, #1
 8003c6a:	7183      	strb	r3, [r0, #6]
	buffer[7]++;
 8003c6c:	79c3      	ldrb	r3, [r0, #7]
 8003c6e:	3301      	adds	r3, #1
 8003c70:	71c3      	strb	r3, [r0, #7]
	if (g_tail_status == CHAIN_TAIL_DEVICE)
 8003c72:	4b05      	ldr	r3, [pc, #20]	@ (8003c88 <chain_enum_handle+0x24>)
 8003c74:	781b      	ldrb	r3, [r3, #0]
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d002      	beq.n	8003c80 <chain_enum_handle+0x1c>
		uart_out_send(buffer, size); // Forward to the master
 8003c7a:	f7ff ffee 	bl	8003c5a <uart_out_send>
}
 8003c7e:	bd10      	pop	{r4, pc}
		uart_in_send(buffer, size); // Forward to the slave
 8003c80:	f7ff ffe7 	bl	8003c52 <uart_in_send>
 8003c84:	e7fb      	b.n	8003c7e <chain_enum_handle+0x1a>
 8003c86:	46c0      	nop			@ (mov r8, r8)
 8003c88:	200000c3 	.word	0x200000c3

08003c8c <chain_enum_return_handle>:
{
 8003c8c:	b510      	push	{r4, lr}
	uart_in_send(buffer, size); // Send the incoming buffer
 8003c8e:	f7ff ffe0 	bl	8003c52 <uart_in_send>
}
 8003c92:	bd10      	pop	{r4, pc}

08003c94 <chain_enum_please_handle>:
{
 8003c94:	b510      	push	{r4, lr}
	uart_in_send(buffer, size); // Send the incoming buffer
 8003c96:	f7ff ffdc 	bl	8003c52 <uart_in_send>
}
 8003c9a:	bd10      	pop	{r4, pc}

08003c9c <chain_heartbeat_in_receive_handle>:
{
 8003c9c:	b510      	push	{r4, lr}
	uart_in_send(g_heartbeat_data_pack_buf, sizeof(g_heartbeat_data_pack_buf)); // Send heartbeat data
 8003c9e:	4802      	ldr	r0, [pc, #8]	@ (8003ca8 <chain_heartbeat_in_receive_handle+0xc>)
 8003ca0:	2109      	movs	r1, #9
 8003ca2:	f7ff ffd6 	bl	8003c52 <uart_in_send>
}
 8003ca6:	bd10      	pop	{r4, pc}
 8003ca8:	200000c8 	.word	0x200000c8

08003cac <chain_deal_data_packet_handle>:
{
 8003cac:	b510      	push	{r4, lr}
	if (g_cmd_status == CMD_SPACE_IDLE_STATUS)
 8003cae:	4b10      	ldr	r3, [pc, #64]	@ (8003cf0 <chain_deal_data_packet_handle+0x44>)
 8003cb0:	781b      	ldrb	r3, [r3, #0]
 8003cb2:	b2da      	uxtb	r2, r3
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d119      	bne.n	8003cec <chain_deal_data_packet_handle+0x40>
		g_cmd_size = 0;						  // Reset command size
 8003cb8:	4b0e      	ldr	r3, [pc, #56]	@ (8003cf4 <chain_deal_data_packet_handle+0x48>)
 8003cba:	2100      	movs	r1, #0
 8003cbc:	7019      	strb	r1, [r3, #0]
		g_cmd_status = CMD_SPACE_BUSY_STATUS; // Set command status to busy
 8003cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8003cf0 <chain_deal_data_packet_handle+0x44>)
 8003cc0:	3101      	adds	r1, #1
 8003cc2:	7019      	strb	r1, [r3, #0]
		for (uint8_t i = 0; i < (((buffer[3] << 8) | buffer[2]) - 2); i++)
 8003cc4:	e00b      	b.n	8003cde <chain_deal_data_packet_handle+0x32>
			g_cmd_buf[g_cmd_size++] = buffer[i + 5]; // Copy data from the buffer
 8003cc6:	490b      	ldr	r1, [pc, #44]	@ (8003cf4 <chain_deal_data_packet_handle+0x48>)
 8003cc8:	780b      	ldrb	r3, [r1, #0]
 8003cca:	b2dc      	uxtb	r4, r3
 8003ccc:	3301      	adds	r3, #1
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	700b      	strb	r3, [r1, #0]
 8003cd2:	1883      	adds	r3, r0, r2
 8003cd4:	7959      	ldrb	r1, [r3, #5]
 8003cd6:	4b08      	ldr	r3, [pc, #32]	@ (8003cf8 <chain_deal_data_packet_handle+0x4c>)
 8003cd8:	5519      	strb	r1, [r3, r4]
		for (uint8_t i = 0; i < (((buffer[3] << 8) | buffer[2]) - 2); i++)
 8003cda:	3201      	adds	r2, #1
 8003cdc:	b2d2      	uxtb	r2, r2
 8003cde:	78c3      	ldrb	r3, [r0, #3]
 8003ce0:	021b      	lsls	r3, r3, #8
 8003ce2:	7881      	ldrb	r1, [r0, #2]
 8003ce4:	430b      	orrs	r3, r1
 8003ce6:	3b02      	subs	r3, #2
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	dbec      	blt.n	8003cc6 <chain_deal_data_packet_handle+0x1a>
}
 8003cec:	bd10      	pop	{r4, pc}
 8003cee:	46c0      	nop			@ (mov r8, r8)
 8003cf0:	200005e6 	.word	0x200005e6
 8003cf4:	200005e7 	.word	0x200005e7
 8003cf8:	200005e8 	.word	0x200005e8

08003cfc <chain_out_relay_handle>:
{
 8003cfc:	b510      	push	{r4, lr}
	buffer[4]--;				 // Index decrement
 8003cfe:	7903      	ldrb	r3, [r0, #4]
 8003d00:	3b01      	subs	r3, #1
 8003d02:	7103      	strb	r3, [r0, #4]
	buffer[size - 3]--;			 // CRC update
 8003d04:	1eca      	subs	r2, r1, #3
 8003d06:	5c83      	ldrb	r3, [r0, r2]
 8003d08:	3b01      	subs	r3, #1
 8003d0a:	5483      	strb	r3, [r0, r2]
	uart_out_send(buffer, size); // Forward to the lower level
 8003d0c:	f7ff ffa5 	bl	8003c5a <uart_out_send>
}
 8003d10:	bd10      	pop	{r4, pc}

08003d12 <chain_in_relay_handle>:
{
 8003d12:	b510      	push	{r4, lr}
	buffer[4]++;				// Index increment
 8003d14:	7903      	ldrb	r3, [r0, #4]
 8003d16:	3301      	adds	r3, #1
 8003d18:	7103      	strb	r3, [r0, #4]
	buffer[size - 3]++;			// CRC update
 8003d1a:	1eca      	subs	r2, r1, #3
 8003d1c:	5c83      	ldrb	r3, [r0, r2]
 8003d1e:	3301      	adds	r3, #1
 8003d20:	5483      	strb	r3, [r0, r2]
	uart_in_send(buffer, size); // Forward to the upper level
 8003d22:	f7ff ff96 	bl	8003c52 <uart_in_send>
}
 8003d26:	bd10      	pop	{r4, pc}

08003d28 <chain_command_complete_return>:
{
 8003d28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d2a:	46c6      	mov	lr, r8
 8003d2c:	b500      	push	{lr}
 8003d2e:	4680      	mov	r8, r0
 8003d30:	000f      	movs	r7, r1
 8003d32:	0016      	movs	r6, r2
	s_send_len = 0;
 8003d34:	4c1e      	ldr	r4, [pc, #120]	@ (8003db0 <chain_command_complete_return+0x88>)
 8003d36:	2300      	movs	r3, #0
 8003d38:	7023      	strb	r3, [r4, #0]
	uint16_t len = size + 3;
 8003d3a:	1cd5      	adds	r5, r2, #3
 8003d3c:	b2ad      	uxth	r5, r5
	add_pack_head();
 8003d3e:	f7ff ff0f 	bl	8003b60 <add_pack_head>
	s_send_buf[s_send_len++] = (uint8_t)(len & 0xFF);
 8003d42:	7823      	ldrb	r3, [r4, #0]
 8003d44:	1c5a      	adds	r2, r3, #1
 8003d46:	b2d2      	uxtb	r2, r2
 8003d48:	7022      	strb	r2, [r4, #0]
 8003d4a:	491a      	ldr	r1, [pc, #104]	@ (8003db4 <chain_command_complete_return+0x8c>)
 8003d4c:	54cd      	strb	r5, [r1, r3]
	s_send_buf[s_send_len++] = (uint8_t)((len >> 8) & 0xFF);
 8003d4e:	1c98      	adds	r0, r3, #2
 8003d50:	b2c0      	uxtb	r0, r0
 8003d52:	7020      	strb	r0, [r4, #0]
 8003d54:	0a2d      	lsrs	r5, r5, #8
 8003d56:	548d      	strb	r5, [r1, r2]
	s_send_buf[s_send_len++] = DEFAULT_INDEX;
 8003d58:	1cda      	adds	r2, r3, #3
 8003d5a:	b2d2      	uxtb	r2, r2
 8003d5c:	7022      	strb	r2, [r4, #0]
 8003d5e:	2501      	movs	r5, #1
 8003d60:	540d      	strb	r5, [r1, r0]
	s_send_buf[s_send_len++] = cmd;
 8003d62:	3304      	adds	r3, #4
 8003d64:	7023      	strb	r3, [r4, #0]
 8003d66:	4643      	mov	r3, r8
 8003d68:	548b      	strb	r3, [r1, r2]
	for (uint8_t i = 0; i < size; i++)
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	e008      	b.n	8003d80 <chain_command_complete_return+0x58>
		s_send_buf[s_send_len++] = buffer[i]; // Add data from buffer
 8003d6e:	4c10      	ldr	r4, [pc, #64]	@ (8003db0 <chain_command_complete_return+0x88>)
 8003d70:	7820      	ldrb	r0, [r4, #0]
 8003d72:	1c42      	adds	r2, r0, #1
 8003d74:	7022      	strb	r2, [r4, #0]
 8003d76:	5cfd      	ldrb	r5, [r7, r3]
 8003d78:	4c0e      	ldr	r4, [pc, #56]	@ (8003db4 <chain_command_complete_return+0x8c>)
 8003d7a:	5425      	strb	r5, [r4, r0]
	for (uint8_t i = 0; i < size; i++)
 8003d7c:	3301      	adds	r3, #1
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	42b3      	cmp	r3, r6
 8003d82:	d3f4      	bcc.n	8003d6e <chain_command_complete_return+0x46>
	s_send_buf[s_send_len] = crc_construct((uint8_t *)(s_send_buf + 4),
 8003d84:	4e0a      	ldr	r6, [pc, #40]	@ (8003db0 <chain_command_complete_return+0x88>)
 8003d86:	7835      	ldrb	r5, [r6, #0]
 8003d88:	1f29      	subs	r1, r5, #4
 8003d8a:	b289      	uxth	r1, r1
 8003d8c:	4c0a      	ldr	r4, [pc, #40]	@ (8003db8 <chain_command_complete_return+0x90>)
 8003d8e:	0020      	movs	r0, r4
 8003d90:	f7ff ff52 	bl	8003c38 <crc_construct>
 8003d94:	3c04      	subs	r4, #4
 8003d96:	5560      	strb	r0, [r4, r5]
	s_send_len++;
 8003d98:	3501      	adds	r5, #1
 8003d9a:	7035      	strb	r5, [r6, #0]
	add_pack_end();
 8003d9c:	f7ff fef2 	bl	8003b84 <add_pack_end>
	uart_in_send(s_send_buf, s_send_len); // Send the complete packet
 8003da0:	7831      	ldrb	r1, [r6, #0]
 8003da2:	0020      	movs	r0, r4
 8003da4:	f7ff ff55 	bl	8003c52 <uart_in_send>
}
 8003da8:	bc80      	pop	{r7}
 8003daa:	46b8      	mov	r8, r7
 8003dac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dae:	46c0      	nop			@ (mov r8, r8)
 8003db0:	20000190 	.word	0x20000190
 8003db4:	20000194 	.word	0x20000194
 8003db8:	20000198 	.word	0x20000198

08003dbc <chain_get_bootloader_version_handle>:
{
 8003dbc:	b510      	push	{r4, lr}
	chain_command_complete_return(CHAIN_GET_BOOTLOADER_VERSION,
 8003dbe:	4903      	ldr	r1, [pc, #12]	@ (8003dcc <chain_get_bootloader_version_handle+0x10>)
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	20f9      	movs	r0, #249	@ 0xf9
 8003dc4:	f7ff ffb0 	bl	8003d28 <chain_command_complete_return>
}
 8003dc8:	bd10      	pop	{r4, pc}
 8003dca:	46c0      	nop			@ (mov r8, r8)
 8003dcc:	200005e5 	.word	0x200005e5

08003dd0 <chain_get_firmware_version_handle>:
{
 8003dd0:	b510      	push	{r4, lr}
	chain_command_complete_return(CHAIN_GET_VERSION_DEVICE,
 8003dd2:	4903      	ldr	r1, [pc, #12]	@ (8003de0 <chain_get_firmware_version_handle+0x10>)
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	20fa      	movs	r0, #250	@ 0xfa
 8003dd8:	f7ff ffa6 	bl	8003d28 <chain_command_complete_return>
}
 8003ddc:	bd10      	pop	{r4, pc}
 8003dde:	46c0      	nop			@ (mov r8, r8)
 8003de0:	200000c2 	.word	0x200000c2

08003de4 <chain_get_device_type_handle>:
{
 8003de4:	b510      	push	{r4, lr}
	chain_command_complete_return(CHAIN_GET_DEVICE_TYPE,
 8003de6:	4903      	ldr	r1, [pc, #12]	@ (8003df4 <chain_get_device_type_handle+0x10>)
 8003de8:	2202      	movs	r2, #2
 8003dea:	20fb      	movs	r0, #251	@ 0xfb
 8003dec:	f7ff ff9c 	bl	8003d28 <chain_command_complete_return>
}
 8003df0:	bd10      	pop	{r4, pc}
 8003df2:	46c0      	nop			@ (mov r8, r8)
 8003df4:	200000c0 	.word	0x200000c0

08003df8 <chain_iap_update_handle>:
 * 
 * @param  data Verification bit
 * @retval None
 */
void chain_iap_update_handle(uint8_t data)
{
 8003df8:	b530      	push	{r4, r5, lr}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	466b      	mov	r3, sp
 8003dfe:	1ddd      	adds	r5, r3, #7
 8003e00:	71d8      	strb	r0, [r3, #7]
	uint32_t reset_wait_start = HAL_GetTick(); // Get the current tick count
 8003e02:	f002 fc19 	bl	8006638 <HAL_GetTick>
 8003e06:	0004      	movs	r4, r0
	if (data == 0x86) // Check for expected data
 8003e08:	782b      	ldrb	r3, [r5, #0]
 8003e0a:	2b86      	cmp	r3, #134	@ 0x86
 8003e0c:	d001      	beq.n	8003e12 <chain_iap_update_handle+0x1a>
		{
			NVIC_SystemReset(); // Reset the microcontroller
		}
		NVIC_SystemReset(); // Reset the microcontroller again
	}
}
 8003e0e:	b003      	add	sp, #12
 8003e10:	bd30      	pop	{r4, r5, pc}
		chain_command_complete_return(CHAIN_IAP_UPDATE,
 8003e12:	2201      	movs	r2, #1
 8003e14:	0029      	movs	r1, r5
 8003e16:	20ff      	movs	r0, #255	@ 0xff
 8003e18:	f7ff ff86 	bl	8003d28 <chain_command_complete_return>
		HAL_Delay(10); // Delay to ensure packet is sent
 8003e1c:	200a      	movs	r0, #10
 8003e1e:	f002 fc11 	bl	8006644 <HAL_Delay>
		LL_USART_DeInit(USART2); // Deinitialize USART1
 8003e22:	4d1b      	ldr	r5, [pc, #108]	@ (8003e90 <chain_iap_update_handle+0x98>)
 8003e24:	0028      	movs	r0, r5
 8003e26:	f005 faf9 	bl	800941c <LL_USART_DeInit>
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Disable(USART_TypeDef *USARTx)
{
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 8003e2a:	682b      	ldr	r3, [r5, #0]
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	4393      	bics	r3, r2
 8003e30:	602b      	str	r3, [r5, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e32:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e36:	f382 8810 	msr	PRIMASK, r2
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003e3a:	682b      	ldr	r3, [r5, #0]
 8003e3c:	321f      	adds	r2, #31
 8003e3e:	4393      	bics	r3, r2
 8003e40:	602b      	str	r3, [r5, #0]
 8003e42:	f381 8810 	msr	PRIMASK, r1
		iap_gpio_init(); // Initialize GPIO for IAP
 8003e46:	f7ff fe6f 	bl	8003b28 <iap_gpio_init>
		while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) || HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3))
 8003e4a:	e006      	b.n	8003e5a <chain_iap_update_handle+0x62>
			if (HAL_GetTick() - reset_wait_start > 1000) // Check timeout
 8003e4c:	f002 fbf4 	bl	8006638 <HAL_GetTick>
 8003e50:	1b00      	subs	r0, r0, r4
 8003e52:	22fa      	movs	r2, #250	@ 0xfa
 8003e54:	0092      	lsls	r2, r2, #2
 8003e56:	4290      	cmp	r0, r2
 8003e58:	d80d      	bhi.n	8003e76 <chain_iap_update_handle+0x7e>
		while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) || HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3))
 8003e5a:	20a0      	movs	r0, #160	@ 0xa0
 8003e5c:	2104      	movs	r1, #4
 8003e5e:	05c0      	lsls	r0, r0, #23
 8003e60:	f003 fdc4 	bl	80079ec <HAL_GPIO_ReadPin>
 8003e64:	2800      	cmp	r0, #0
 8003e66:	d1f1      	bne.n	8003e4c <chain_iap_update_handle+0x54>
 8003e68:	30a0      	adds	r0, #160	@ 0xa0
 8003e6a:	2108      	movs	r1, #8
 8003e6c:	05c0      	lsls	r0, r0, #23
 8003e6e:	f003 fdbd 	bl	80079ec <HAL_GPIO_ReadPin>
 8003e72:	2800      	cmp	r0, #0
 8003e74:	d1ea      	bne.n	8003e4c <chain_iap_update_handle+0x54>
		if (HAL_GetTick() - reset_wait_start > 1000) // Check if timed out
 8003e76:	f002 fbdf 	bl	8006638 <HAL_GetTick>
 8003e7a:	1b00      	subs	r0, r0, r4
 8003e7c:	23fa      	movs	r3, #250	@ 0xfa
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	4298      	cmp	r0, r3
 8003e82:	d903      	bls.n	8003e8c <chain_iap_update_handle+0x94>
			MX_USART1_UART_Init(); // Reinitialize USART1 if no reset occurred
 8003e84:	f002 f80e 	bl	8005ea4 <MX_USART1_UART_Init>
		NVIC_SystemReset(); // Reset the microcontroller again
 8003e88:	f7ff fe40 	bl	8003b0c <__NVIC_SystemReset>
			NVIC_SystemReset(); // Reset the microcontroller
 8003e8c:	f7ff fe3e 	bl	8003b0c <__NVIC_SystemReset>
 8003e90:	40004400 	.word	0x40004400

08003e94 <clear_i2c_flag>:
static uint8_t s_i2c_buffer[256] = { 0 };
static uint16_t s_adc_buffer[2] = { 0 };
static uint8_t s_adc_size = 0;
__IO gpio_config_t g_gpio_status[2] = { { .mode = CHAIN_NOT_WORK_STATUS, }, {
		.mode = CHAIN_NOT_WORK_STATUS, } };
void clear_i2c_flag(void) {
 8003e94:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
 8003e96:	b672      	cpsid	i
	__disable_irq();
	// 清除I2C2的Busy标志（如果需要）
	if (__HAL_I2C_GET_FLAG(&hi2c2, I2C_FLAG_BUSY)) {
 8003e98:	4b15      	ldr	r3, [pc, #84]	@ (8003ef0 <clear_i2c_flag+0x5c>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	699a      	ldr	r2, [r3, #24]
 8003e9e:	0412      	lsls	r2, r2, #16
 8003ea0:	d502      	bpl.n	8003ea8 <clear_i2c_flag+0x14>
		// 需要确保I2C不在忙状态
		__HAL_I2C_CLEAR_FLAG(&hi2c2, I2C_FLAG_BUSY);
 8003ea2:	2280      	movs	r2, #128	@ 0x80
 8003ea4:	0212      	lsls	r2, r2, #8
 8003ea6:	61da      	str	r2, [r3, #28]
	}
	// 清除其他标志（例如超时）
	__HAL_I2C_CLEAR_FLAG(&hi2c2, I2C_FLAG_TXE);
 8003ea8:	699a      	ldr	r2, [r3, #24]
 8003eaa:	2101      	movs	r1, #1
 8003eac:	430a      	orrs	r2, r1
 8003eae:	619a      	str	r2, [r3, #24]
	__HAL_I2C_CLEAR_FLAG(&hi2c2, I2C_FLAG_BERR);
 8003eb0:	2280      	movs	r2, #128	@ 0x80
 8003eb2:	0052      	lsls	r2, r2, #1
 8003eb4:	61da      	str	r2, [r3, #28]
	__HAL_I2C_CLEAR_FLAG(&hi2c2, I2C_FLAG_ARLO);
 8003eb6:	3201      	adds	r2, #1
 8003eb8:	32ff      	adds	r2, #255	@ 0xff
 8003eba:	61da      	str	r2, [r3, #28]
	__HAL_I2C_CLEAR_FLAG(&hi2c2, I2C_FLAG_OVR);
 8003ebc:	2280      	movs	r2, #128	@ 0x80
 8003ebe:	00d2      	lsls	r2, r2, #3
 8003ec0:	61da      	str	r2, [r3, #28]
	__HAL_I2C_CLEAR_FLAG(&hi2c2, I2C_FLAG_PECERR);
 8003ec2:	2280      	movs	r2, #128	@ 0x80
 8003ec4:	0112      	lsls	r2, r2, #4
 8003ec6:	61da      	str	r2, [r3, #28]
	__HAL_I2C_CLEAR_FLAG(&hi2c2, I2C_FLAG_ALERT);
 8003ec8:	2280      	movs	r2, #128	@ 0x80
 8003eca:	0192      	lsls	r2, r2, #6
 8003ecc:	61da      	str	r2, [r3, #28]
	__HAL_I2C_CLEAR_FLAG(&hi2c2, I2C_FLAG_TIMEOUT);
 8003ece:	2280      	movs	r2, #128	@ 0x80
 8003ed0:	0152      	lsls	r2, r2, #5
 8003ed2:	61da      	str	r2, [r3, #28]
	__HAL_I2C_CLEAR_FLAG(&hi2c2, I2C_FLAG_AF);  // 清除应答失败标志
 8003ed4:	2210      	movs	r2, #16
 8003ed6:	61da      	str	r2, [r3, #28]
	__HAL_I2C_CLEAR_FLAG(&hi2c2, I2C_FLAG_STOPF); // 清除NACK接收标志
 8003ed8:	3210      	adds	r2, #16
 8003eda:	61da      	str	r2, [r3, #28]
	HAL_I2C_DeInit(&hi2c2);
 8003edc:	4804      	ldr	r0, [pc, #16]	@ (8003ef0 <clear_i2c_flag+0x5c>)
 8003ede:	f004 f82f 	bl	8007f40 <HAL_I2C_DeInit>
	MX_I2C2_Init(g_gpio_status[0].i2c_speed);
 8003ee2:	4b04      	ldr	r3, [pc, #16]	@ (8003ef4 <clear_i2c_flag+0x60>)
 8003ee4:	7858      	ldrb	r0, [r3, #1]
 8003ee6:	b2c0      	uxtb	r0, r0
 8003ee8:	f001 fa10 	bl	800530c <MX_I2C2_Init>
  __ASM volatile ("cpsie i" : : : "memory");
 8003eec:	b662      	cpsie	i
	__enable_irq();
}
 8003eee:	bd10      	pop	{r4, pc}
 8003ef0:	20000590 	.word	0x20000590
 8003ef4:	20000294 	.word	0x20000294

08003ef8 <check_i2c_mode>:

bool check_i2c_mode(void) {
	if (g_gpio_status[0].mode == CHAIN_I2C_WORK_STATUS
 8003ef8:	4b06      	ldr	r3, [pc, #24]	@ (8003f14 <check_i2c_mode+0x1c>)
 8003efa:	781b      	ldrb	r3, [r3, #0]
 8003efc:	2b05      	cmp	r3, #5
 8003efe:	d001      	beq.n	8003f04 <check_i2c_mode+0xc>
			&& g_gpio_status[1].mode == CHAIN_I2C_WORK_STATUS) {
		return true;
	}
	return false;
 8003f00:	2000      	movs	r0, #0
}
 8003f02:	4770      	bx	lr
			&& g_gpio_status[1].mode == CHAIN_I2C_WORK_STATUS) {
 8003f04:	4b03      	ldr	r3, [pc, #12]	@ (8003f14 <check_i2c_mode+0x1c>)
 8003f06:	7a1b      	ldrb	r3, [r3, #8]
 8003f08:	2b05      	cmp	r3, #5
 8003f0a:	d001      	beq.n	8003f10 <check_i2c_mode+0x18>
	return false;
 8003f0c:	2000      	movs	r0, #0
 8003f0e:	e7f8      	b.n	8003f02 <check_i2c_mode+0xa>
		return true;
 8003f10:	2001      	movs	r0, #1
 8003f12:	e7f6      	b.n	8003f02 <check_i2c_mode+0xa>
 8003f14:	20000294 	.word	0x20000294

08003f18 <chain_uart_i2c_init>:
void chain_uart_i2c_init(i2c_speed_t speed) {
 8003f18:	b510      	push	{r4, lr}
 8003f1a:	0004      	movs	r4, r0
	if (speed >= CHAIN_I2C_LOW_SPEED_100KHZ
 8003f1c:	2801      	cmp	r0, #1
 8003f1e:	d90b      	bls.n	8003f38 <chain_uart_i2c_init+0x20>
		s_ret_buf_size = 0;
		s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_SUCCESS;
		chain_command_complete_return(CHAIN_I2C_INIT, s_ret_buf,
				s_ret_buf_size);
	} else {
		s_ret_buf_size = 0;
 8003f20:	4b12      	ldr	r3, [pc, #72]	@ (8003f6c <chain_uart_i2c_init+0x54>)
 8003f22:	2200      	movs	r2, #0
 8003f24:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_FAIL;
 8003f26:	2101      	movs	r1, #1
 8003f28:	7019      	strb	r1, [r3, #0]
 8003f2a:	4911      	ldr	r1, [pc, #68]	@ (8003f70 <chain_uart_i2c_init+0x58>)
 8003f2c:	700a      	strb	r2, [r1, #0]
		chain_command_complete_return(CHAIN_I2C_INIT, s_ret_buf,
 8003f2e:	3201      	adds	r2, #1
 8003f30:	2010      	movs	r0, #16
 8003f32:	f7ff fef9 	bl	8003d28 <chain_command_complete_return>
				s_ret_buf_size);
	}
}
 8003f36:	bd10      	pop	{r4, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 8003f38:	b672      	cpsid	i
		HAL_I2C_MspDeInit(&hi2c2);
 8003f3a:	480e      	ldr	r0, [pc, #56]	@ (8003f74 <chain_uart_i2c_init+0x5c>)
 8003f3c:	f001 fa2c 	bl	8005398 <HAL_I2C_MspDeInit>
		HAL_ADC_MspDeInit(&hadc1);
 8003f40:	480d      	ldr	r0, [pc, #52]	@ (8003f78 <chain_uart_i2c_init+0x60>)
 8003f42:	f001 f921 	bl	8005188 <HAL_ADC_MspDeInit>
		MX_I2C2_Init(speed);
 8003f46:	0020      	movs	r0, r4
 8003f48:	f001 f9e0 	bl	800530c <MX_I2C2_Init>
  __ASM volatile ("cpsie i" : : : "memory");
 8003f4c:	b662      	cpsie	i
		g_gpio_status[0].mode = CHAIN_I2C_WORK_STATUS;
 8003f4e:	4b0b      	ldr	r3, [pc, #44]	@ (8003f7c <chain_uart_i2c_init+0x64>)
 8003f50:	2205      	movs	r2, #5
 8003f52:	701a      	strb	r2, [r3, #0]
		g_gpio_status[1].mode = CHAIN_I2C_WORK_STATUS;
 8003f54:	721a      	strb	r2, [r3, #8]
		s_ret_buf_size = 0;
 8003f56:	4b05      	ldr	r3, [pc, #20]	@ (8003f6c <chain_uart_i2c_init+0x54>)
 8003f58:	2200      	movs	r2, #0
 8003f5a:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_SUCCESS;
 8003f5c:	3201      	adds	r2, #1
 8003f5e:	701a      	strb	r2, [r3, #0]
 8003f60:	4903      	ldr	r1, [pc, #12]	@ (8003f70 <chain_uart_i2c_init+0x58>)
 8003f62:	700a      	strb	r2, [r1, #0]
		chain_command_complete_return(CHAIN_I2C_INIT, s_ret_buf,
 8003f64:	2010      	movs	r0, #16
 8003f66:	f7ff fedf 	bl	8003d28 <chain_command_complete_return>
 8003f6a:	e7e4      	b.n	8003f36 <chain_uart_i2c_init+0x1e>
 8003f6c:	200003ac 	.word	0x200003ac
 8003f70:	200003b0 	.word	0x200003b0
 8003f74:	20000590 	.word	0x20000590
 8003f78:	2000052c 	.word	0x2000052c
 8003f7c:	20000294 	.word	0x20000294

08003f80 <chain_i2c_read>:

void chain_i2c_read(uint8_t i2c_addr, uint8_t read_len) {
 8003f80:	b530      	push	{r4, r5, lr}
 8003f82:	b083      	sub	sp, #12
 8003f84:	0005      	movs	r5, r0
 8003f86:	000c      	movs	r4, r1
	if (check_i2c_mode()) {
 8003f88:	f7ff ffb6 	bl	8003ef8 <check_i2c_mode>
 8003f8c:	2800      	cmp	r0, #0
 8003f8e:	d045      	beq.n	800401c <chain_i2c_read+0x9c>
		if (i2c_addr <= 127) {
 8003f90:	b26b      	sxtb	r3, r5
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	db36      	blt.n	8004004 <chain_i2c_read+0x84>
			HAL_StatusTypeDef status = HAL_I2C_Master_Receive(&hi2c2,
 8003f96:	4a28      	ldr	r2, [pc, #160]	@ (8004038 <chain_i2c_read+0xb8>)
 8003f98:	0069      	lsls	r1, r5, #1
 8003f9a:	4828      	ldr	r0, [pc, #160]	@ (800403c <chain_i2c_read+0xbc>)
 8003f9c:	23fa      	movs	r3, #250	@ 0xfa
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	9300      	str	r3, [sp, #0]
 8003fa2:	0023      	movs	r3, r4
 8003fa4:	f004 f8b2 	bl	800810c <HAL_I2C_Master_Receive>
					(i2c_addr << 1), s_i2c_buffer, read_len, 1000);
			if (status == HAL_OK) {
 8003fa8:	2800      	cmp	r0, #0
 8003faa:	d11a      	bne.n	8003fe2 <chain_i2c_read+0x62>
				s_ret_buf_size = 0;
 8003fac:	4b24      	ldr	r3, [pc, #144]	@ (8004040 <chain_i2c_read+0xc0>)
 8003fae:	2200      	movs	r2, #0
 8003fb0:	701a      	strb	r2, [r3, #0]
				s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_SUCCESS;
 8003fb2:	3201      	adds	r2, #1
 8003fb4:	701a      	strb	r2, [r3, #0]
 8003fb6:	4b23      	ldr	r3, [pc, #140]	@ (8004044 <chain_i2c_read+0xc4>)
 8003fb8:	701a      	strb	r2, [r3, #0]
				for (uint8_t i = 0; i < read_len; i++) {
 8003fba:	e009      	b.n	8003fd0 <chain_i2c_read+0x50>
					s_ret_buf[s_ret_buf_size++] = s_i2c_buffer[i];
 8003fbc:	4a20      	ldr	r2, [pc, #128]	@ (8004040 <chain_i2c_read+0xc0>)
 8003fbe:	7813      	ldrb	r3, [r2, #0]
 8003fc0:	1c59      	adds	r1, r3, #1
 8003fc2:	7011      	strb	r1, [r2, #0]
 8003fc4:	4a1c      	ldr	r2, [pc, #112]	@ (8004038 <chain_i2c_read+0xb8>)
 8003fc6:	5c11      	ldrb	r1, [r2, r0]
 8003fc8:	4a1e      	ldr	r2, [pc, #120]	@ (8004044 <chain_i2c_read+0xc4>)
 8003fca:	54d1      	strb	r1, [r2, r3]
				for (uint8_t i = 0; i < read_len; i++) {
 8003fcc:	3001      	adds	r0, #1
 8003fce:	b2c0      	uxtb	r0, r0
 8003fd0:	42a0      	cmp	r0, r4
 8003fd2:	d3f3      	bcc.n	8003fbc <chain_i2c_read+0x3c>
				}
				chain_command_complete_return(CHAIN_I2C_READ, s_ret_buf,
 8003fd4:	4b1a      	ldr	r3, [pc, #104]	@ (8004040 <chain_i2c_read+0xc0>)
 8003fd6:	781a      	ldrb	r2, [r3, #0]
 8003fd8:	491a      	ldr	r1, [pc, #104]	@ (8004044 <chain_i2c_read+0xc4>)
 8003fda:	2011      	movs	r0, #17
 8003fdc:	f7ff fea4 	bl	8003d28 <chain_command_complete_return>
 8003fe0:	e027      	b.n	8004032 <chain_i2c_read+0xb2>
						s_ret_buf_size);
			} else {
				if (status == HAL_ERROR) {
 8003fe2:	2801      	cmp	r0, #1
 8003fe4:	d00b      	beq.n	8003ffe <chain_i2c_read+0x7e>
					clear_i2c_flag();
				}
				s_ret_buf_size = 0;
 8003fe6:	4b16      	ldr	r3, [pc, #88]	@ (8004040 <chain_i2c_read+0xc0>)
 8003fe8:	2200      	movs	r2, #0
 8003fea:	701a      	strb	r2, [r3, #0]
				s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_FAIL;
 8003fec:	2101      	movs	r1, #1
 8003fee:	7019      	strb	r1, [r3, #0]
 8003ff0:	4914      	ldr	r1, [pc, #80]	@ (8004044 <chain_i2c_read+0xc4>)
 8003ff2:	700a      	strb	r2, [r1, #0]
				chain_command_complete_return(CHAIN_I2C_READ, s_ret_buf,
 8003ff4:	3201      	adds	r2, #1
 8003ff6:	2011      	movs	r0, #17
 8003ff8:	f7ff fe96 	bl	8003d28 <chain_command_complete_return>
 8003ffc:	e019      	b.n	8004032 <chain_i2c_read+0xb2>
					clear_i2c_flag();
 8003ffe:	f7ff ff49 	bl	8003e94 <clear_i2c_flag>
 8004002:	e7f0      	b.n	8003fe6 <chain_i2c_read+0x66>
						s_ret_buf_size);
			}
		} else {
			s_ret_buf_size = 0;
 8004004:	4b0e      	ldr	r3, [pc, #56]	@ (8004040 <chain_i2c_read+0xc0>)
 8004006:	2200      	movs	r2, #0
 8004008:	701a      	strb	r2, [r3, #0]
			s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_FAIL;
 800400a:	2101      	movs	r1, #1
 800400c:	7019      	strb	r1, [r3, #0]
 800400e:	490d      	ldr	r1, [pc, #52]	@ (8004044 <chain_i2c_read+0xc4>)
 8004010:	700a      	strb	r2, [r1, #0]
			chain_command_complete_return(CHAIN_I2C_READ, s_ret_buf,
 8004012:	3201      	adds	r2, #1
 8004014:	2011      	movs	r0, #17
 8004016:	f7ff fe87 	bl	8003d28 <chain_command_complete_return>
 800401a:	e00a      	b.n	8004032 <chain_i2c_read+0xb2>
					s_ret_buf_size);
		}
	} else {
		s_ret_buf_size = 0;
 800401c:	4b08      	ldr	r3, [pc, #32]	@ (8004040 <chain_i2c_read+0xc0>)
 800401e:	2200      	movs	r2, #0
 8004020:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_WORK_MODE_MISMATCHED;
 8004022:	3201      	adds	r2, #1
 8004024:	701a      	strb	r2, [r3, #0]
 8004026:	4907      	ldr	r1, [pc, #28]	@ (8004044 <chain_i2c_read+0xc4>)
 8004028:	2302      	movs	r3, #2
 800402a:	700b      	strb	r3, [r1, #0]
		chain_command_complete_return(CHAIN_I2C_READ, s_ret_buf,
 800402c:	2011      	movs	r0, #17
 800402e:	f7ff fe7b 	bl	8003d28 <chain_command_complete_return>
				s_ret_buf_size);
	}
}
 8004032:	b003      	add	sp, #12
 8004034:	bd30      	pop	{r4, r5, pc}
 8004036:	46c0      	nop			@ (mov r8, r8)
 8004038:	200002ac 	.word	0x200002ac
 800403c:	20000590 	.word	0x20000590
 8004040:	200003ac 	.word	0x200003ac
 8004044:	200003b0 	.word	0x200003b0

08004048 <chain_i2c_write>:
void chain_i2c_write(uint8_t i2c_addr, uint8_t *buffer, uint16_t write_len) {
 8004048:	b570      	push	{r4, r5, r6, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	0004      	movs	r4, r0
 800404e:	000d      	movs	r5, r1
 8004050:	0016      	movs	r6, r2
	if (check_i2c_mode()) {
 8004052:	f7ff ff51 	bl	8003ef8 <check_i2c_mode>
 8004056:	2800      	cmp	r0, #0
 8004058:	d035      	beq.n	80040c6 <chain_i2c_write+0x7e>
		if (i2c_addr <= 127) {
 800405a:	b263      	sxtb	r3, r4
 800405c:	2b00      	cmp	r3, #0
 800405e:	db26      	blt.n	80040ae <chain_i2c_write+0x66>
			HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&hi2c2,
 8004060:	0061      	lsls	r1, r4, #1
 8004062:	481f      	ldr	r0, [pc, #124]	@ (80040e0 <chain_i2c_write+0x98>)
 8004064:	23fa      	movs	r3, #250	@ 0xfa
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	9300      	str	r3, [sp, #0]
 800406a:	0033      	movs	r3, r6
 800406c:	002a      	movs	r2, r5
 800406e:	f003 ff81 	bl	8007f74 <HAL_I2C_Master_Transmit>
					(i2c_addr << 1), buffer, write_len, 1000);
			if (status == HAL_OK) {
 8004072:	2800      	cmp	r0, #0
 8004074:	d00d      	beq.n	8004092 <chain_i2c_write+0x4a>
				s_ret_buf_size = 0;
				s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_SUCCESS;
				chain_command_complete_return(CHAIN_I2C_WRITE, s_ret_buf,
						s_ret_buf_size);
			} else {
				if (status == HAL_ERROR) {
 8004076:	2801      	cmp	r0, #1
 8004078:	d016      	beq.n	80040a8 <chain_i2c_write+0x60>
					clear_i2c_flag();
				}
				s_ret_buf_size = 0;
 800407a:	4b1a      	ldr	r3, [pc, #104]	@ (80040e4 <chain_i2c_write+0x9c>)
 800407c:	2200      	movs	r2, #0
 800407e:	701a      	strb	r2, [r3, #0]
				s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_FAIL;
 8004080:	2101      	movs	r1, #1
 8004082:	7019      	strb	r1, [r3, #0]
 8004084:	4918      	ldr	r1, [pc, #96]	@ (80040e8 <chain_i2c_write+0xa0>)
 8004086:	700a      	strb	r2, [r1, #0]
				chain_command_complete_return(CHAIN_I2C_WRITE, s_ret_buf,
 8004088:	3201      	adds	r2, #1
 800408a:	2012      	movs	r0, #18
 800408c:	f7ff fe4c 	bl	8003d28 <chain_command_complete_return>
 8004090:	e024      	b.n	80040dc <chain_i2c_write+0x94>
				s_ret_buf_size = 0;
 8004092:	4b14      	ldr	r3, [pc, #80]	@ (80040e4 <chain_i2c_write+0x9c>)
 8004094:	2200      	movs	r2, #0
 8004096:	701a      	strb	r2, [r3, #0]
				s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_SUCCESS;
 8004098:	3201      	adds	r2, #1
 800409a:	701a      	strb	r2, [r3, #0]
 800409c:	4912      	ldr	r1, [pc, #72]	@ (80040e8 <chain_i2c_write+0xa0>)
 800409e:	700a      	strb	r2, [r1, #0]
				chain_command_complete_return(CHAIN_I2C_WRITE, s_ret_buf,
 80040a0:	3012      	adds	r0, #18
 80040a2:	f7ff fe41 	bl	8003d28 <chain_command_complete_return>
 80040a6:	e019      	b.n	80040dc <chain_i2c_write+0x94>
					clear_i2c_flag();
 80040a8:	f7ff fef4 	bl	8003e94 <clear_i2c_flag>
 80040ac:	e7e5      	b.n	800407a <chain_i2c_write+0x32>
						s_ret_buf_size);
			}
		} else {
			s_ret_buf_size = 0;
 80040ae:	4b0d      	ldr	r3, [pc, #52]	@ (80040e4 <chain_i2c_write+0x9c>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	701a      	strb	r2, [r3, #0]
			s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_FAIL;
 80040b4:	2101      	movs	r1, #1
 80040b6:	7019      	strb	r1, [r3, #0]
 80040b8:	490b      	ldr	r1, [pc, #44]	@ (80040e8 <chain_i2c_write+0xa0>)
 80040ba:	700a      	strb	r2, [r1, #0]
			chain_command_complete_return(CHAIN_I2C_WRITE, s_ret_buf,
 80040bc:	3201      	adds	r2, #1
 80040be:	2012      	movs	r0, #18
 80040c0:	f7ff fe32 	bl	8003d28 <chain_command_complete_return>
 80040c4:	e00a      	b.n	80040dc <chain_i2c_write+0x94>
					s_ret_buf_size);
		}
	} else {
		s_ret_buf_size = 0;
 80040c6:	4b07      	ldr	r3, [pc, #28]	@ (80040e4 <chain_i2c_write+0x9c>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_WORK_MODE_MISMATCHED;
 80040cc:	3201      	adds	r2, #1
 80040ce:	701a      	strb	r2, [r3, #0]
 80040d0:	4905      	ldr	r1, [pc, #20]	@ (80040e8 <chain_i2c_write+0xa0>)
 80040d2:	2302      	movs	r3, #2
 80040d4:	700b      	strb	r3, [r1, #0]
		chain_command_complete_return(CHAIN_I2C_WRITE, s_ret_buf,
 80040d6:	2012      	movs	r0, #18
 80040d8:	f7ff fe26 	bl	8003d28 <chain_command_complete_return>
				s_ret_buf_size);
	}
}
 80040dc:	b002      	add	sp, #8
 80040de:	bd70      	pop	{r4, r5, r6, pc}
 80040e0:	20000590 	.word	0x20000590
 80040e4:	200003ac 	.word	0x200003ac
 80040e8:	200003b0 	.word	0x200003b0

080040ec <chain_i2c_mem_read>:

void chain_i2c_mem_read(uint8_t i2c_addr, uint16_t reg_addr, uint8_t reg_len,
		uint8_t read_len) {
 80040ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040ee:	b085      	sub	sp, #20
 80040f0:	0004      	movs	r4, r0
 80040f2:	000f      	movs	r7, r1
 80040f4:	0016      	movs	r6, r2
 80040f6:	001d      	movs	r5, r3
	if (check_i2c_mode()) {
 80040f8:	f7ff fefe 	bl	8003ef8 <check_i2c_mode>
 80040fc:	2800      	cmp	r0, #0
 80040fe:	d04d      	beq.n	800419c <chain_i2c_mem_read+0xb0>
		if (i2c_addr <= 127 && (reg_len >= 1 && reg_len <= 2)) {
 8004100:	b263      	sxtb	r3, r4
 8004102:	2b00      	cmp	r3, #0
 8004104:	db03      	blt.n	800410e <chain_i2c_mem_read+0x22>
 8004106:	1e73      	subs	r3, r6, #1
 8004108:	b2db      	uxtb	r3, r3
 800410a:	2b01      	cmp	r3, #1
 800410c:	d90c      	bls.n	8004128 <chain_i2c_mem_read+0x3c>
				s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_FAIL;
				chain_command_complete_return(CHAIN_I2C_MEM_READ, s_ret_buf,
						s_ret_buf_size);
			}
		} else {
			s_ret_buf_size = 0;
 800410e:	4b29      	ldr	r3, [pc, #164]	@ (80041b4 <chain_i2c_mem_read+0xc8>)
 8004110:	2200      	movs	r2, #0
 8004112:	701a      	strb	r2, [r3, #0]
			s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_FAIL;
 8004114:	2101      	movs	r1, #1
 8004116:	7019      	strb	r1, [r3, #0]
 8004118:	4927      	ldr	r1, [pc, #156]	@ (80041b8 <chain_i2c_mem_read+0xcc>)
 800411a:	700a      	strb	r2, [r1, #0]
			chain_command_complete_return(CHAIN_I2C_MEM_READ, s_ret_buf,
 800411c:	3201      	adds	r2, #1
 800411e:	2013      	movs	r0, #19
 8004120:	f7ff fe02 	bl	8003d28 <chain_command_complete_return>
		s_ret_buf_size = 0;
		s_ret_buf[s_ret_buf_size++] = CHAIN_WORK_MODE_MISMATCHED;
		chain_command_complete_return(CHAIN_I2C_MEM_READ, s_ret_buf,
				s_ret_buf_size);
	}
}
 8004124:	b005      	add	sp, #20
 8004126:	bdf0      	pop	{r4, r5, r6, r7, pc}
			HAL_StatusTypeDef status = HAL_I2C_Mem_Read(&hi2c2, (i2c_addr << 1),
 8004128:	0061      	lsls	r1, r4, #1
 800412a:	4824      	ldr	r0, [pc, #144]	@ (80041bc <chain_i2c_mem_read+0xd0>)
 800412c:	23fa      	movs	r3, #250	@ 0xfa
 800412e:	009b      	lsls	r3, r3, #2
 8004130:	9302      	str	r3, [sp, #8]
 8004132:	9501      	str	r5, [sp, #4]
 8004134:	4b22      	ldr	r3, [pc, #136]	@ (80041c0 <chain_i2c_mem_read+0xd4>)
 8004136:	9300      	str	r3, [sp, #0]
 8004138:	0033      	movs	r3, r6
 800413a:	003a      	movs	r2, r7
 800413c:	f004 f970 	bl	8008420 <HAL_I2C_Mem_Read>
			if (status == HAL_OK) {
 8004140:	2800      	cmp	r0, #0
 8004142:	d11a      	bne.n	800417a <chain_i2c_mem_read+0x8e>
				s_ret_buf_size = 0;
 8004144:	4b1b      	ldr	r3, [pc, #108]	@ (80041b4 <chain_i2c_mem_read+0xc8>)
 8004146:	2200      	movs	r2, #0
 8004148:	701a      	strb	r2, [r3, #0]
				s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_SUCCESS;
 800414a:	3201      	adds	r2, #1
 800414c:	701a      	strb	r2, [r3, #0]
 800414e:	4b1a      	ldr	r3, [pc, #104]	@ (80041b8 <chain_i2c_mem_read+0xcc>)
 8004150:	701a      	strb	r2, [r3, #0]
				for (uint8_t i = 0; i < read_len; i++) {
 8004152:	e009      	b.n	8004168 <chain_i2c_mem_read+0x7c>
					s_ret_buf[s_ret_buf_size++] = s_i2c_buffer[i];
 8004154:	4a17      	ldr	r2, [pc, #92]	@ (80041b4 <chain_i2c_mem_read+0xc8>)
 8004156:	7813      	ldrb	r3, [r2, #0]
 8004158:	1c59      	adds	r1, r3, #1
 800415a:	7011      	strb	r1, [r2, #0]
 800415c:	4a18      	ldr	r2, [pc, #96]	@ (80041c0 <chain_i2c_mem_read+0xd4>)
 800415e:	5c11      	ldrb	r1, [r2, r0]
 8004160:	4a15      	ldr	r2, [pc, #84]	@ (80041b8 <chain_i2c_mem_read+0xcc>)
 8004162:	54d1      	strb	r1, [r2, r3]
				for (uint8_t i = 0; i < read_len; i++) {
 8004164:	3001      	adds	r0, #1
 8004166:	b2c0      	uxtb	r0, r0
 8004168:	42a8      	cmp	r0, r5
 800416a:	d3f3      	bcc.n	8004154 <chain_i2c_mem_read+0x68>
				chain_command_complete_return(CHAIN_I2C_MEM_READ, s_ret_buf,
 800416c:	4b11      	ldr	r3, [pc, #68]	@ (80041b4 <chain_i2c_mem_read+0xc8>)
 800416e:	781a      	ldrb	r2, [r3, #0]
 8004170:	4911      	ldr	r1, [pc, #68]	@ (80041b8 <chain_i2c_mem_read+0xcc>)
 8004172:	2013      	movs	r0, #19
 8004174:	f7ff fdd8 	bl	8003d28 <chain_command_complete_return>
 8004178:	e7d4      	b.n	8004124 <chain_i2c_mem_read+0x38>
				if (status == HAL_ERROR) {
 800417a:	2801      	cmp	r0, #1
 800417c:	d00b      	beq.n	8004196 <chain_i2c_mem_read+0xaa>
				s_ret_buf_size = 0;
 800417e:	4b0d      	ldr	r3, [pc, #52]	@ (80041b4 <chain_i2c_mem_read+0xc8>)
 8004180:	2200      	movs	r2, #0
 8004182:	701a      	strb	r2, [r3, #0]
				s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_FAIL;
 8004184:	2101      	movs	r1, #1
 8004186:	7019      	strb	r1, [r3, #0]
 8004188:	490b      	ldr	r1, [pc, #44]	@ (80041b8 <chain_i2c_mem_read+0xcc>)
 800418a:	700a      	strb	r2, [r1, #0]
				chain_command_complete_return(CHAIN_I2C_MEM_READ, s_ret_buf,
 800418c:	3201      	adds	r2, #1
 800418e:	2013      	movs	r0, #19
 8004190:	f7ff fdca 	bl	8003d28 <chain_command_complete_return>
 8004194:	e7c6      	b.n	8004124 <chain_i2c_mem_read+0x38>
					clear_i2c_flag();
 8004196:	f7ff fe7d 	bl	8003e94 <clear_i2c_flag>
 800419a:	e7f0      	b.n	800417e <chain_i2c_mem_read+0x92>
		s_ret_buf_size = 0;
 800419c:	4b05      	ldr	r3, [pc, #20]	@ (80041b4 <chain_i2c_mem_read+0xc8>)
 800419e:	2200      	movs	r2, #0
 80041a0:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_WORK_MODE_MISMATCHED;
 80041a2:	3201      	adds	r2, #1
 80041a4:	701a      	strb	r2, [r3, #0]
 80041a6:	4904      	ldr	r1, [pc, #16]	@ (80041b8 <chain_i2c_mem_read+0xcc>)
 80041a8:	2302      	movs	r3, #2
 80041aa:	700b      	strb	r3, [r1, #0]
		chain_command_complete_return(CHAIN_I2C_MEM_READ, s_ret_buf,
 80041ac:	2013      	movs	r0, #19
 80041ae:	f7ff fdbb 	bl	8003d28 <chain_command_complete_return>
}
 80041b2:	e7b7      	b.n	8004124 <chain_i2c_mem_read+0x38>
 80041b4:	200003ac 	.word	0x200003ac
 80041b8:	200003b0 	.word	0x200003b0
 80041bc:	20000590 	.word	0x20000590
 80041c0:	200002ac 	.word	0x200002ac

080041c4 <chain_i2c_mem_write>:
void chain_i2c_mem_write(uint8_t i2c_addr, uint16_t reg_addr, uint8_t reg_len,
		uint8_t write_len, uint8_t *buffer) {
 80041c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041c6:	b085      	sub	sp, #20
 80041c8:	0004      	movs	r4, r0
 80041ca:	000e      	movs	r6, r1
 80041cc:	0015      	movs	r5, r2
 80041ce:	001f      	movs	r7, r3
	if (check_i2c_mode()) {
 80041d0:	f7ff fe92 	bl	8003ef8 <check_i2c_mode>
 80041d4:	2800      	cmp	r0, #0
 80041d6:	d03d      	beq.n	8004254 <chain_i2c_mem_write+0x90>
		if (i2c_addr <= 127 && (reg_len >= 1 && reg_len <= 2)) {
 80041d8:	b263      	sxtb	r3, r4
 80041da:	2b00      	cmp	r3, #0
 80041dc:	db03      	blt.n	80041e6 <chain_i2c_mem_write+0x22>
 80041de:	1e6b      	subs	r3, r5, #1
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d90c      	bls.n	8004200 <chain_i2c_mem_write+0x3c>
				s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_FAIL;
				chain_command_complete_return(CHAIN_I2C_MEM_WRITE, s_ret_buf,
						s_ret_buf_size);
			}
		} else {
			s_ret_buf_size = 0;
 80041e6:	4b21      	ldr	r3, [pc, #132]	@ (800426c <chain_i2c_mem_write+0xa8>)
 80041e8:	2200      	movs	r2, #0
 80041ea:	701a      	strb	r2, [r3, #0]
			s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_FAIL;
 80041ec:	2101      	movs	r1, #1
 80041ee:	7019      	strb	r1, [r3, #0]
 80041f0:	491f      	ldr	r1, [pc, #124]	@ (8004270 <chain_i2c_mem_write+0xac>)
 80041f2:	700a      	strb	r2, [r1, #0]
			chain_command_complete_return(CHAIN_I2C_MEM_WRITE, s_ret_buf,
 80041f4:	3201      	adds	r2, #1
 80041f6:	2014      	movs	r0, #20
 80041f8:	f7ff fd96 	bl	8003d28 <chain_command_complete_return>
		s_ret_buf_size = 0;
		s_ret_buf[s_ret_buf_size++] = CHAIN_WORK_MODE_MISMATCHED;
		chain_command_complete_return(CHAIN_I2C_MEM_WRITE, s_ret_buf,
				s_ret_buf_size);
	}
}
 80041fc:	b005      	add	sp, #20
 80041fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
			HAL_StatusTypeDef status = HAL_I2C_Mem_Write(&hi2c2,
 8004200:	0061      	lsls	r1, r4, #1
 8004202:	481c      	ldr	r0, [pc, #112]	@ (8004274 <chain_i2c_mem_write+0xb0>)
 8004204:	23fa      	movs	r3, #250	@ 0xfa
 8004206:	009b      	lsls	r3, r3, #2
 8004208:	9302      	str	r3, [sp, #8]
 800420a:	9701      	str	r7, [sp, #4]
 800420c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800420e:	9300      	str	r3, [sp, #0]
 8004210:	002b      	movs	r3, r5
 8004212:	0032      	movs	r2, r6
 8004214:	f004 f834 	bl	8008280 <HAL_I2C_Mem_Write>
			if (status == HAL_OK) {
 8004218:	2800      	cmp	r0, #0
 800421a:	d00d      	beq.n	8004238 <chain_i2c_mem_write+0x74>
				if (status == HAL_ERROR) {
 800421c:	2801      	cmp	r0, #1
 800421e:	d016      	beq.n	800424e <chain_i2c_mem_write+0x8a>
				s_ret_buf_size = 0;
 8004220:	4b12      	ldr	r3, [pc, #72]	@ (800426c <chain_i2c_mem_write+0xa8>)
 8004222:	2200      	movs	r2, #0
 8004224:	701a      	strb	r2, [r3, #0]
				s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_FAIL;
 8004226:	2101      	movs	r1, #1
 8004228:	7019      	strb	r1, [r3, #0]
 800422a:	4911      	ldr	r1, [pc, #68]	@ (8004270 <chain_i2c_mem_write+0xac>)
 800422c:	700a      	strb	r2, [r1, #0]
				chain_command_complete_return(CHAIN_I2C_MEM_WRITE, s_ret_buf,
 800422e:	3201      	adds	r2, #1
 8004230:	2014      	movs	r0, #20
 8004232:	f7ff fd79 	bl	8003d28 <chain_command_complete_return>
 8004236:	e7e1      	b.n	80041fc <chain_i2c_mem_write+0x38>
				s_ret_buf_size = 0;
 8004238:	4b0c      	ldr	r3, [pc, #48]	@ (800426c <chain_i2c_mem_write+0xa8>)
 800423a:	2200      	movs	r2, #0
 800423c:	701a      	strb	r2, [r3, #0]
				s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_SUCCESS;
 800423e:	3201      	adds	r2, #1
 8004240:	701a      	strb	r2, [r3, #0]
 8004242:	490b      	ldr	r1, [pc, #44]	@ (8004270 <chain_i2c_mem_write+0xac>)
 8004244:	700a      	strb	r2, [r1, #0]
				chain_command_complete_return(CHAIN_I2C_MEM_WRITE, s_ret_buf,
 8004246:	3014      	adds	r0, #20
 8004248:	f7ff fd6e 	bl	8003d28 <chain_command_complete_return>
 800424c:	e7d6      	b.n	80041fc <chain_i2c_mem_write+0x38>
					clear_i2c_flag();
 800424e:	f7ff fe21 	bl	8003e94 <clear_i2c_flag>
 8004252:	e7e5      	b.n	8004220 <chain_i2c_mem_write+0x5c>
		s_ret_buf_size = 0;
 8004254:	4b05      	ldr	r3, [pc, #20]	@ (800426c <chain_i2c_mem_write+0xa8>)
 8004256:	2200      	movs	r2, #0
 8004258:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_WORK_MODE_MISMATCHED;
 800425a:	3201      	adds	r2, #1
 800425c:	701a      	strb	r2, [r3, #0]
 800425e:	4904      	ldr	r1, [pc, #16]	@ (8004270 <chain_i2c_mem_write+0xac>)
 8004260:	2302      	movs	r3, #2
 8004262:	700b      	strb	r3, [r1, #0]
		chain_command_complete_return(CHAIN_I2C_MEM_WRITE, s_ret_buf,
 8004264:	2014      	movs	r0, #20
 8004266:	f7ff fd5f 	bl	8003d28 <chain_command_complete_return>
}
 800426a:	e7c7      	b.n	80041fc <chain_i2c_mem_write+0x38>
 800426c:	200003ac 	.word	0x200003ac
 8004270:	200003b0 	.word	0x200003b0
 8004274:	20000590 	.word	0x20000590

08004278 <chain_get_i2c_device_addr>:

void chain_get_i2c_device_addr(void) {
 8004278:	b570      	push	{r4, r5, r6, lr}
	if (check_i2c_mode()) {
 800427a:	f7ff fe3d 	bl	8003ef8 <check_i2c_mode>
 800427e:	2800      	cmp	r0, #0
 8004280:	d032      	beq.n	80042e8 <chain_get_i2c_device_addr+0x70>
		uint8_t i2c_addr_num = 0;
		s_ret_buf_size = 0;
 8004282:	4b1f      	ldr	r3, [pc, #124]	@ (8004300 <chain_get_i2c_device_addr+0x88>)
 8004284:	2200      	movs	r2, #0
 8004286:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++];
 8004288:	3201      	adds	r2, #1
 800428a:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++];
 800428c:	3201      	adds	r2, #1
 800428e:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 1; i < 128; i++) {
 8004290:	2401      	movs	r4, #1
		uint8_t i2c_addr_num = 0;
 8004292:	2500      	movs	r5, #0
		for (uint8_t i = 1; i < 128; i++) {
 8004294:	e001      	b.n	800429a <chain_get_i2c_device_addr+0x22>
 8004296:	3401      	adds	r4, #1
 8004298:	b2e4      	uxtb	r4, r4
 800429a:	b263      	sxtb	r3, r4
 800429c:	2b00      	cmp	r3, #0
 800429e:	db10      	blt.n	80042c2 <chain_get_i2c_device_addr+0x4a>
			HAL_StatusTypeDef result = HAL_I2C_IsDeviceReady(&hi2c2,
 80042a0:	0061      	lsls	r1, r4, #1
 80042a2:	4818      	ldr	r0, [pc, #96]	@ (8004304 <chain_get_i2c_device_addr+0x8c>)
 80042a4:	230a      	movs	r3, #10
 80042a6:	2201      	movs	r2, #1
 80042a8:	f004 f98e 	bl	80085c8 <HAL_I2C_IsDeviceReady>
					(uint16_t) (i << 1), 1, 10);
			if (result == HAL_OK) {
 80042ac:	2800      	cmp	r0, #0
 80042ae:	d1f2      	bne.n	8004296 <chain_get_i2c_device_addr+0x1e>
				i2c_addr_num++;
 80042b0:	3501      	adds	r5, #1
 80042b2:	b2ed      	uxtb	r5, r5
				s_ret_buf[s_ret_buf_size++] = i;
 80042b4:	4a12      	ldr	r2, [pc, #72]	@ (8004300 <chain_get_i2c_device_addr+0x88>)
 80042b6:	7813      	ldrb	r3, [r2, #0]
 80042b8:	1c59      	adds	r1, r3, #1
 80042ba:	7011      	strb	r1, [r2, #0]
 80042bc:	4a12      	ldr	r2, [pc, #72]	@ (8004308 <chain_get_i2c_device_addr+0x90>)
 80042be:	54d4      	strb	r4, [r2, r3]
 80042c0:	e7e9      	b.n	8004296 <chain_get_i2c_device_addr+0x1e>
			}
		}
		if(i2c_addr_num == 0){
 80042c2:	2d00      	cmp	r5, #0
 80042c4:	d00a      	beq.n	80042dc <chain_get_i2c_device_addr+0x64>
			clear_i2c_flag();
			s_ret_buf[0] = CHAIN_UART_OPERATION_FAIL;
		}else{
			s_ret_buf[0] = CHAIN_UART_OPERATION_SUCCESS;
 80042c6:	4b10      	ldr	r3, [pc, #64]	@ (8004308 <chain_get_i2c_device_addr+0x90>)
 80042c8:	2201      	movs	r2, #1
 80042ca:	701a      	strb	r2, [r3, #0]
		}
		s_ret_buf[1] = i2c_addr_num;
 80042cc:	490e      	ldr	r1, [pc, #56]	@ (8004308 <chain_get_i2c_device_addr+0x90>)
 80042ce:	704d      	strb	r5, [r1, #1]
		chain_command_complete_return(CHAIN_I2C_GET_DEVICE_ADDR, s_ret_buf,
 80042d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004300 <chain_get_i2c_device_addr+0x88>)
 80042d2:	781a      	ldrb	r2, [r3, #0]
 80042d4:	2015      	movs	r0, #21
 80042d6:	f7ff fd27 	bl	8003d28 <chain_command_complete_return>
		s_ret_buf_size = 0;
		s_ret_buf[s_ret_buf_size++] = CHAIN_WORK_MODE_MISMATCHED;
		chain_command_complete_return(CHAIN_I2C_GET_DEVICE_ADDR, s_ret_buf,
				s_ret_buf_size);
	}
}
 80042da:	bd70      	pop	{r4, r5, r6, pc}
			clear_i2c_flag();
 80042dc:	f7ff fdda 	bl	8003e94 <clear_i2c_flag>
			s_ret_buf[0] = CHAIN_UART_OPERATION_FAIL;
 80042e0:	4b09      	ldr	r3, [pc, #36]	@ (8004308 <chain_get_i2c_device_addr+0x90>)
 80042e2:	2200      	movs	r2, #0
 80042e4:	701a      	strb	r2, [r3, #0]
 80042e6:	e7f1      	b.n	80042cc <chain_get_i2c_device_addr+0x54>
		s_ret_buf_size = 0;
 80042e8:	4b05      	ldr	r3, [pc, #20]	@ (8004300 <chain_get_i2c_device_addr+0x88>)
 80042ea:	2200      	movs	r2, #0
 80042ec:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_WORK_MODE_MISMATCHED;
 80042ee:	3201      	adds	r2, #1
 80042f0:	701a      	strb	r2, [r3, #0]
 80042f2:	4905      	ldr	r1, [pc, #20]	@ (8004308 <chain_get_i2c_device_addr+0x90>)
 80042f4:	2302      	movs	r3, #2
 80042f6:	700b      	strb	r3, [r1, #0]
		chain_command_complete_return(CHAIN_I2C_GET_DEVICE_ADDR, s_ret_buf,
 80042f8:	2015      	movs	r0, #21
 80042fa:	f7ff fd15 	bl	8003d28 <chain_command_complete_return>
}
 80042fe:	e7ec      	b.n	80042da <chain_get_i2c_device_addr+0x62>
 8004300:	200003ac 	.word	0x200003ac
 8004304:	20000590 	.word	0x20000590
 8004308:	200003b0 	.word	0x200003b0

0800430c <GPIO_OUTPUT_Init>:

void GPIO_OUTPUT_Init(gpio_pin_t gpio_pin, gpio_level_t gpio_level,
		gpio_mode_t gpio_mode, gpio_up_mode_t gpio_up_mode,
		gpio_speed_t gpio_speed) {
 800430c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800430e:	46c6      	mov	lr, r8
 8004310:	b500      	push	{lr}
 8004312:	b086      	sub	sp, #24
 8004314:	4680      	mov	r8, r0
 8004316:	000f      	movs	r7, r1
 8004318:	0016      	movs	r6, r2
 800431a:	001d      	movs	r5, r3
 800431c:	ab0c      	add	r3, sp, #48	@ 0x30
 800431e:	781c      	ldrb	r4, [r3, #0]
	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8004320:	2218      	movs	r2, #24
 8004322:	2100      	movs	r1, #0
 8004324:	4668      	mov	r0, sp
 8004326:	f005 f9e3 	bl	80096f0 <memset>
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT; // 输出模式
 800432a:	2301      	movs	r3, #1
 800432c:	9301      	str	r3, [sp, #4]
	// GPIO配置
	switch (gpio_pin) {
 800432e:	4643      	mov	r3, r8
 8004330:	2b01      	cmp	r3, #1
 8004332:	d023      	beq.n	800437c <GPIO_OUTPUT_Init+0x70>
 8004334:	2b02      	cmp	r3, #2
 8004336:	d109      	bne.n	800434c <GPIO_OUTPUT_Init+0x40>
	case CHAIN_GPIO_PIN_12:
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_12);
 8004338:	2380      	movs	r3, #128	@ 0x80
 800433a:	015b      	lsls	r3, r3, #5
 800433c:	4698      	mov	r8, r3
 800433e:	20a0      	movs	r0, #160	@ 0xa0
 8004340:	0019      	movs	r1, r3
 8004342:	05c0      	lsls	r0, r0, #23
 8004344:	f003 fad2 	bl	80078ec <HAL_GPIO_DeInit>
		GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 8004348:	4643      	mov	r3, r8
 800434a:	9300      	str	r3, [sp, #0]
		break;
	default:
		break;
	}
	// 输出水平配置
	switch (gpio_level) {
 800434c:	2f00      	cmp	r7, #0
 800434e:	d020      	beq.n	8004392 <GPIO_OUTPUT_Init+0x86>
 8004350:	2f01      	cmp	r7, #1
 8004352:	d023      	beq.n	800439c <GPIO_OUTPUT_Init+0x90>
		break;
	default:
		break;
	}
	// 输出模式配置
	switch (gpio_mode) {
 8004354:	2e00      	cmp	r6, #0
 8004356:	d026      	beq.n	80043a6 <GPIO_OUTPUT_Init+0x9a>
 8004358:	2e01      	cmp	r6, #1
 800435a:	d027      	beq.n	80043ac <GPIO_OUTPUT_Init+0xa0>
		break;
	default:
		break;
	}
	// 上拉下拉配置
	switch (gpio_up_mode) {
 800435c:	2d01      	cmp	r5, #1
 800435e:	d02b      	beq.n	80043b8 <GPIO_OUTPUT_Init+0xac>
 8004360:	2d02      	cmp	r5, #2
 8004362:	d02c      	beq.n	80043be <GPIO_OUTPUT_Init+0xb2>
 8004364:	2d00      	cmp	r5, #0
 8004366:	d024      	beq.n	80043b2 <GPIO_OUTPUT_Init+0xa6>
		break;
	default:
		break;
	}
	// 输出速度配置
	switch (gpio_speed) {
 8004368:	2c02      	cmp	r4, #2
 800436a:	d03b      	beq.n	80043e4 <GPIO_OUTPUT_Init+0xd8>
 800436c:	d82a      	bhi.n	80043c4 <GPIO_OUTPUT_Init+0xb8>
 800436e:	2c00      	cmp	r4, #0
 8004370:	d02d      	beq.n	80043ce <GPIO_OUTPUT_Init+0xc2>
 8004372:	2c01      	cmp	r4, #1
 8004374:	d12d      	bne.n	80043d2 <GPIO_OUTPUT_Init+0xc6>
	case CHAIN_GPIO_SPEED_FREQ_LOW:
		GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
		break;
	case CHAIN_GPIO_SPEED_FREQ_MEDIUM:
		GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_MEDIUM;
 8004376:	2301      	movs	r3, #1
 8004378:	9302      	str	r3, [sp, #8]
		break;
 800437a:	e02a      	b.n	80043d2 <GPIO_OUTPUT_Init+0xc6>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11);
 800437c:	2380      	movs	r3, #128	@ 0x80
 800437e:	011b      	lsls	r3, r3, #4
 8004380:	4698      	mov	r8, r3
 8004382:	20a0      	movs	r0, #160	@ 0xa0
 8004384:	0019      	movs	r1, r3
 8004386:	05c0      	lsls	r0, r0, #23
 8004388:	f003 fab0 	bl	80078ec <HAL_GPIO_DeInit>
		GPIO_InitStruct.Pin = LL_GPIO_PIN_11;
 800438c:	4643      	mov	r3, r8
 800438e:	9300      	str	r3, [sp, #0]
		break;
 8004390:	e7dc      	b.n	800434c <GPIO_OUTPUT_Init+0x40>
		LL_GPIO_ResetOutputPin(GPIOA, GPIO_InitStruct.Pin);
 8004392:	9a00      	ldr	r2, [sp, #0]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8004394:	23a0      	movs	r3, #160	@ 0xa0
 8004396:	05db      	lsls	r3, r3, #23
 8004398:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800439a:	e7db      	b.n	8004354 <GPIO_OUTPUT_Init+0x48>
		LL_GPIO_SetOutputPin(GPIOA, GPIO_InitStruct.Pin);
 800439c:	9a00      	ldr	r2, [sp, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800439e:	23a0      	movs	r3, #160	@ 0xa0
 80043a0:	05db      	lsls	r3, r3, #23
 80043a2:	619a      	str	r2, [r3, #24]
}
 80043a4:	e7d6      	b.n	8004354 <GPIO_OUTPUT_Init+0x48>
		GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80043a6:	2300      	movs	r3, #0
 80043a8:	9303      	str	r3, [sp, #12]
		break;
 80043aa:	e7d7      	b.n	800435c <GPIO_OUTPUT_Init+0x50>
		GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 80043ac:	2301      	movs	r3, #1
 80043ae:	9303      	str	r3, [sp, #12]
		break;
 80043b0:	e7d4      	b.n	800435c <GPIO_OUTPUT_Init+0x50>
		GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80043b2:	2301      	movs	r3, #1
 80043b4:	9304      	str	r3, [sp, #16]
		break;
 80043b6:	e7d7      	b.n	8004368 <GPIO_OUTPUT_Init+0x5c>
		GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80043b8:	2302      	movs	r3, #2
 80043ba:	9304      	str	r3, [sp, #16]
		break;
 80043bc:	e7d4      	b.n	8004368 <GPIO_OUTPUT_Init+0x5c>
		GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80043be:	2300      	movs	r3, #0
 80043c0:	9304      	str	r3, [sp, #16]
		break;
 80043c2:	e7d1      	b.n	8004368 <GPIO_OUTPUT_Init+0x5c>
	switch (gpio_speed) {
 80043c4:	2c03      	cmp	r4, #3
 80043c6:	d104      	bne.n	80043d2 <GPIO_OUTPUT_Init+0xc6>
	case CHAIN_GPIO_SPEED_FREQ_HIGH:
		GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
		break;
	case CHAIN_GPIO_SPEED_FREQ_VERY_HIGH:
		GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80043c8:	2303      	movs	r3, #3
 80043ca:	9302      	str	r3, [sp, #8]
		break;
 80043cc:	e001      	b.n	80043d2 <GPIO_OUTPUT_Init+0xc6>
		GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80043ce:	2300      	movs	r3, #0
 80043d0:	9302      	str	r3, [sp, #8]
	default:
		break;
	}
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043d2:	20a0      	movs	r0, #160	@ 0xa0
 80043d4:	4669      	mov	r1, sp
 80043d6:	05c0      	lsls	r0, r0, #23
 80043d8:	f004 fe9c 	bl	8009114 <LL_GPIO_Init>
}
 80043dc:	b006      	add	sp, #24
 80043de:	bc80      	pop	{r7}
 80043e0:	46b8      	mov	r8, r7
 80043e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80043e4:	2302      	movs	r3, #2
 80043e6:	9302      	str	r3, [sp, #8]
		break;
 80043e8:	e7f3      	b.n	80043d2 <GPIO_OUTPUT_Init+0xc6>
	...

080043ec <chian_uart_output_init>:

void GPIO_OUTPUT_DeInit(uint16_t GPIO_Pin) {
	HAL_GPIO_DeInit(GPIOA, GPIO_Pin);
}

void chian_uart_output_init(uint8_t *buffer, uint16_t size) {
 80043ec:	b530      	push	{r4, r5, lr}
 80043ee:	b083      	sub	sp, #12
 80043f0:	0004      	movs	r4, r0
	if (size == 5) {
 80043f2:	2905      	cmp	r1, #5
 80043f4:	d000      	beq.n	80043f8 <chian_uart_output_init+0xc>
 80043f6:	e06f      	b.n	80044d8 <chian_uart_output_init+0xec>
		if (g_gpio_status[0].mode == CHAIN_I2C_WORK_STATUS
 80043f8:	4b3d      	ldr	r3, [pc, #244]	@ (80044f0 <chian_uart_output_init+0x104>)
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	2b05      	cmp	r3, #5
 80043fe:	d03b      	beq.n	8004478 <chian_uart_output_init+0x8c>
			g_gpio_status[0].mode = CHAIN_NOT_WORK_STATUS;
			g_gpio_status[1].mode = CHAIN_NOT_WORK_STATUS;
			GPIO_OUTPUT_Init(buffer[0], buffer[1], buffer[2], buffer[3],
					buffer[4]);
			__enable_irq();
		} else if (g_gpio_status[0].mode == CHAIN_ADC_WORK_STATUS
 8004400:	4b3b      	ldr	r3, [pc, #236]	@ (80044f0 <chian_uart_output_init+0x104>)
 8004402:	781b      	ldrb	r3, [r3, #0]
 8004404:	2b04      	cmp	r3, #4
 8004406:	d103      	bne.n	8004410 <chian_uart_output_init+0x24>
				&& g_gpio_status[1].mode == CHAIN_ADC_WORK_STATUS) {
 8004408:	4b39      	ldr	r3, [pc, #228]	@ (80044f0 <chian_uart_output_init+0x104>)
 800440a:	7a1b      	ldrb	r3, [r3, #8]
 800440c:	2b04      	cmp	r3, #4
 800440e:	d049      	beq.n	80044a4 <chian_uart_output_init+0xb8>
  __ASM volatile ("cpsid i" : : : "memory");
 8004410:	b672      	cpsid	i
			GPIO_OUTPUT_Init(buffer[0], buffer[1], buffer[2], buffer[3],
					buffer[4]);
			__enable_irq();
		} else {
			__disable_irq();
			GPIO_OUTPUT_Init(buffer[0], buffer[1], buffer[2], buffer[3],
 8004412:	78e3      	ldrb	r3, [r4, #3]
 8004414:	78a2      	ldrb	r2, [r4, #2]
 8004416:	7861      	ldrb	r1, [r4, #1]
 8004418:	7820      	ldrb	r0, [r4, #0]
 800441a:	7925      	ldrb	r5, [r4, #4]
 800441c:	9500      	str	r5, [sp, #0]
 800441e:	f7ff ff75 	bl	800430c <GPIO_OUTPUT_Init>
  __ASM volatile ("cpsie i" : : : "memory");
 8004422:	b662      	cpsie	i
					buffer[4]);
			__enable_irq();
		}
		g_gpio_status[buffer[0] - 1].mode = CHAIN_OUTPUT_WORK_STATUS;
 8004424:	7822      	ldrb	r2, [r4, #0]
 8004426:	3a01      	subs	r2, #1
 8004428:	4b31      	ldr	r3, [pc, #196]	@ (80044f0 <chian_uart_output_init+0x104>)
 800442a:	00d2      	lsls	r2, r2, #3
 800442c:	2001      	movs	r0, #1
 800442e:	54d0      	strb	r0, [r2, r3]
		g_gpio_status[buffer[0] - 1].gpio_level = buffer[1];
 8004430:	7822      	ldrb	r2, [r4, #0]
 8004432:	3a01      	subs	r2, #1
 8004434:	7861      	ldrb	r1, [r4, #1]
 8004436:	00d2      	lsls	r2, r2, #3
 8004438:	189a      	adds	r2, r3, r2
 800443a:	7091      	strb	r1, [r2, #2]
		g_gpio_status[buffer[0] - 1].gpio_mode = buffer[2];
 800443c:	7822      	ldrb	r2, [r4, #0]
 800443e:	3a01      	subs	r2, #1
 8004440:	78a1      	ldrb	r1, [r4, #2]
 8004442:	00d2      	lsls	r2, r2, #3
 8004444:	189a      	adds	r2, r3, r2
 8004446:	70d1      	strb	r1, [r2, #3]
		g_gpio_status[buffer[0] - 1].gpio_up_mode = buffer[3];
 8004448:	7822      	ldrb	r2, [r4, #0]
 800444a:	3a01      	subs	r2, #1
 800444c:	78e1      	ldrb	r1, [r4, #3]
 800444e:	00d2      	lsls	r2, r2, #3
 8004450:	189a      	adds	r2, r3, r2
 8004452:	7111      	strb	r1, [r2, #4]
		g_gpio_status[buffer[0] - 1].gpio_speed = buffer[4];
 8004454:	7822      	ldrb	r2, [r4, #0]
 8004456:	3a01      	subs	r2, #1
 8004458:	7921      	ldrb	r1, [r4, #4]
 800445a:	00d2      	lsls	r2, r2, #3
 800445c:	189b      	adds	r3, r3, r2
 800445e:	7159      	strb	r1, [r3, #5]
		s_ret_buf_size = 0;
 8004460:	4b24      	ldr	r3, [pc, #144]	@ (80044f4 <chian_uart_output_init+0x108>)
 8004462:	2200      	movs	r2, #0
 8004464:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_SUCCESS;
 8004466:	7018      	strb	r0, [r3, #0]
 8004468:	4923      	ldr	r1, [pc, #140]	@ (80044f8 <chian_uart_output_init+0x10c>)
 800446a:	7008      	strb	r0, [r1, #0]
		chain_command_complete_return(CHAIN_GPIO_OUTPUT_INIT, s_ret_buf,
 800446c:	3201      	adds	r2, #1
 800446e:	302f      	adds	r0, #47	@ 0x2f
 8004470:	f7ff fc5a 	bl	8003d28 <chain_command_complete_return>
		s_ret_buf_size = 0;
		s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_FAIL;
		chain_command_complete_return(CHAIN_GPIO_OUTPUT_INIT, s_ret_buf,
				s_ret_buf_size);
	}
}
 8004474:	b003      	add	sp, #12
 8004476:	bd30      	pop	{r4, r5, pc}
				&& g_gpio_status[1].mode == CHAIN_I2C_WORK_STATUS) {
 8004478:	4b1d      	ldr	r3, [pc, #116]	@ (80044f0 <chian_uart_output_init+0x104>)
 800447a:	7a1b      	ldrb	r3, [r3, #8]
 800447c:	2b05      	cmp	r3, #5
 800447e:	d1bf      	bne.n	8004400 <chian_uart_output_init+0x14>
  __ASM volatile ("cpsid i" : : : "memory");
 8004480:	b672      	cpsid	i
			HAL_I2C_MspDeInit(&hi2c2);
 8004482:	481e      	ldr	r0, [pc, #120]	@ (80044fc <chian_uart_output_init+0x110>)
 8004484:	f000 ff88 	bl	8005398 <HAL_I2C_MspDeInit>
			g_gpio_status[0].mode = CHAIN_NOT_WORK_STATUS;
 8004488:	4b19      	ldr	r3, [pc, #100]	@ (80044f0 <chian_uart_output_init+0x104>)
 800448a:	2200      	movs	r2, #0
 800448c:	701a      	strb	r2, [r3, #0]
			g_gpio_status[1].mode = CHAIN_NOT_WORK_STATUS;
 800448e:	721a      	strb	r2, [r3, #8]
			GPIO_OUTPUT_Init(buffer[0], buffer[1], buffer[2], buffer[3],
 8004490:	78e3      	ldrb	r3, [r4, #3]
 8004492:	78a2      	ldrb	r2, [r4, #2]
 8004494:	7861      	ldrb	r1, [r4, #1]
 8004496:	7820      	ldrb	r0, [r4, #0]
 8004498:	7925      	ldrb	r5, [r4, #4]
 800449a:	9500      	str	r5, [sp, #0]
 800449c:	f7ff ff36 	bl	800430c <GPIO_OUTPUT_Init>
  __ASM volatile ("cpsie i" : : : "memory");
 80044a0:	b662      	cpsie	i
}
 80044a2:	e7bf      	b.n	8004424 <chian_uart_output_init+0x38>
  __ASM volatile ("cpsid i" : : : "memory");
 80044a4:	b672      	cpsid	i
			HAL_ADC_MspDeInit(&hadc1);
 80044a6:	4816      	ldr	r0, [pc, #88]	@ (8004500 <chian_uart_output_init+0x114>)
 80044a8:	f000 fe6e 	bl	8005188 <HAL_ADC_MspDeInit>
			g_gpio_status[buffer[0] - 1].mode = CHAIN_NOT_WORK_STATUS;
 80044ac:	7823      	ldrb	r3, [r4, #0]
 80044ae:	3b01      	subs	r3, #1
 80044b0:	4a0f      	ldr	r2, [pc, #60]	@ (80044f0 <chian_uart_output_init+0x104>)
 80044b2:	00db      	lsls	r3, r3, #3
 80044b4:	2100      	movs	r1, #0
 80044b6:	5499      	strb	r1, [r3, r2]
			MX_ADC1_Init();
 80044b8:	f000 fd58 	bl	8004f6c <MX_ADC1_Init>
			MX_ADC1_Init();
 80044bc:	f000 fd56 	bl	8004f6c <MX_ADC1_Init>
			MX_ADC1_Init();
 80044c0:	f000 fd54 	bl	8004f6c <MX_ADC1_Init>
			GPIO_OUTPUT_Init(buffer[0], buffer[1], buffer[2], buffer[3],
 80044c4:	78e3      	ldrb	r3, [r4, #3]
 80044c6:	78a2      	ldrb	r2, [r4, #2]
 80044c8:	7861      	ldrb	r1, [r4, #1]
 80044ca:	7820      	ldrb	r0, [r4, #0]
 80044cc:	7925      	ldrb	r5, [r4, #4]
 80044ce:	9500      	str	r5, [sp, #0]
 80044d0:	f7ff ff1c 	bl	800430c <GPIO_OUTPUT_Init>
  __ASM volatile ("cpsie i" : : : "memory");
 80044d4:	b662      	cpsie	i
}
 80044d6:	e7a5      	b.n	8004424 <chian_uart_output_init+0x38>
		s_ret_buf_size = 0;
 80044d8:	4b06      	ldr	r3, [pc, #24]	@ (80044f4 <chian_uart_output_init+0x108>)
 80044da:	2200      	movs	r2, #0
 80044dc:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_FAIL;
 80044de:	2101      	movs	r1, #1
 80044e0:	7019      	strb	r1, [r3, #0]
 80044e2:	4905      	ldr	r1, [pc, #20]	@ (80044f8 <chian_uart_output_init+0x10c>)
 80044e4:	700a      	strb	r2, [r1, #0]
		chain_command_complete_return(CHAIN_GPIO_OUTPUT_INIT, s_ret_buf,
 80044e6:	3201      	adds	r2, #1
 80044e8:	2030      	movs	r0, #48	@ 0x30
 80044ea:	f7ff fc1d 	bl	8003d28 <chain_command_complete_return>
}
 80044ee:	e7c1      	b.n	8004474 <chian_uart_output_init+0x88>
 80044f0:	20000294 	.word	0x20000294
 80044f4:	200003ac 	.word	0x200003ac
 80044f8:	200003b0 	.word	0x200003b0
 80044fc:	20000590 	.word	0x20000590
 8004500:	2000052c 	.word	0x2000052c

08004504 <GPIO_INPUT_Init>:

void GPIO_INPUT_Init(gpio_pin_t gpio, gpio_up_mode_t gpio_up_mode) {
 8004504:	b530      	push	{r4, r5, lr}
 8004506:	b087      	sub	sp, #28
 8004508:	0005      	movs	r5, r0
 800450a:	000c      	movs	r4, r1
	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800450c:	2218      	movs	r2, #24
 800450e:	2100      	movs	r1, #0
 8004510:	4668      	mov	r0, sp
 8004512:	f005 f8ed 	bl	80096f0 <memset>
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
	// GPIO配置
	switch (gpio) {
 8004516:	2d01      	cmp	r5, #1
 8004518:	d016      	beq.n	8004548 <GPIO_INPUT_Init+0x44>
 800451a:	2d02      	cmp	r5, #2
 800451c:	d107      	bne.n	800452e <GPIO_INPUT_Init+0x2a>
	case CHAIN_GPIO_PIN_12:
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_12);
 800451e:	2580      	movs	r5, #128	@ 0x80
 8004520:	016d      	lsls	r5, r5, #5
 8004522:	20a0      	movs	r0, #160	@ 0xa0
 8004524:	0029      	movs	r1, r5
 8004526:	05c0      	lsls	r0, r0, #23
 8004528:	f003 f9e0 	bl	80078ec <HAL_GPIO_DeInit>
		GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 800452c:	9500      	str	r5, [sp, #0]
		break;
	default:
		break;
	}
	// 上拉下拉配置
	switch (gpio_up_mode) {
 800452e:	2c01      	cmp	r4, #1
 8004530:	d016      	beq.n	8004560 <GPIO_INPUT_Init+0x5c>
 8004532:	2c02      	cmp	r4, #2
 8004534:	d017      	beq.n	8004566 <GPIO_INPUT_Init+0x62>
 8004536:	2c00      	cmp	r4, #0
 8004538:	d00f      	beq.n	800455a <GPIO_INPUT_Init+0x56>
		GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
		break;
	default:
		break;
	}
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800453a:	20a0      	movs	r0, #160	@ 0xa0
 800453c:	4669      	mov	r1, sp
 800453e:	05c0      	lsls	r0, r0, #23
 8004540:	f004 fde8 	bl	8009114 <LL_GPIO_Init>
}
 8004544:	b007      	add	sp, #28
 8004546:	bd30      	pop	{r4, r5, pc}
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11);
 8004548:	2580      	movs	r5, #128	@ 0x80
 800454a:	012d      	lsls	r5, r5, #4
 800454c:	20a0      	movs	r0, #160	@ 0xa0
 800454e:	0029      	movs	r1, r5
 8004550:	05c0      	lsls	r0, r0, #23
 8004552:	f003 f9cb 	bl	80078ec <HAL_GPIO_DeInit>
		GPIO_InitStruct.Pin = LL_GPIO_PIN_11;
 8004556:	9500      	str	r5, [sp, #0]
		break;
 8004558:	e7e9      	b.n	800452e <GPIO_INPUT_Init+0x2a>
		GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800455a:	2301      	movs	r3, #1
 800455c:	9304      	str	r3, [sp, #16]
		break;
 800455e:	e7ec      	b.n	800453a <GPIO_INPUT_Init+0x36>
		GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8004560:	2302      	movs	r3, #2
 8004562:	9304      	str	r3, [sp, #16]
		break;
 8004564:	e7e9      	b.n	800453a <GPIO_INPUT_Init+0x36>
		GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004566:	2300      	movs	r3, #0
 8004568:	9304      	str	r3, [sp, #16]
		break;
 800456a:	e7e6      	b.n	800453a <GPIO_INPUT_Init+0x36>

0800456c <GPIO_INPUT_DeInit>:

void GPIO_INPUT_DeInit(uint16_t GPIO_Pin) {
 800456c:	b510      	push	{r4, lr}
 800456e:	0001      	movs	r1, r0
	HAL_GPIO_DeInit(GPIOA, GPIO_Pin);
 8004570:	20a0      	movs	r0, #160	@ 0xa0
 8004572:	05c0      	lsls	r0, r0, #23
 8004574:	f003 f9ba 	bl	80078ec <HAL_GPIO_DeInit>
}
 8004578:	bd10      	pop	{r4, pc}
	...

0800457c <chain_uart_input_init>:

void chain_uart_input_init(uint8_t *buffer, uint16_t size) {
 800457c:	b510      	push	{r4, lr}
 800457e:	0004      	movs	r4, r0
	if (size == 2) {
 8004580:	2902      	cmp	r1, #2
 8004582:	d153      	bne.n	800462c <chain_uart_input_init+0xb0>
		if (g_gpio_status[0].mode == CHAIN_I2C_WORK_STATUS
 8004584:	4b2f      	ldr	r3, [pc, #188]	@ (8004644 <chain_uart_input_init+0xc8>)
 8004586:	781b      	ldrb	r3, [r3, #0]
 8004588:	2b05      	cmp	r3, #5
 800458a:	d027      	beq.n	80045dc <chain_uart_input_init+0x60>
			HAL_I2C_MspDeInit(&hi2c2);
			g_gpio_status[0].mode = CHAIN_NOT_WORK_STATUS;
			g_gpio_status[1].mode = CHAIN_NOT_WORK_STATUS;
			GPIO_INPUT_Init(buffer[0], buffer[1]);
			__enable_irq();
		} else if (g_gpio_status[0].mode == CHAIN_ADC_WORK_STATUS
 800458c:	4b2d      	ldr	r3, [pc, #180]	@ (8004644 <chain_uart_input_init+0xc8>)
 800458e:	781b      	ldrb	r3, [r3, #0]
 8004590:	2b04      	cmp	r3, #4
 8004592:	d103      	bne.n	800459c <chain_uart_input_init+0x20>
				&& g_gpio_status[1].mode == CHAIN_ADC_WORK_STATUS) {
 8004594:	4b2b      	ldr	r3, [pc, #172]	@ (8004644 <chain_uart_input_init+0xc8>)
 8004596:	7a1b      	ldrb	r3, [r3, #8]
 8004598:	2b04      	cmp	r3, #4
 800459a:	d031      	beq.n	8004600 <chain_uart_input_init+0x84>
  __ASM volatile ("cpsid i" : : : "memory");
 800459c:	b672      	cpsid	i
			MX_ADC1_Init();
			GPIO_INPUT_Init(buffer[0], buffer[1]);
			__enable_irq();
		} else {
			__disable_irq();
			GPIO_INPUT_DeInit(buffer[0]);
 800459e:	7820      	ldrb	r0, [r4, #0]
 80045a0:	f7ff ffe4 	bl	800456c <GPIO_INPUT_DeInit>
			GPIO_INPUT_Init(buffer[0], buffer[1]);
 80045a4:	7861      	ldrb	r1, [r4, #1]
 80045a6:	7820      	ldrb	r0, [r4, #0]
 80045a8:	f7ff ffac 	bl	8004504 <GPIO_INPUT_Init>
  __ASM volatile ("cpsie i" : : : "memory");
 80045ac:	b662      	cpsie	i
			__enable_irq();
		}
		g_gpio_status[buffer[0] - 1].mode = CHAIN_INPUT_WORK_STATUS;
 80045ae:	7822      	ldrb	r2, [r4, #0]
 80045b0:	3a01      	subs	r2, #1
 80045b2:	4b24      	ldr	r3, [pc, #144]	@ (8004644 <chain_uart_input_init+0xc8>)
 80045b4:	00d2      	lsls	r2, r2, #3
 80045b6:	2102      	movs	r1, #2
 80045b8:	54d1      	strb	r1, [r2, r3]
		g_gpio_status[buffer[0] - 1].gpio_up_mode = buffer[1];
 80045ba:	7822      	ldrb	r2, [r4, #0]
 80045bc:	3a01      	subs	r2, #1
 80045be:	7861      	ldrb	r1, [r4, #1]
 80045c0:	00d2      	lsls	r2, r2, #3
 80045c2:	189b      	adds	r3, r3, r2
 80045c4:	7119      	strb	r1, [r3, #4]
		s_ret_buf_size = 0;
 80045c6:	4b20      	ldr	r3, [pc, #128]	@ (8004648 <chain_uart_input_init+0xcc>)
 80045c8:	2200      	movs	r2, #0
 80045ca:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_SUCCESS;
 80045cc:	3201      	adds	r2, #1
 80045ce:	701a      	strb	r2, [r3, #0]
 80045d0:	491e      	ldr	r1, [pc, #120]	@ (800464c <chain_uart_input_init+0xd0>)
 80045d2:	700a      	strb	r2, [r1, #0]
		chain_command_complete_return(CHAIN_GPIO_INPUT_INIT, s_ret_buf,
 80045d4:	2040      	movs	r0, #64	@ 0x40
 80045d6:	f7ff fba7 	bl	8003d28 <chain_command_complete_return>
		s_ret_buf_size = 0;
		s_ret_buf[s_ret_buf_size++] = CHAIN_WORK_MODE_MISMATCHED;
		chain_command_complete_return(CHAIN_GPIO_READ_GPIO_LEVEL, s_ret_buf,
				s_ret_buf_size);
	}
}
 80045da:	bd10      	pop	{r4, pc}
				&& g_gpio_status[1].mode == CHAIN_I2C_WORK_STATUS) {
 80045dc:	4b19      	ldr	r3, [pc, #100]	@ (8004644 <chain_uart_input_init+0xc8>)
 80045de:	7a1b      	ldrb	r3, [r3, #8]
 80045e0:	2b05      	cmp	r3, #5
 80045e2:	d1d3      	bne.n	800458c <chain_uart_input_init+0x10>
  __ASM volatile ("cpsid i" : : : "memory");
 80045e4:	b672      	cpsid	i
			HAL_I2C_MspDeInit(&hi2c2);
 80045e6:	481a      	ldr	r0, [pc, #104]	@ (8004650 <chain_uart_input_init+0xd4>)
 80045e8:	f000 fed6 	bl	8005398 <HAL_I2C_MspDeInit>
			g_gpio_status[0].mode = CHAIN_NOT_WORK_STATUS;
 80045ec:	4b15      	ldr	r3, [pc, #84]	@ (8004644 <chain_uart_input_init+0xc8>)
 80045ee:	2200      	movs	r2, #0
 80045f0:	701a      	strb	r2, [r3, #0]
			g_gpio_status[1].mode = CHAIN_NOT_WORK_STATUS;
 80045f2:	721a      	strb	r2, [r3, #8]
			GPIO_INPUT_Init(buffer[0], buffer[1]);
 80045f4:	7861      	ldrb	r1, [r4, #1]
 80045f6:	7820      	ldrb	r0, [r4, #0]
 80045f8:	f7ff ff84 	bl	8004504 <GPIO_INPUT_Init>
  __ASM volatile ("cpsie i" : : : "memory");
 80045fc:	b662      	cpsie	i
}
 80045fe:	e7d6      	b.n	80045ae <chain_uart_input_init+0x32>
  __ASM volatile ("cpsid i" : : : "memory");
 8004600:	b672      	cpsid	i
			HAL_ADC_MspDeInit(&hadc1);
 8004602:	4814      	ldr	r0, [pc, #80]	@ (8004654 <chain_uart_input_init+0xd8>)
 8004604:	f000 fdc0 	bl	8005188 <HAL_ADC_MspDeInit>
			g_gpio_status[buffer[0] - 1].mode = CHAIN_NOT_WORK_STATUS;
 8004608:	7823      	ldrb	r3, [r4, #0]
 800460a:	3b01      	subs	r3, #1
 800460c:	4a0d      	ldr	r2, [pc, #52]	@ (8004644 <chain_uart_input_init+0xc8>)
 800460e:	00db      	lsls	r3, r3, #3
 8004610:	2100      	movs	r1, #0
 8004612:	5499      	strb	r1, [r3, r2]
			MX_ADC1_Init();
 8004614:	f000 fcaa 	bl	8004f6c <MX_ADC1_Init>
			MX_ADC1_Init();
 8004618:	f000 fca8 	bl	8004f6c <MX_ADC1_Init>
			MX_ADC1_Init();
 800461c:	f000 fca6 	bl	8004f6c <MX_ADC1_Init>
			GPIO_INPUT_Init(buffer[0], buffer[1]);
 8004620:	7861      	ldrb	r1, [r4, #1]
 8004622:	7820      	ldrb	r0, [r4, #0]
 8004624:	f7ff ff6e 	bl	8004504 <GPIO_INPUT_Init>
  __ASM volatile ("cpsie i" : : : "memory");
 8004628:	b662      	cpsie	i
}
 800462a:	e7c0      	b.n	80045ae <chain_uart_input_init+0x32>
		s_ret_buf_size = 0;
 800462c:	4b06      	ldr	r3, [pc, #24]	@ (8004648 <chain_uart_input_init+0xcc>)
 800462e:	2200      	movs	r2, #0
 8004630:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_WORK_MODE_MISMATCHED;
 8004632:	3201      	adds	r2, #1
 8004634:	701a      	strb	r2, [r3, #0]
 8004636:	4905      	ldr	r1, [pc, #20]	@ (800464c <chain_uart_input_init+0xd0>)
 8004638:	2302      	movs	r3, #2
 800463a:	700b      	strb	r3, [r1, #0]
		chain_command_complete_return(CHAIN_GPIO_READ_GPIO_LEVEL, s_ret_buf,
 800463c:	2041      	movs	r0, #65	@ 0x41
 800463e:	f7ff fb73 	bl	8003d28 <chain_command_complete_return>
}
 8004642:	e7ca      	b.n	80045da <chain_uart_input_init+0x5e>
 8004644:	20000294 	.word	0x20000294
 8004648:	200003ac 	.word	0x200003ac
 800464c:	200003b0 	.word	0x200003b0
 8004650:	20000590 	.word	0x20000590
 8004654:	2000052c 	.word	0x2000052c

08004658 <check_input_mode>:
bool check_input_mode(gpio_pin_t gpio_pin) {
	if (g_gpio_status[gpio_pin - 1].mode == CHAIN_INPUT_WORK_STATUS) {
 8004658:	3801      	subs	r0, #1
 800465a:	4b04      	ldr	r3, [pc, #16]	@ (800466c <check_input_mode+0x14>)
 800465c:	00c0      	lsls	r0, r0, #3
 800465e:	5cc3      	ldrb	r3, [r0, r3]
 8004660:	2b02      	cmp	r3, #2
 8004662:	d001      	beq.n	8004668 <check_input_mode+0x10>
		return true;
	}
	return false;
 8004664:	2000      	movs	r0, #0
}
 8004666:	4770      	bx	lr
		return true;
 8004668:	2001      	movs	r0, #1
 800466a:	e7fc      	b.n	8004666 <check_input_mode+0xe>
 800466c:	20000294 	.word	0x20000294

08004670 <chain_uart_read_pin_level>:

void chain_uart_read_pin_level(gpio_pin_t gpio_pin) {
 8004670:	b510      	push	{r4, lr}
 8004672:	0004      	movs	r4, r0
	if (check_input_mode(gpio_pin)) {
 8004674:	f7ff fff0 	bl	8004658 <check_input_mode>
 8004678:	2800      	cmp	r0, #0
 800467a:	d029      	beq.n	80046d0 <chain_uart_read_pin_level+0x60>
		s_ret_buf_size = 0;
 800467c:	4b1a      	ldr	r3, [pc, #104]	@ (80046e8 <chain_uart_read_pin_level+0x78>)
 800467e:	2200      	movs	r2, #0
 8004680:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_SUCCESS;
 8004682:	3201      	adds	r2, #1
 8004684:	701a      	strb	r2, [r3, #0]
 8004686:	4b19      	ldr	r3, [pc, #100]	@ (80046ec <chain_uart_read_pin_level+0x7c>)
 8004688:	701a      	strb	r2, [r3, #0]
		if (gpio_pin == CHAIN_GPIO_PIN_11) {
 800468a:	2c01      	cmp	r4, #1
 800468c:	d008      	beq.n	80046a0 <chain_uart_read_pin_level+0x30>
			s_ret_buf[s_ret_buf_size++] = HAL_GPIO_ReadPin(GPIOA,
			LL_GPIO_PIN_11);
		} else if (gpio_pin == CHAIN_GPIO_PIN_12) {
 800468e:	2c02      	cmp	r4, #2
 8004690:	d012      	beq.n	80046b8 <chain_uart_read_pin_level+0x48>
			s_ret_buf[s_ret_buf_size++] = HAL_GPIO_ReadPin(GPIOA,
			LL_GPIO_PIN_12);
		}
		chain_command_complete_return(CHAIN_GPIO_READ_GPIO_LEVEL, s_ret_buf,
 8004692:	4b15      	ldr	r3, [pc, #84]	@ (80046e8 <chain_uart_read_pin_level+0x78>)
 8004694:	781a      	ldrb	r2, [r3, #0]
 8004696:	4915      	ldr	r1, [pc, #84]	@ (80046ec <chain_uart_read_pin_level+0x7c>)
 8004698:	2041      	movs	r0, #65	@ 0x41
 800469a:	f7ff fb45 	bl	8003d28 <chain_command_complete_return>
		s_ret_buf_size = 0;
		s_ret_buf[s_ret_buf_size++] = CHAIN_WORK_MODE_MISMATCHED;
		chain_command_complete_return(CHAIN_GPIO_INPUT_INIT, s_ret_buf,
				s_ret_buf_size);
	}
}
 800469e:	bd10      	pop	{r4, pc}
			s_ret_buf[s_ret_buf_size++] = HAL_GPIO_ReadPin(GPIOA,
 80046a0:	4b11      	ldr	r3, [pc, #68]	@ (80046e8 <chain_uart_read_pin_level+0x78>)
 80046a2:	3201      	adds	r2, #1
 80046a4:	701a      	strb	r2, [r3, #0]
 80046a6:	2180      	movs	r1, #128	@ 0x80
 80046a8:	20a0      	movs	r0, #160	@ 0xa0
 80046aa:	0109      	lsls	r1, r1, #4
 80046ac:	05c0      	lsls	r0, r0, #23
 80046ae:	f003 f99d 	bl	80079ec <HAL_GPIO_ReadPin>
 80046b2:	4b0e      	ldr	r3, [pc, #56]	@ (80046ec <chain_uart_read_pin_level+0x7c>)
 80046b4:	7058      	strb	r0, [r3, #1]
 80046b6:	e7ec      	b.n	8004692 <chain_uart_read_pin_level+0x22>
			s_ret_buf[s_ret_buf_size++] = HAL_GPIO_ReadPin(GPIOA,
 80046b8:	4b0b      	ldr	r3, [pc, #44]	@ (80046e8 <chain_uart_read_pin_level+0x78>)
 80046ba:	2202      	movs	r2, #2
 80046bc:	701a      	strb	r2, [r3, #0]
 80046be:	2180      	movs	r1, #128	@ 0x80
 80046c0:	20a0      	movs	r0, #160	@ 0xa0
 80046c2:	0149      	lsls	r1, r1, #5
 80046c4:	05c0      	lsls	r0, r0, #23
 80046c6:	f003 f991 	bl	80079ec <HAL_GPIO_ReadPin>
 80046ca:	4b08      	ldr	r3, [pc, #32]	@ (80046ec <chain_uart_read_pin_level+0x7c>)
 80046cc:	7058      	strb	r0, [r3, #1]
 80046ce:	e7e0      	b.n	8004692 <chain_uart_read_pin_level+0x22>
		s_ret_buf_size = 0;
 80046d0:	4b05      	ldr	r3, [pc, #20]	@ (80046e8 <chain_uart_read_pin_level+0x78>)
 80046d2:	2200      	movs	r2, #0
 80046d4:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_WORK_MODE_MISMATCHED;
 80046d6:	3201      	adds	r2, #1
 80046d8:	701a      	strb	r2, [r3, #0]
 80046da:	4904      	ldr	r1, [pc, #16]	@ (80046ec <chain_uart_read_pin_level+0x7c>)
 80046dc:	2302      	movs	r3, #2
 80046de:	700b      	strb	r3, [r1, #0]
		chain_command_complete_return(CHAIN_GPIO_INPUT_INIT, s_ret_buf,
 80046e0:	2040      	movs	r0, #64	@ 0x40
 80046e2:	f7ff fb21 	bl	8003d28 <chain_command_complete_return>
}
 80046e6:	e7da      	b.n	800469e <chain_uart_read_pin_level+0x2e>
 80046e8:	200003ac 	.word	0x200003ac
 80046ec:	200003b0 	.word	0x200003b0

080046f0 <GPIO_NVIC_Init>:
void GPIO_NVIC_Init(gpio_pin_t gpio, gpio_up_mode_t gpio_up_mode,
		gpio_nvic_trigger_detection_t trigger_detection) {
 80046f0:	b570      	push	{r4, r5, r6, lr}
 80046f2:	b086      	sub	sp, #24
 80046f4:	0006      	movs	r6, r0
 80046f6:	000c      	movs	r4, r1
 80046f8:	0015      	movs	r5, r2
	GPIO_InitTypeDef GPIO_InitStruct = { 0 }; // 初始化结构体
 80046fa:	2214      	movs	r2, #20
 80046fc:	2100      	movs	r1, #0
 80046fe:	a801      	add	r0, sp, #4
 8004700:	f004 fff6 	bl	80096f0 <memset>
	// GPIO配置
	switch (gpio) {
 8004704:	2e01      	cmp	r6, #1
 8004706:	d024      	beq.n	8004752 <GPIO_NVIC_Init+0x62>
 8004708:	2e02      	cmp	r6, #2
 800470a:	d107      	bne.n	800471c <GPIO_NVIC_Init+0x2c>
	case CHAIN_GPIO_PIN_12:
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_12);
 800470c:	2680      	movs	r6, #128	@ 0x80
 800470e:	0176      	lsls	r6, r6, #5
 8004710:	20a0      	movs	r0, #160	@ 0xa0
 8004712:	0031      	movs	r1, r6
 8004714:	05c0      	lsls	r0, r0, #23
 8004716:	f003 f8e9 	bl	80078ec <HAL_GPIO_DeInit>
		GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 800471a:	9601      	str	r6, [sp, #4]
		break;
	default:
		break;
	}
	// GPIO配置
	switch (trigger_detection) {
 800471c:	2d01      	cmp	r5, #1
 800471e:	d025      	beq.n	800476c <GPIO_NVIC_Init+0x7c>
 8004720:	2d02      	cmp	r5, #2
 8004722:	d027      	beq.n	8004774 <GPIO_NVIC_Init+0x84>
 8004724:	2d00      	cmp	r5, #0
 8004726:	d01d      	beq.n	8004764 <GPIO_NVIC_Init+0x74>
		break;
	default:
		break;
	}
	// 上拉下拉配置
	switch (gpio_up_mode) {
 8004728:	2c01      	cmp	r4, #1
 800472a:	d02a      	beq.n	8004782 <GPIO_NVIC_Init+0x92>
 800472c:	2c02      	cmp	r4, #2
 800472e:	d02b      	beq.n	8004788 <GPIO_NVIC_Init+0x98>
 8004730:	2c00      	cmp	r4, #0
 8004732:	d023      	beq.n	800477c <GPIO_NVIC_Init+0x8c>
		GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
		break;
	default:
		break;
	}
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004734:	20a0      	movs	r0, #160	@ 0xa0
 8004736:	a901      	add	r1, sp, #4
 8004738:	05c0      	lsls	r0, r0, #23
 800473a:	f003 f81d 	bl	8007778 <HAL_GPIO_Init>
	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 1);
 800473e:	2201      	movs	r2, #1
 8004740:	2100      	movs	r1, #0
 8004742:	2007      	movs	r0, #7
 8004744:	f002 fcfc 	bl	8007140 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8004748:	2007      	movs	r0, #7
 800474a:	f002 fcfd 	bl	8007148 <HAL_NVIC_EnableIRQ>
}
 800474e:	b006      	add	sp, #24
 8004750:	bd70      	pop	{r4, r5, r6, pc}
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11);
 8004752:	2680      	movs	r6, #128	@ 0x80
 8004754:	0136      	lsls	r6, r6, #4
 8004756:	20a0      	movs	r0, #160	@ 0xa0
 8004758:	0031      	movs	r1, r6
 800475a:	05c0      	lsls	r0, r0, #23
 800475c:	f003 f8c6 	bl	80078ec <HAL_GPIO_DeInit>
		GPIO_InitStruct.Pin = LL_GPIO_PIN_11;
 8004760:	9601      	str	r6, [sp, #4]
		break;
 8004762:	e7db      	b.n	800471c <GPIO_NVIC_Init+0x2c>
		GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004764:	2388      	movs	r3, #136	@ 0x88
 8004766:	035b      	lsls	r3, r3, #13
 8004768:	9302      	str	r3, [sp, #8]
		break;
 800476a:	e7dd      	b.n	8004728 <GPIO_NVIC_Init+0x38>
		GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800476c:	2384      	movs	r3, #132	@ 0x84
 800476e:	039b      	lsls	r3, r3, #14
 8004770:	9302      	str	r3, [sp, #8]
		break;
 8004772:	e7d9      	b.n	8004728 <GPIO_NVIC_Init+0x38>
		GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8004774:	23c4      	movs	r3, #196	@ 0xc4
 8004776:	039b      	lsls	r3, r3, #14
 8004778:	9302      	str	r3, [sp, #8]
		break;
 800477a:	e7d5      	b.n	8004728 <GPIO_NVIC_Init+0x38>
		GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800477c:	2301      	movs	r3, #1
 800477e:	9303      	str	r3, [sp, #12]
		break;
 8004780:	e7d8      	b.n	8004734 <GPIO_NVIC_Init+0x44>
		GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8004782:	2302      	movs	r3, #2
 8004784:	9303      	str	r3, [sp, #12]
		break;
 8004786:	e7d5      	b.n	8004734 <GPIO_NVIC_Init+0x44>
		GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004788:	2300      	movs	r3, #0
 800478a:	9303      	str	r3, [sp, #12]
		break;
 800478c:	e7d2      	b.n	8004734 <GPIO_NVIC_Init+0x44>
	...

08004790 <HAL_GPIO_EXTI_Rising_Callback>:
void GPIO_NVIC_DeInit(uint16_t GPIO_Pin) {
	HAL_GPIO_DeInit(GPIOA, GPIO_Pin);
}

// 外部中断回调函数，上升沿触发
void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin) {
 8004790:	b510      	push	{r4, lr}
 8004792:	0004      	movs	r4, r0
	if (GPIO_Pin == GPIO_PIN_12) {
 8004794:	2380      	movs	r3, #128	@ 0x80
 8004796:	015b      	lsls	r3, r3, #5
 8004798:	4298      	cmp	r0, r3
 800479a:	d007      	beq.n	80047ac <HAL_GPIO_EXTI_Rising_Callback+0x1c>
		s_ret_buf[s_ret_buf_size++] = CHAIN_GPIO_PIN_12;
		s_ret_buf[s_ret_buf_size++] = CHAIN_GPIO_MODE_IT_RISING;
		chain_command_complete_return(CHAIN_GPIO_EXTERNAL_NVIC_RETURN,
				s_ret_buf, s_ret_buf_size);
	}
	if (GPIO_Pin == GPIO_PIN_11) {
 800479c:	2380      	movs	r3, #128	@ 0x80
 800479e:	011b      	lsls	r3, r3, #4
 80047a0:	429c      	cmp	r4, r3
 80047a2:	d012      	beq.n	80047ca <HAL_GPIO_EXTI_Rising_Callback+0x3a>
		s_ret_buf[s_ret_buf_size++] = CHAIN_GPIO_PIN_11;
		s_ret_buf[s_ret_buf_size++] = CHAIN_GPIO_MODE_IT_RISING;
		chain_command_complete_return(CHAIN_GPIO_EXTERNAL_NVIC_RETURN,
				s_ret_buf, s_ret_buf_size);
	}
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80047a4:	4b10      	ldr	r3, [pc, #64]	@ (80047e8 <HAL_GPIO_EXTI_Rising_Callback+0x58>)
 80047a6:	60dc      	str	r4, [r3, #12]
 80047a8:	611c      	str	r4, [r3, #16]
}
 80047aa:	bd10      	pop	{r4, pc}
		s_ret_buf_size = 0;
 80047ac:	4b0f      	ldr	r3, [pc, #60]	@ (80047ec <HAL_GPIO_EXTI_Rising_Callback+0x5c>)
 80047ae:	2200      	movs	r2, #0
 80047b0:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_GPIO_PIN_12;
 80047b2:	2101      	movs	r1, #1
 80047b4:	7019      	strb	r1, [r3, #0]
 80047b6:	490e      	ldr	r1, [pc, #56]	@ (80047f0 <HAL_GPIO_EXTI_Rising_Callback+0x60>)
 80047b8:	2002      	movs	r0, #2
 80047ba:	7008      	strb	r0, [r1, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_GPIO_MODE_IT_RISING;
 80047bc:	7018      	strb	r0, [r3, #0]
 80047be:	704a      	strb	r2, [r1, #1]
		chain_command_complete_return(CHAIN_GPIO_EXTERNAL_NVIC_RETURN,
 80047c0:	3202      	adds	r2, #2
 80047c2:	304f      	adds	r0, #79	@ 0x4f
 80047c4:	f7ff fab0 	bl	8003d28 <chain_command_complete_return>
 80047c8:	e7e8      	b.n	800479c <HAL_GPIO_EXTI_Rising_Callback+0xc>
		s_ret_buf_size = 0;
 80047ca:	4b08      	ldr	r3, [pc, #32]	@ (80047ec <HAL_GPIO_EXTI_Rising_Callback+0x5c>)
 80047cc:	2200      	movs	r2, #0
 80047ce:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_GPIO_PIN_11;
 80047d0:	2001      	movs	r0, #1
 80047d2:	7018      	strb	r0, [r3, #0]
 80047d4:	4906      	ldr	r1, [pc, #24]	@ (80047f0 <HAL_GPIO_EXTI_Rising_Callback+0x60>)
 80047d6:	7008      	strb	r0, [r1, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_GPIO_MODE_IT_RISING;
 80047d8:	3001      	adds	r0, #1
 80047da:	7018      	strb	r0, [r3, #0]
 80047dc:	704a      	strb	r2, [r1, #1]
		chain_command_complete_return(CHAIN_GPIO_EXTERNAL_NVIC_RETURN,
 80047de:	3202      	adds	r2, #2
 80047e0:	304f      	adds	r0, #79	@ 0x4f
 80047e2:	f7ff faa1 	bl	8003d28 <chain_command_complete_return>
 80047e6:	e7dd      	b.n	80047a4 <HAL_GPIO_EXTI_Rising_Callback+0x14>
 80047e8:	40021800 	.word	0x40021800
 80047ec:	200003ac 	.word	0x200003ac
 80047f0:	200003b0 	.word	0x200003b0

080047f4 <HAL_GPIO_EXTI_Falling_Callback>:
// 外部中断回调函数，下降沿触发
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 80047f4:	b510      	push	{r4, lr}
 80047f6:	0004      	movs	r4, r0
	if (GPIO_Pin == GPIO_PIN_12) {
 80047f8:	2380      	movs	r3, #128	@ 0x80
 80047fa:	015b      	lsls	r3, r3, #5
 80047fc:	4298      	cmp	r0, r3
 80047fe:	d007      	beq.n	8004810 <HAL_GPIO_EXTI_Falling_Callback+0x1c>
		s_ret_buf[s_ret_buf_size++] = CHAIN_GPIO_PIN_12;
		s_ret_buf[s_ret_buf_size++] = CHAIN_GPIO_MODE_IT_FALLING;
		chain_command_complete_return(CHAIN_GPIO_EXTERNAL_NVIC_RETURN,
				s_ret_buf, s_ret_buf_size);
	}
	if (GPIO_Pin == GPIO_PIN_11) {
 8004800:	2380      	movs	r3, #128	@ 0x80
 8004802:	011b      	lsls	r3, r3, #4
 8004804:	429c      	cmp	r4, r3
 8004806:	d012      	beq.n	800482e <HAL_GPIO_EXTI_Falling_Callback+0x3a>
		s_ret_buf[s_ret_buf_size++] = CHAIN_GPIO_PIN_11;
		s_ret_buf[s_ret_buf_size++] = CHAIN_GPIO_MODE_IT_FALLING;
		chain_command_complete_return(CHAIN_GPIO_EXTERNAL_NVIC_RETURN,
				s_ret_buf, s_ret_buf_size);
	}
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004808:	4b10      	ldr	r3, [pc, #64]	@ (800484c <HAL_GPIO_EXTI_Falling_Callback+0x58>)
 800480a:	60dc      	str	r4, [r3, #12]
 800480c:	611c      	str	r4, [r3, #16]
}
 800480e:	bd10      	pop	{r4, pc}
		s_ret_buf_size = 0;
 8004810:	4b0f      	ldr	r3, [pc, #60]	@ (8004850 <HAL_GPIO_EXTI_Falling_Callback+0x5c>)
 8004812:	2200      	movs	r2, #0
 8004814:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_GPIO_PIN_12;
 8004816:	3201      	adds	r2, #1
 8004818:	701a      	strb	r2, [r3, #0]
 800481a:	490e      	ldr	r1, [pc, #56]	@ (8004854 <HAL_GPIO_EXTI_Falling_Callback+0x60>)
 800481c:	2002      	movs	r0, #2
 800481e:	7008      	strb	r0, [r1, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_GPIO_MODE_IT_FALLING;
 8004820:	7018      	strb	r0, [r3, #0]
 8004822:	704a      	strb	r2, [r1, #1]
		chain_command_complete_return(CHAIN_GPIO_EXTERNAL_NVIC_RETURN,
 8004824:	3201      	adds	r2, #1
 8004826:	304f      	adds	r0, #79	@ 0x4f
 8004828:	f7ff fa7e 	bl	8003d28 <chain_command_complete_return>
 800482c:	e7e8      	b.n	8004800 <HAL_GPIO_EXTI_Falling_Callback+0xc>
		s_ret_buf_size = 0;
 800482e:	4b08      	ldr	r3, [pc, #32]	@ (8004850 <HAL_GPIO_EXTI_Falling_Callback+0x5c>)
 8004830:	2200      	movs	r2, #0
 8004832:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_GPIO_PIN_11;
 8004834:	3201      	adds	r2, #1
 8004836:	701a      	strb	r2, [r3, #0]
 8004838:	4906      	ldr	r1, [pc, #24]	@ (8004854 <HAL_GPIO_EXTI_Falling_Callback+0x60>)
 800483a:	700a      	strb	r2, [r1, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_GPIO_MODE_IT_FALLING;
 800483c:	2002      	movs	r0, #2
 800483e:	7018      	strb	r0, [r3, #0]
 8004840:	704a      	strb	r2, [r1, #1]
		chain_command_complete_return(CHAIN_GPIO_EXTERNAL_NVIC_RETURN,
 8004842:	3201      	adds	r2, #1
 8004844:	304f      	adds	r0, #79	@ 0x4f
 8004846:	f7ff fa6f 	bl	8003d28 <chain_command_complete_return>
 800484a:	e7dd      	b.n	8004808 <HAL_GPIO_EXTI_Falling_Callback+0x14>
 800484c:	40021800 	.word	0x40021800
 8004850:	200003ac 	.word	0x200003ac
 8004854:	200003b0 	.word	0x200003b0

08004858 <EXTI4_15_IRQHandler>:
void EXTI4_15_IRQHandler(void) {
 8004858:	b510      	push	{r4, lr}
	if (g_gpio_status[0].mode == CHAIN_NVIC_WORK_STATUS) {
 800485a:	4b09      	ldr	r3, [pc, #36]	@ (8004880 <EXTI4_15_IRQHandler+0x28>)
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	2b03      	cmp	r3, #3
 8004860:	d004      	beq.n	800486c <EXTI4_15_IRQHandler+0x14>
		HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
	}
	if (g_gpio_status[1].mode == CHAIN_NVIC_WORK_STATUS) {
 8004862:	4b07      	ldr	r3, [pc, #28]	@ (8004880 <EXTI4_15_IRQHandler+0x28>)
 8004864:	7a1b      	ldrb	r3, [r3, #8]
 8004866:	2b03      	cmp	r3, #3
 8004868:	d005      	beq.n	8004876 <EXTI4_15_IRQHandler+0x1e>
		HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
	}
}
 800486a:	bd10      	pop	{r4, pc}
		HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800486c:	2080      	movs	r0, #128	@ 0x80
 800486e:	0100      	lsls	r0, r0, #4
 8004870:	f003 f8c4 	bl	80079fc <HAL_GPIO_EXTI_IRQHandler>
 8004874:	e7f5      	b.n	8004862 <EXTI4_15_IRQHandler+0xa>
		HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8004876:	2080      	movs	r0, #128	@ 0x80
 8004878:	0140      	lsls	r0, r0, #5
 800487a:	f003 f8bf 	bl	80079fc <HAL_GPIO_EXTI_IRQHandler>
}
 800487e:	e7f4      	b.n	800486a <EXTI4_15_IRQHandler+0x12>
 8004880:	20000294 	.word	0x20000294

08004884 <chian_uart_nvic_init>:

void chian_uart_nvic_init(uint8_t *buffer, uint16_t size) {
 8004884:	b510      	push	{r4, lr}
 8004886:	0004      	movs	r4, r0
	if (size == 3) {
 8004888:	2903      	cmp	r1, #3
 800488a:	d159      	bne.n	8004940 <chian_uart_nvic_init+0xbc>
		if (g_gpio_status[0].mode == CHAIN_I2C_WORK_STATUS
 800488c:	4b32      	ldr	r3, [pc, #200]	@ (8004958 <chian_uart_nvic_init+0xd4>)
 800488e:	781b      	ldrb	r3, [r3, #0]
 8004890:	2b05      	cmp	r3, #5
 8004892:	d02b      	beq.n	80048ec <chian_uart_nvic_init+0x68>
			HAL_I2C_MspDeInit(&hi2c2);
			g_gpio_status[0].mode = CHAIN_NOT_WORK_STATUS;
			g_gpio_status[1].mode = CHAIN_NOT_WORK_STATUS;
			GPIO_NVIC_Init(buffer[0], buffer[1], buffer[2]);
			__enable_irq();
		} else if (g_gpio_status[0].mode == CHAIN_ADC_WORK_STATUS
 8004894:	4b30      	ldr	r3, [pc, #192]	@ (8004958 <chian_uart_nvic_init+0xd4>)
 8004896:	781b      	ldrb	r3, [r3, #0]
 8004898:	2b04      	cmp	r3, #4
 800489a:	d103      	bne.n	80048a4 <chian_uart_nvic_init+0x20>
				&& g_gpio_status[1].mode == CHAIN_ADC_WORK_STATUS) {
 800489c:	4b2e      	ldr	r3, [pc, #184]	@ (8004958 <chian_uart_nvic_init+0xd4>)
 800489e:	7a1b      	ldrb	r3, [r3, #8]
 80048a0:	2b04      	cmp	r3, #4
 80048a2:	d036      	beq.n	8004912 <chian_uart_nvic_init+0x8e>
  __ASM volatile ("cpsid i" : : : "memory");
 80048a4:	b672      	cpsid	i
			MX_ADC1_Init();
			GPIO_NVIC_Init(buffer[0], buffer[1], buffer[2]);
			__enable_irq();
		} else {
			__disable_irq();
			GPIO_NVIC_Init(buffer[0], buffer[1], buffer[2]);
 80048a6:	78a2      	ldrb	r2, [r4, #2]
 80048a8:	7861      	ldrb	r1, [r4, #1]
 80048aa:	7820      	ldrb	r0, [r4, #0]
 80048ac:	f7ff ff20 	bl	80046f0 <GPIO_NVIC_Init>
  __ASM volatile ("cpsie i" : : : "memory");
 80048b0:	b662      	cpsie	i
			__enable_irq();
		}

		g_gpio_status[buffer[0] - 1].mode = CHAIN_NVIC_WORK_STATUS;
 80048b2:	7822      	ldrb	r2, [r4, #0]
 80048b4:	3a01      	subs	r2, #1
 80048b6:	4b28      	ldr	r3, [pc, #160]	@ (8004958 <chian_uart_nvic_init+0xd4>)
 80048b8:	00d2      	lsls	r2, r2, #3
 80048ba:	2103      	movs	r1, #3
 80048bc:	54d1      	strb	r1, [r2, r3]
		g_gpio_status[buffer[0] - 1].gpio_up_mode = buffer[1];
 80048be:	7822      	ldrb	r2, [r4, #0]
 80048c0:	3a01      	subs	r2, #1
 80048c2:	7861      	ldrb	r1, [r4, #1]
 80048c4:	00d2      	lsls	r2, r2, #3
 80048c6:	189a      	adds	r2, r3, r2
 80048c8:	7111      	strb	r1, [r2, #4]
		g_gpio_status[buffer[0] - 1].gpio_nvic_trigger_detection = buffer[2];
 80048ca:	7822      	ldrb	r2, [r4, #0]
 80048cc:	3a01      	subs	r2, #1
 80048ce:	78a1      	ldrb	r1, [r4, #2]
 80048d0:	00d2      	lsls	r2, r2, #3
 80048d2:	189b      	adds	r3, r3, r2
 80048d4:	7199      	strb	r1, [r3, #6]
		s_ret_buf_size = 0;
 80048d6:	4b21      	ldr	r3, [pc, #132]	@ (800495c <chian_uart_nvic_init+0xd8>)
 80048d8:	2200      	movs	r2, #0
 80048da:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_SUCCESS;
 80048dc:	3201      	adds	r2, #1
 80048de:	701a      	strb	r2, [r3, #0]
 80048e0:	491f      	ldr	r1, [pc, #124]	@ (8004960 <chian_uart_nvic_init+0xdc>)
 80048e2:	700a      	strb	r2, [r1, #0]
		chain_command_complete_return(CHAIN_GPIO_EXTERNAL_NVIC_INIT, s_ret_buf,
 80048e4:	2050      	movs	r0, #80	@ 0x50
 80048e6:	f7ff fa1f 	bl	8003d28 <chain_command_complete_return>
		s_ret_buf_size = 0;
		s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_FAIL;
		chain_command_complete_return(CHAIN_GPIO_EXTERNAL_NVIC_INIT, s_ret_buf,
				s_ret_buf_size);
	}
}
 80048ea:	bd10      	pop	{r4, pc}
				&& g_gpio_status[1].mode == CHAIN_I2C_WORK_STATUS) {
 80048ec:	4b1a      	ldr	r3, [pc, #104]	@ (8004958 <chian_uart_nvic_init+0xd4>)
 80048ee:	7a1b      	ldrb	r3, [r3, #8]
 80048f0:	2b05      	cmp	r3, #5
 80048f2:	d1cf      	bne.n	8004894 <chian_uart_nvic_init+0x10>
  __ASM volatile ("cpsid i" : : : "memory");
 80048f4:	b672      	cpsid	i
			HAL_I2C_MspDeInit(&hi2c2);
 80048f6:	481b      	ldr	r0, [pc, #108]	@ (8004964 <chian_uart_nvic_init+0xe0>)
 80048f8:	f000 fd4e 	bl	8005398 <HAL_I2C_MspDeInit>
			g_gpio_status[0].mode = CHAIN_NOT_WORK_STATUS;
 80048fc:	4b16      	ldr	r3, [pc, #88]	@ (8004958 <chian_uart_nvic_init+0xd4>)
 80048fe:	2200      	movs	r2, #0
 8004900:	701a      	strb	r2, [r3, #0]
			g_gpio_status[1].mode = CHAIN_NOT_WORK_STATUS;
 8004902:	721a      	strb	r2, [r3, #8]
			GPIO_NVIC_Init(buffer[0], buffer[1], buffer[2]);
 8004904:	78a2      	ldrb	r2, [r4, #2]
 8004906:	7861      	ldrb	r1, [r4, #1]
 8004908:	7820      	ldrb	r0, [r4, #0]
 800490a:	f7ff fef1 	bl	80046f0 <GPIO_NVIC_Init>
  __ASM volatile ("cpsie i" : : : "memory");
 800490e:	b662      	cpsie	i
}
 8004910:	e7cf      	b.n	80048b2 <chian_uart_nvic_init+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 8004912:	b672      	cpsid	i
			HAL_ADC_MspDeInit(&hadc1);
 8004914:	4814      	ldr	r0, [pc, #80]	@ (8004968 <chian_uart_nvic_init+0xe4>)
 8004916:	f000 fc37 	bl	8005188 <HAL_ADC_MspDeInit>
			g_gpio_status[buffer[0] - 1].mode = CHAIN_NOT_WORK_STATUS;
 800491a:	7823      	ldrb	r3, [r4, #0]
 800491c:	3b01      	subs	r3, #1
 800491e:	4a0e      	ldr	r2, [pc, #56]	@ (8004958 <chian_uart_nvic_init+0xd4>)
 8004920:	00db      	lsls	r3, r3, #3
 8004922:	2100      	movs	r1, #0
 8004924:	5499      	strb	r1, [r3, r2]
			MX_ADC1_Init();
 8004926:	f000 fb21 	bl	8004f6c <MX_ADC1_Init>
			MX_ADC1_Init();
 800492a:	f000 fb1f 	bl	8004f6c <MX_ADC1_Init>
			MX_ADC1_Init();
 800492e:	f000 fb1d 	bl	8004f6c <MX_ADC1_Init>
			GPIO_NVIC_Init(buffer[0], buffer[1], buffer[2]);
 8004932:	78a2      	ldrb	r2, [r4, #2]
 8004934:	7861      	ldrb	r1, [r4, #1]
 8004936:	7820      	ldrb	r0, [r4, #0]
 8004938:	f7ff feda 	bl	80046f0 <GPIO_NVIC_Init>
  __ASM volatile ("cpsie i" : : : "memory");
 800493c:	b662      	cpsie	i
}
 800493e:	e7b8      	b.n	80048b2 <chian_uart_nvic_init+0x2e>
		s_ret_buf_size = 0;
 8004940:	4b06      	ldr	r3, [pc, #24]	@ (800495c <chian_uart_nvic_init+0xd8>)
 8004942:	2200      	movs	r2, #0
 8004944:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_FAIL;
 8004946:	2101      	movs	r1, #1
 8004948:	7019      	strb	r1, [r3, #0]
 800494a:	4905      	ldr	r1, [pc, #20]	@ (8004960 <chian_uart_nvic_init+0xdc>)
 800494c:	700a      	strb	r2, [r1, #0]
		chain_command_complete_return(CHAIN_GPIO_EXTERNAL_NVIC_INIT, s_ret_buf,
 800494e:	3201      	adds	r2, #1
 8004950:	2050      	movs	r0, #80	@ 0x50
 8004952:	f7ff f9e9 	bl	8003d28 <chain_command_complete_return>
}
 8004956:	e7c8      	b.n	80048ea <chian_uart_nvic_init+0x66>
 8004958:	20000294 	.word	0x20000294
 800495c:	200003ac 	.word	0x200003ac
 8004960:	200003b0 	.word	0x200003b0
 8004964:	20000590 	.word	0x20000590
 8004968:	2000052c 	.word	0x2000052c

0800496c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) // DMA采集完成中断服务函数
{
 800496c:	b510      	push	{r4, lr}
	s_ret_buf_size = 0;
 800496e:	4b2d      	ldr	r3, [pc, #180]	@ (8004a24 <HAL_ADC_ConvCpltCallback+0xb8>)
 8004970:	2200      	movs	r2, #0
 8004972:	701a      	strb	r2, [r3, #0]
	if (g_gpio_status[0].mode == CHAIN_ADC_WORK_STATUS
 8004974:	4b2c      	ldr	r3, [pc, #176]	@ (8004a28 <HAL_ADC_ConvCpltCallback+0xbc>)
 8004976:	781b      	ldrb	r3, [r3, #0]
 8004978:	2b04      	cmp	r3, #4
 800497a:	d00e      	beq.n	800499a <HAL_ADC_ConvCpltCallback+0x2e>
		s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_SUCCESS;
		s_ret_buf[s_ret_buf_size++] = (uint8_t) (s_adc_buffer[0] & 0xFF);
		s_ret_buf[s_ret_buf_size++] = (uint8_t) ((s_adc_buffer[0] >> 8) & 0xFF);
		s_ret_buf[s_ret_buf_size++] = (uint8_t) (s_adc_buffer[1] & 0xFF);
		s_ret_buf[s_ret_buf_size++] = (uint8_t) ((s_adc_buffer[1] >> 8) & 0xFF);
	} else if (g_gpio_status[0].mode == CHAIN_ADC_WORK_STATUS) {
 800497c:	4b2a      	ldr	r3, [pc, #168]	@ (8004a28 <HAL_ADC_ConvCpltCallback+0xbc>)
 800497e:	781b      	ldrb	r3, [r3, #0]
 8004980:	2b04      	cmp	r3, #4
 8004982:	d029      	beq.n	80049d8 <HAL_ADC_ConvCpltCallback+0x6c>
		s_ret_buf[s_ret_buf_size++] = 1;
		s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_SUCCESS;
		s_ret_buf[s_ret_buf_size++] = (uint8_t) (s_adc_buffer[0] & 0xFF);
		s_ret_buf[s_ret_buf_size++] = (uint8_t) ((s_adc_buffer[0] >> 8) & 0xFF);
	} else if (g_gpio_status[1].mode == CHAIN_ADC_WORK_STATUS) {
 8004984:	4b28      	ldr	r3, [pc, #160]	@ (8004a28 <HAL_ADC_ConvCpltCallback+0xbc>)
 8004986:	7a1b      	ldrb	r3, [r3, #8]
 8004988:	2b04      	cmp	r3, #4
 800498a:	d038      	beq.n	80049fe <HAL_ADC_ConvCpltCallback+0x92>
		s_ret_buf[s_ret_buf_size++] = 1;
		s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_SUCCESS;
		s_ret_buf[s_ret_buf_size++] = (uint8_t) (s_adc_buffer[0] & 0xFF);
		s_ret_buf[s_ret_buf_size++] = (uint8_t) ((s_adc_buffer[0] >> 8) & 0xFF);
	}
	chain_command_complete_return(CHAIN_GPIO_ADC_READ, s_ret_buf,
 800498c:	4b25      	ldr	r3, [pc, #148]	@ (8004a24 <HAL_ADC_ConvCpltCallback+0xb8>)
 800498e:	781a      	ldrb	r2, [r3, #0]
 8004990:	4926      	ldr	r1, [pc, #152]	@ (8004a2c <HAL_ADC_ConvCpltCallback+0xc0>)
 8004992:	2061      	movs	r0, #97	@ 0x61
 8004994:	f7ff f9c8 	bl	8003d28 <chain_command_complete_return>
			s_ret_buf_size);
}
 8004998:	bd10      	pop	{r4, pc}
			&& g_gpio_status[1].mode == CHAIN_ADC_WORK_STATUS) {
 800499a:	4b23      	ldr	r3, [pc, #140]	@ (8004a28 <HAL_ADC_ConvCpltCallback+0xbc>)
 800499c:	7a1b      	ldrb	r3, [r3, #8]
 800499e:	2b04      	cmp	r3, #4
 80049a0:	d1ec      	bne.n	800497c <HAL_ADC_ConvCpltCallback+0x10>
		s_ret_buf[s_ret_buf_size++] = 2;
 80049a2:	4a20      	ldr	r2, [pc, #128]	@ (8004a24 <HAL_ADC_ConvCpltCallback+0xb8>)
 80049a4:	2101      	movs	r1, #1
 80049a6:	7011      	strb	r1, [r2, #0]
 80049a8:	4b20      	ldr	r3, [pc, #128]	@ (8004a2c <HAL_ADC_ConvCpltCallback+0xc0>)
 80049aa:	2002      	movs	r0, #2
 80049ac:	7018      	strb	r0, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_SUCCESS;
 80049ae:	7010      	strb	r0, [r2, #0]
 80049b0:	7059      	strb	r1, [r3, #1]
		s_ret_buf[s_ret_buf_size++] = (uint8_t) (s_adc_buffer[0] & 0xFF);
 80049b2:	491f      	ldr	r1, [pc, #124]	@ (8004a30 <HAL_ADC_ConvCpltCallback+0xc4>)
 80049b4:	8808      	ldrh	r0, [r1, #0]
 80049b6:	2403      	movs	r4, #3
 80049b8:	7014      	strb	r4, [r2, #0]
 80049ba:	780c      	ldrb	r4, [r1, #0]
 80049bc:	709c      	strb	r4, [r3, #2]
		s_ret_buf[s_ret_buf_size++] = (uint8_t) ((s_adc_buffer[0] >> 8) & 0xFF);
 80049be:	2404      	movs	r4, #4
 80049c0:	7014      	strb	r4, [r2, #0]
 80049c2:	0a00      	lsrs	r0, r0, #8
 80049c4:	70d8      	strb	r0, [r3, #3]
		s_ret_buf[s_ret_buf_size++] = (uint8_t) (s_adc_buffer[1] & 0xFF);
 80049c6:	8849      	ldrh	r1, [r1, #2]
 80049c8:	2005      	movs	r0, #5
 80049ca:	7010      	strb	r0, [r2, #0]
 80049cc:	7119      	strb	r1, [r3, #4]
		s_ret_buf[s_ret_buf_size++] = (uint8_t) ((s_adc_buffer[1] >> 8) & 0xFF);
 80049ce:	3001      	adds	r0, #1
 80049d0:	7010      	strb	r0, [r2, #0]
 80049d2:	0a09      	lsrs	r1, r1, #8
 80049d4:	7159      	strb	r1, [r3, #5]
 80049d6:	e7d9      	b.n	800498c <HAL_ADC_ConvCpltCallback+0x20>
		s_ret_buf[s_ret_buf_size++] = 1;
 80049d8:	4b12      	ldr	r3, [pc, #72]	@ (8004a24 <HAL_ADC_ConvCpltCallback+0xb8>)
 80049da:	2101      	movs	r1, #1
 80049dc:	7019      	strb	r1, [r3, #0]
 80049de:	4a13      	ldr	r2, [pc, #76]	@ (8004a2c <HAL_ADC_ConvCpltCallback+0xc0>)
 80049e0:	7011      	strb	r1, [r2, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_SUCCESS;
 80049e2:	2002      	movs	r0, #2
 80049e4:	7018      	strb	r0, [r3, #0]
 80049e6:	7051      	strb	r1, [r2, #1]
		s_ret_buf[s_ret_buf_size++] = (uint8_t) (s_adc_buffer[0] & 0xFF);
 80049e8:	4811      	ldr	r0, [pc, #68]	@ (8004a30 <HAL_ADC_ConvCpltCallback+0xc4>)
 80049ea:	8801      	ldrh	r1, [r0, #0]
 80049ec:	2403      	movs	r4, #3
 80049ee:	701c      	strb	r4, [r3, #0]
 80049f0:	7800      	ldrb	r0, [r0, #0]
 80049f2:	7090      	strb	r0, [r2, #2]
		s_ret_buf[s_ret_buf_size++] = (uint8_t) ((s_adc_buffer[0] >> 8) & 0xFF);
 80049f4:	2004      	movs	r0, #4
 80049f6:	7018      	strb	r0, [r3, #0]
 80049f8:	0a09      	lsrs	r1, r1, #8
 80049fa:	70d1      	strb	r1, [r2, #3]
 80049fc:	e7c6      	b.n	800498c <HAL_ADC_ConvCpltCallback+0x20>
		s_ret_buf[s_ret_buf_size++] = 1;
 80049fe:	4b09      	ldr	r3, [pc, #36]	@ (8004a24 <HAL_ADC_ConvCpltCallback+0xb8>)
 8004a00:	2101      	movs	r1, #1
 8004a02:	7019      	strb	r1, [r3, #0]
 8004a04:	4a09      	ldr	r2, [pc, #36]	@ (8004a2c <HAL_ADC_ConvCpltCallback+0xc0>)
 8004a06:	7011      	strb	r1, [r2, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_SUCCESS;
 8004a08:	2002      	movs	r0, #2
 8004a0a:	7018      	strb	r0, [r3, #0]
 8004a0c:	7051      	strb	r1, [r2, #1]
		s_ret_buf[s_ret_buf_size++] = (uint8_t) (s_adc_buffer[0] & 0xFF);
 8004a0e:	4808      	ldr	r0, [pc, #32]	@ (8004a30 <HAL_ADC_ConvCpltCallback+0xc4>)
 8004a10:	8801      	ldrh	r1, [r0, #0]
 8004a12:	2403      	movs	r4, #3
 8004a14:	701c      	strb	r4, [r3, #0]
 8004a16:	7800      	ldrb	r0, [r0, #0]
 8004a18:	7090      	strb	r0, [r2, #2]
		s_ret_buf[s_ret_buf_size++] = (uint8_t) ((s_adc_buffer[0] >> 8) & 0xFF);
 8004a1a:	2004      	movs	r0, #4
 8004a1c:	7018      	strb	r0, [r3, #0]
 8004a1e:	0a09      	lsrs	r1, r1, #8
 8004a20:	70d1      	strb	r1, [r2, #3]
 8004a22:	e7b3      	b.n	800498c <HAL_ADC_ConvCpltCallback+0x20>
 8004a24:	200003ac 	.word	0x200003ac
 8004a28:	20000294 	.word	0x20000294
 8004a2c:	200003b0 	.word	0x200003b0
 8004a30:	200002a8 	.word	0x200002a8

08004a34 <chain_uart_adc_init>:

void chain_uart_adc_init(uint8_t *buffer, uint16_t size) {
 8004a34:	b510      	push	{r4, lr}
	if (size == 2) {
 8004a36:	2902      	cmp	r1, #2
 8004a38:	d11e      	bne.n	8004a78 <chain_uart_adc_init+0x44>
		if (buffer[0] == CHAIN_ADC_CHANNEL_ENABLE) {
 8004a3a:	7803      	ldrb	r3, [r0, #0]
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d00f      	beq.n	8004a60 <chain_uart_adc_init+0x2c>
			g_gpio_status[0].mode = CHAIN_ADC_WORK_STATUS;
			g_gpio_status[0].adc_channel = CHAIN_ADC_CHANNEL_ENABLE;
		}
		if (buffer[1] == CHAIN_ADC_CHANNEL_ENABLE) {
 8004a40:	7843      	ldrb	r3, [r0, #1]
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d012      	beq.n	8004a6c <chain_uart_adc_init+0x38>
			g_gpio_status[1].mode = CHAIN_ADC_WORK_STATUS;
			g_gpio_status[1].adc_channel = CHAIN_ADC_CHANNEL_ENABLE;
		}
		MX_ADC1_Init();
 8004a46:	f000 fa91 	bl	8004f6c <MX_ADC1_Init>
		s_ret_buf_size = 0;
 8004a4a:	4b11      	ldr	r3, [pc, #68]	@ (8004a90 <chain_uart_adc_init+0x5c>)
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_SUCCESS;
 8004a50:	3201      	adds	r2, #1
 8004a52:	701a      	strb	r2, [r3, #0]
 8004a54:	490f      	ldr	r1, [pc, #60]	@ (8004a94 <chain_uart_adc_init+0x60>)
 8004a56:	700a      	strb	r2, [r1, #0]
		chain_command_complete_return(CHAIN_GPIO_ADC_INIT, s_ret_buf,
 8004a58:	2060      	movs	r0, #96	@ 0x60
 8004a5a:	f7ff f965 	bl	8003d28 <chain_command_complete_return>
		s_ret_buf_size = 0;
		s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_FAIL;
		chain_command_complete_return(CHAIN_GPIO_ADC_INIT, s_ret_buf,
				s_ret_buf_size);
	}
}
 8004a5e:	bd10      	pop	{r4, pc}
			g_gpio_status[0].mode = CHAIN_ADC_WORK_STATUS;
 8004a60:	4b0d      	ldr	r3, [pc, #52]	@ (8004a98 <chain_uart_adc_init+0x64>)
 8004a62:	2204      	movs	r2, #4
 8004a64:	701a      	strb	r2, [r3, #0]
			g_gpio_status[0].adc_channel = CHAIN_ADC_CHANNEL_ENABLE;
 8004a66:	3a03      	subs	r2, #3
 8004a68:	71da      	strb	r2, [r3, #7]
 8004a6a:	e7e9      	b.n	8004a40 <chain_uart_adc_init+0xc>
			g_gpio_status[1].mode = CHAIN_ADC_WORK_STATUS;
 8004a6c:	4b0a      	ldr	r3, [pc, #40]	@ (8004a98 <chain_uart_adc_init+0x64>)
 8004a6e:	2204      	movs	r2, #4
 8004a70:	721a      	strb	r2, [r3, #8]
			g_gpio_status[1].adc_channel = CHAIN_ADC_CHANNEL_ENABLE;
 8004a72:	3a03      	subs	r2, #3
 8004a74:	73da      	strb	r2, [r3, #15]
 8004a76:	e7e6      	b.n	8004a46 <chain_uart_adc_init+0x12>
		s_ret_buf_size = 0;
 8004a78:	4b05      	ldr	r3, [pc, #20]	@ (8004a90 <chain_uart_adc_init+0x5c>)
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_UART_OPERATION_FAIL;
 8004a7e:	2101      	movs	r1, #1
 8004a80:	7019      	strb	r1, [r3, #0]
 8004a82:	4904      	ldr	r1, [pc, #16]	@ (8004a94 <chain_uart_adc_init+0x60>)
 8004a84:	700a      	strb	r2, [r1, #0]
		chain_command_complete_return(CHAIN_GPIO_ADC_INIT, s_ret_buf,
 8004a86:	3201      	adds	r2, #1
 8004a88:	2060      	movs	r0, #96	@ 0x60
 8004a8a:	f7ff f94d 	bl	8003d28 <chain_command_complete_return>
}
 8004a8e:	e7e6      	b.n	8004a5e <chain_uart_adc_init+0x2a>
 8004a90:	200003ac 	.word	0x200003ac
 8004a94:	200003b0 	.word	0x200003b0
 8004a98:	20000294 	.word	0x20000294

08004a9c <check_adc_mode>:

bool check_adc_mode(void) {
	if (g_gpio_status[0].mode == CHAIN_ADC_WORK_STATUS
 8004a9c:	4b06      	ldr	r3, [pc, #24]	@ (8004ab8 <check_adc_mode+0x1c>)
 8004a9e:	781b      	ldrb	r3, [r3, #0]
 8004aa0:	2b04      	cmp	r3, #4
 8004aa2:	d005      	beq.n	8004ab0 <check_adc_mode+0x14>
			|| g_gpio_status[1].mode == CHAIN_ADC_WORK_STATUS) {
 8004aa4:	4b04      	ldr	r3, [pc, #16]	@ (8004ab8 <check_adc_mode+0x1c>)
 8004aa6:	7a1b      	ldrb	r3, [r3, #8]
 8004aa8:	2b04      	cmp	r3, #4
 8004aaa:	d003      	beq.n	8004ab4 <check_adc_mode+0x18>
		return true;
	}
	return false;
 8004aac:	2000      	movs	r0, #0
}
 8004aae:	4770      	bx	lr
		return true;
 8004ab0:	2001      	movs	r0, #1
 8004ab2:	e7fc      	b.n	8004aae <check_adc_mode+0x12>
 8004ab4:	2001      	movs	r0, #1
 8004ab6:	e7fa      	b.n	8004aae <check_adc_mode+0x12>
 8004ab8:	20000294 	.word	0x20000294

08004abc <chian_uart_adc_read>:

void chian_uart_adc_read(void) {
 8004abc:	b510      	push	{r4, lr}
	if (check_adc_mode()) {
 8004abe:	f7ff ffed 	bl	8004a9c <check_adc_mode>
 8004ac2:	2800      	cmp	r0, #0
 8004ac4:	d026      	beq.n	8004b14 <chian_uart_adc_read+0x58>
		if (g_gpio_status[0].mode == CHAIN_ADC_WORK_STATUS
 8004ac6:	4b19      	ldr	r3, [pc, #100]	@ (8004b2c <chian_uart_adc_read+0x70>)
 8004ac8:	781b      	ldrb	r3, [r3, #0]
 8004aca:	2b04      	cmp	r3, #4
 8004acc:	d012      	beq.n	8004af4 <chian_uart_adc_read+0x38>
				&& g_gpio_status[1].mode == CHAIN_ADC_WORK_STATUS) {
			s_adc_size = 2;
		} else if (g_gpio_status[0].mode == CHAIN_ADC_WORK_STATUS) {
 8004ace:	4b17      	ldr	r3, [pc, #92]	@ (8004b2c <chian_uart_adc_read+0x70>)
 8004ad0:	781b      	ldrb	r3, [r3, #0]
 8004ad2:	2b04      	cmp	r3, #4
 8004ad4:	d016      	beq.n	8004b04 <chian_uart_adc_read+0x48>
			s_adc_size = 1;
		} else if (g_gpio_status[1].mode == CHAIN_ADC_WORK_STATUS) {
 8004ad6:	4b15      	ldr	r3, [pc, #84]	@ (8004b2c <chian_uart_adc_read+0x70>)
 8004ad8:	7a1b      	ldrb	r3, [r3, #8]
 8004ada:	2b04      	cmp	r3, #4
 8004adc:	d016      	beq.n	8004b0c <chian_uart_adc_read+0x50>
			s_adc_size = 1;
		}
		HAL_ADCEx_Calibration_Start(&hadc1); // AD校准
 8004ade:	4c14      	ldr	r4, [pc, #80]	@ (8004b30 <chian_uart_adc_read+0x74>)
 8004ae0:	0020      	movs	r0, r4
 8004ae2:	f002 fa25 	bl	8006f30 <HAL_ADCEx_Calibration_Start>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) s_adc_buffer, s_adc_size);
 8004ae6:	4b13      	ldr	r3, [pc, #76]	@ (8004b34 <chian_uart_adc_read+0x78>)
 8004ae8:	781a      	ldrb	r2, [r3, #0]
 8004aea:	4913      	ldr	r1, [pc, #76]	@ (8004b38 <chian_uart_adc_read+0x7c>)
 8004aec:	0020      	movs	r0, r4
 8004aee:	f002 f917 	bl	8006d20 <HAL_ADC_Start_DMA>
		s_ret_buf_size = 0;
		s_ret_buf[s_ret_buf_size++] = CHAIN_WORK_MODE_MISMATCHED;
		chain_command_complete_return(CHAIN_GPIO_ADC_INIT, s_ret_buf,
				s_ret_buf_size);
	}
}
 8004af2:	bd10      	pop	{r4, pc}
				&& g_gpio_status[1].mode == CHAIN_ADC_WORK_STATUS) {
 8004af4:	4b0d      	ldr	r3, [pc, #52]	@ (8004b2c <chian_uart_adc_read+0x70>)
 8004af6:	7a1b      	ldrb	r3, [r3, #8]
 8004af8:	2b04      	cmp	r3, #4
 8004afa:	d1e8      	bne.n	8004ace <chian_uart_adc_read+0x12>
			s_adc_size = 2;
 8004afc:	4b0d      	ldr	r3, [pc, #52]	@ (8004b34 <chian_uart_adc_read+0x78>)
 8004afe:	2202      	movs	r2, #2
 8004b00:	701a      	strb	r2, [r3, #0]
 8004b02:	e7ec      	b.n	8004ade <chian_uart_adc_read+0x22>
			s_adc_size = 1;
 8004b04:	4b0b      	ldr	r3, [pc, #44]	@ (8004b34 <chian_uart_adc_read+0x78>)
 8004b06:	2201      	movs	r2, #1
 8004b08:	701a      	strb	r2, [r3, #0]
 8004b0a:	e7e8      	b.n	8004ade <chian_uart_adc_read+0x22>
			s_adc_size = 1;
 8004b0c:	4b09      	ldr	r3, [pc, #36]	@ (8004b34 <chian_uart_adc_read+0x78>)
 8004b0e:	2201      	movs	r2, #1
 8004b10:	701a      	strb	r2, [r3, #0]
 8004b12:	e7e4      	b.n	8004ade <chian_uart_adc_read+0x22>
		s_ret_buf_size = 0;
 8004b14:	4b09      	ldr	r3, [pc, #36]	@ (8004b3c <chian_uart_adc_read+0x80>)
 8004b16:	2200      	movs	r2, #0
 8004b18:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = CHAIN_WORK_MODE_MISMATCHED;
 8004b1a:	3201      	adds	r2, #1
 8004b1c:	701a      	strb	r2, [r3, #0]
 8004b1e:	4908      	ldr	r1, [pc, #32]	@ (8004b40 <chian_uart_adc_read+0x84>)
 8004b20:	2302      	movs	r3, #2
 8004b22:	700b      	strb	r3, [r1, #0]
		chain_command_complete_return(CHAIN_GPIO_ADC_INIT, s_ret_buf,
 8004b24:	2060      	movs	r0, #96	@ 0x60
 8004b26:	f7ff f8ff 	bl	8003d28 <chain_command_complete_return>
}
 8004b2a:	e7e2      	b.n	8004af2 <chian_uart_adc_read+0x36>
 8004b2c:	20000294 	.word	0x20000294
 8004b30:	2000052c 	.word	0x2000052c
 8004b34:	200002a4 	.word	0x200002a4
 8004b38:	200002a8 	.word	0x200002a8
 8004b3c:	200003ac 	.word	0x200003ac
 8004b40:	200003b0 	.word	0x200003b0

08004b44 <chain_get_gpio_work_status>:

void chain_get_gpio_work_status(void) {
 8004b44:	b510      	push	{r4, lr}
	s_ret_buf_size = 0;
 8004b46:	4b09      	ldr	r3, [pc, #36]	@ (8004b6c <chain_get_gpio_work_status+0x28>)
 8004b48:	2200      	movs	r2, #0
 8004b4a:	701a      	strb	r2, [r3, #0]
	s_ret_buf[s_ret_buf_size++] = g_gpio_status[0].mode;
 8004b4c:	3201      	adds	r2, #1
 8004b4e:	701a      	strb	r2, [r3, #0]
 8004b50:	4a07      	ldr	r2, [pc, #28]	@ (8004b70 <chain_get_gpio_work_status+0x2c>)
 8004b52:	7810      	ldrb	r0, [r2, #0]
 8004b54:	4907      	ldr	r1, [pc, #28]	@ (8004b74 <chain_get_gpio_work_status+0x30>)
 8004b56:	7008      	strb	r0, [r1, #0]
	s_ret_buf[s_ret_buf_size++] = g_gpio_status[1].mode;
 8004b58:	2002      	movs	r0, #2
 8004b5a:	7018      	strb	r0, [r3, #0]
 8004b5c:	7a13      	ldrb	r3, [r2, #8]
 8004b5e:	704b      	strb	r3, [r1, #1]
	chain_command_complete_return(CHAIN_GET_WORK_STATION, s_ret_buf,
 8004b60:	2202      	movs	r2, #2
 8004b62:	306e      	adds	r0, #110	@ 0x6e
 8004b64:	f7ff f8e0 	bl	8003d28 <chain_command_complete_return>
			s_ret_buf_size);
}
 8004b68:	bd10      	pop	{r4, pc}
 8004b6a:	46c0      	nop			@ (mov r8, r8)
 8004b6c:	200003ac 	.word	0x200003ac
 8004b70:	20000294 	.word	0x20000294
 8004b74:	200003b0 	.word	0x200003b0

08004b78 <GPIO_init>:
 * 
 * @param None
 * @retval None
 */
void GPIO_init(void)
{
 8004b78:	b500      	push	{lr}
 8004b7a:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0}; // Structure to hold GPIO initialization parameters
 8004b7c:	2214      	movs	r2, #20
 8004b7e:	2100      	movs	r1, #0
 8004b80:	a801      	add	r0, sp, #4
 8004b82:	f004 fdb5 	bl	80096f0 <memset>
	GPIO_InitStruct.Pin = GPIO_PIN_8; // Specify the GPIO pin to configure
 8004b86:	2380      	movs	r3, #128	@ 0x80
 8004b88:	005b      	lsls	r3, r3, #1
 8004b8a:	9301      	str	r3, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; // Set pin mode to output push-pull
 8004b8c:	3bff      	subs	r3, #255	@ 0xff
 8004b8e:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL; // No internal pull-up or pull-down
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Set speed to medium frequency
 8004b90:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); // Initialize GPIO with the specified settings
 8004b92:	20a0      	movs	r0, #160	@ 0xa0
 8004b94:	a901      	add	r1, sp, #4
 8004b96:	05c0      	lsls	r0, r0, #23
 8004b98:	f002 fdee 	bl	8007778 <HAL_GPIO_Init>
}
 8004b9c:	b007      	add	sp, #28
 8004b9e:	bd00      	pop	{pc}

08004ba0 <rgb_send_data>:
 * @param color 32-bit integer representing the RGB color value
 * @retval None
 */
void rgb_send_data(uint32_t color)
{
	for (uint8_t i = 0; i < 24; i++) // Loop through each bit of the 24-bit color value
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	e04d      	b.n	8004c40 <rgb_send_data+0xa0>
		{
			out_bit_high(); // Set the output high if the bit is 1
		}
		else
		{
			out_bit_low(); // Set the output low if the bit is 0
 8004ba4:	22a0      	movs	r2, #160	@ 0xa0
 8004ba6:	05d2      	lsls	r2, r2, #23
 8004ba8:	2180      	movs	r1, #128	@ 0x80
 8004baa:	0049      	lsls	r1, r1, #1
 8004bac:	6191      	str	r1, [r2, #24]
 8004bae:	46c0      	nop			@ (mov r8, r8)
 8004bb0:	46c0      	nop			@ (mov r8, r8)
 8004bb2:	46c0      	nop			@ (mov r8, r8)
 8004bb4:	46c0      	nop			@ (mov r8, r8)
 8004bb6:	46c0      	nop			@ (mov r8, r8)
 8004bb8:	46c0      	nop			@ (mov r8, r8)
 8004bba:	46c0      	nop			@ (mov r8, r8)
 8004bbc:	46c0      	nop			@ (mov r8, r8)
 8004bbe:	46c0      	nop			@ (mov r8, r8)
 8004bc0:	46c0      	nop			@ (mov r8, r8)
 8004bc2:	46c0      	nop			@ (mov r8, r8)
 8004bc4:	46c0      	nop			@ (mov r8, r8)
 8004bc6:	46c0      	nop			@ (mov r8, r8)
 8004bc8:	46c0      	nop			@ (mov r8, r8)
 8004bca:	46c0      	nop			@ (mov r8, r8)
 8004bcc:	46c0      	nop			@ (mov r8, r8)
 8004bce:	46c0      	nop			@ (mov r8, r8)
 8004bd0:	6291      	str	r1, [r2, #40]	@ 0x28
 8004bd2:	46c0      	nop			@ (mov r8, r8)
 8004bd4:	46c0      	nop			@ (mov r8, r8)
 8004bd6:	46c0      	nop			@ (mov r8, r8)
 8004bd8:	46c0      	nop			@ (mov r8, r8)
 8004bda:	46c0      	nop			@ (mov r8, r8)
 8004bdc:	46c0      	nop			@ (mov r8, r8)
 8004bde:	46c0      	nop			@ (mov r8, r8)
 8004be0:	46c0      	nop			@ (mov r8, r8)
 8004be2:	46c0      	nop			@ (mov r8, r8)
 8004be4:	46c0      	nop			@ (mov r8, r8)
 8004be6:	46c0      	nop			@ (mov r8, r8)
 8004be8:	46c0      	nop			@ (mov r8, r8)
 8004bea:	46c0      	nop			@ (mov r8, r8)
 8004bec:	46c0      	nop			@ (mov r8, r8)
 8004bee:	46c0      	nop			@ (mov r8, r8)
 8004bf0:	46c0      	nop			@ (mov r8, r8)
 8004bf2:	46c0      	nop			@ (mov r8, r8)
 8004bf4:	46c0      	nop			@ (mov r8, r8)
 8004bf6:	46c0      	nop			@ (mov r8, r8)
 8004bf8:	46c0      	nop			@ (mov r8, r8)
 8004bfa:	46c0      	nop			@ (mov r8, r8)
 8004bfc:	46c0      	nop			@ (mov r8, r8)
 8004bfe:	46c0      	nop			@ (mov r8, r8)
 8004c00:	46c0      	nop			@ (mov r8, r8)
 8004c02:	46c0      	nop			@ (mov r8, r8)
 8004c04:	46c0      	nop			@ (mov r8, r8)
 8004c06:	46c0      	nop			@ (mov r8, r8)
 8004c08:	46c0      	nop			@ (mov r8, r8)
 8004c0a:	46c0      	nop			@ (mov r8, r8)
 8004c0c:	46c0      	nop			@ (mov r8, r8)
 8004c0e:	46c0      	nop			@ (mov r8, r8)
 8004c10:	46c0      	nop			@ (mov r8, r8)
 8004c12:	46c0      	nop			@ (mov r8, r8)
 8004c14:	46c0      	nop			@ (mov r8, r8)
 8004c16:	46c0      	nop			@ (mov r8, r8)
 8004c18:	46c0      	nop			@ (mov r8, r8)
 8004c1a:	46c0      	nop			@ (mov r8, r8)
 8004c1c:	46c0      	nop			@ (mov r8, r8)
 8004c1e:	46c0      	nop			@ (mov r8, r8)
 8004c20:	46c0      	nop			@ (mov r8, r8)
 8004c22:	46c0      	nop			@ (mov r8, r8)
 8004c24:	46c0      	nop			@ (mov r8, r8)
 8004c26:	46c0      	nop			@ (mov r8, r8)
 8004c28:	46c0      	nop			@ (mov r8, r8)
 8004c2a:	46c0      	nop			@ (mov r8, r8)
 8004c2c:	46c0      	nop			@ (mov r8, r8)
 8004c2e:	46c0      	nop			@ (mov r8, r8)
 8004c30:	46c0      	nop			@ (mov r8, r8)
 8004c32:	46c0      	nop			@ (mov r8, r8)
 8004c34:	46c0      	nop			@ (mov r8, r8)
 8004c36:	46c0      	nop			@ (mov r8, r8)
 8004c38:	46c0      	nop			@ (mov r8, r8)
 8004c3a:	46c0      	nop			@ (mov r8, r8)
	for (uint8_t i = 0; i < 24; i++) // Loop through each bit of the 24-bit color value
 8004c3c:	3301      	adds	r3, #1
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	2b17      	cmp	r3, #23
 8004c42:	d900      	bls.n	8004c46 <rgb_send_data+0xa6>
 8004c44:	e055      	b.n	8004cf2 <rgb_send_data+0x152>
		if (color & (1 << (23 - i))) // Check if the current bit is set
 8004c46:	2117      	movs	r1, #23
 8004c48:	1ac9      	subs	r1, r1, r3
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	408a      	lsls	r2, r1
 8004c4e:	4210      	tst	r0, r2
 8004c50:	d100      	bne.n	8004c54 <rgb_send_data+0xb4>
 8004c52:	e7a7      	b.n	8004ba4 <rgb_send_data+0x4>
			out_bit_high(); // Set the output high if the bit is 1
 8004c54:	22a0      	movs	r2, #160	@ 0xa0
 8004c56:	05d2      	lsls	r2, r2, #23
 8004c58:	2180      	movs	r1, #128	@ 0x80
 8004c5a:	0049      	lsls	r1, r1, #1
 8004c5c:	6191      	str	r1, [r2, #24]
 8004c5e:	46c0      	nop			@ (mov r8, r8)
 8004c60:	46c0      	nop			@ (mov r8, r8)
 8004c62:	46c0      	nop			@ (mov r8, r8)
 8004c64:	46c0      	nop			@ (mov r8, r8)
 8004c66:	46c0      	nop			@ (mov r8, r8)
 8004c68:	46c0      	nop			@ (mov r8, r8)
 8004c6a:	46c0      	nop			@ (mov r8, r8)
 8004c6c:	46c0      	nop			@ (mov r8, r8)
 8004c6e:	46c0      	nop			@ (mov r8, r8)
 8004c70:	46c0      	nop			@ (mov r8, r8)
 8004c72:	46c0      	nop			@ (mov r8, r8)
 8004c74:	46c0      	nop			@ (mov r8, r8)
 8004c76:	46c0      	nop			@ (mov r8, r8)
 8004c78:	46c0      	nop			@ (mov r8, r8)
 8004c7a:	46c0      	nop			@ (mov r8, r8)
 8004c7c:	46c0      	nop			@ (mov r8, r8)
 8004c7e:	46c0      	nop			@ (mov r8, r8)
 8004c80:	46c0      	nop			@ (mov r8, r8)
 8004c82:	46c0      	nop			@ (mov r8, r8)
 8004c84:	46c0      	nop			@ (mov r8, r8)
 8004c86:	46c0      	nop			@ (mov r8, r8)
 8004c88:	46c0      	nop			@ (mov r8, r8)
 8004c8a:	46c0      	nop			@ (mov r8, r8)
 8004c8c:	46c0      	nop			@ (mov r8, r8)
 8004c8e:	46c0      	nop			@ (mov r8, r8)
 8004c90:	46c0      	nop			@ (mov r8, r8)
 8004c92:	46c0      	nop			@ (mov r8, r8)
 8004c94:	46c0      	nop			@ (mov r8, r8)
 8004c96:	46c0      	nop			@ (mov r8, r8)
 8004c98:	46c0      	nop			@ (mov r8, r8)
 8004c9a:	46c0      	nop			@ (mov r8, r8)
 8004c9c:	46c0      	nop			@ (mov r8, r8)
 8004c9e:	46c0      	nop			@ (mov r8, r8)
 8004ca0:	46c0      	nop			@ (mov r8, r8)
 8004ca2:	46c0      	nop			@ (mov r8, r8)
 8004ca4:	46c0      	nop			@ (mov r8, r8)
 8004ca6:	6291      	str	r1, [r2, #40]	@ 0x28
 8004ca8:	46c0      	nop			@ (mov r8, r8)
 8004caa:	46c0      	nop			@ (mov r8, r8)
 8004cac:	46c0      	nop			@ (mov r8, r8)
 8004cae:	46c0      	nop			@ (mov r8, r8)
 8004cb0:	46c0      	nop			@ (mov r8, r8)
 8004cb2:	46c0      	nop			@ (mov r8, r8)
 8004cb4:	46c0      	nop			@ (mov r8, r8)
 8004cb6:	46c0      	nop			@ (mov r8, r8)
 8004cb8:	46c0      	nop			@ (mov r8, r8)
 8004cba:	46c0      	nop			@ (mov r8, r8)
 8004cbc:	46c0      	nop			@ (mov r8, r8)
 8004cbe:	46c0      	nop			@ (mov r8, r8)
 8004cc0:	46c0      	nop			@ (mov r8, r8)
 8004cc2:	46c0      	nop			@ (mov r8, r8)
 8004cc4:	46c0      	nop			@ (mov r8, r8)
 8004cc6:	46c0      	nop			@ (mov r8, r8)
 8004cc8:	46c0      	nop			@ (mov r8, r8)
 8004cca:	46c0      	nop			@ (mov r8, r8)
 8004ccc:	46c0      	nop			@ (mov r8, r8)
 8004cce:	46c0      	nop			@ (mov r8, r8)
 8004cd0:	46c0      	nop			@ (mov r8, r8)
 8004cd2:	46c0      	nop			@ (mov r8, r8)
 8004cd4:	46c0      	nop			@ (mov r8, r8)
 8004cd6:	46c0      	nop			@ (mov r8, r8)
 8004cd8:	46c0      	nop			@ (mov r8, r8)
 8004cda:	46c0      	nop			@ (mov r8, r8)
 8004cdc:	46c0      	nop			@ (mov r8, r8)
 8004cde:	46c0      	nop			@ (mov r8, r8)
 8004ce0:	46c0      	nop			@ (mov r8, r8)
 8004ce2:	46c0      	nop			@ (mov r8, r8)
 8004ce4:	46c0      	nop			@ (mov r8, r8)
 8004ce6:	46c0      	nop			@ (mov r8, r8)
 8004ce8:	46c0      	nop			@ (mov r8, r8)
 8004cea:	46c0      	nop			@ (mov r8, r8)
 8004cec:	46c0      	nop			@ (mov r8, r8)
 8004cee:	46c0      	nop			@ (mov r8, r8)
 8004cf0:	e7a4      	b.n	8004c3c <rgb_send_data+0x9c>
		}
	}
}
 8004cf2:	4770      	bx	lr

08004cf4 <set_color>:
 * @param color 32-bit integer representing the RGB color value to set
 * @retval None
 */
void set_color(uint8_t num, uint32_t color)
{
	s_color_buf[num] = color; // Update the color buffer at the specified index
 8004cf4:	4b02      	ldr	r3, [pc, #8]	@ (8004d00 <set_color+0xc>)
 8004cf6:	0080      	lsls	r0, r0, #2
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	5019      	str	r1, [r3, r0]
}
 8004cfc:	4770      	bx	lr
 8004cfe:	46c0      	nop			@ (mov r8, r8)
 8004d00:	200004c8 	.word	0x200004c8

08004d04 <rgb_show>:
 * 
 * @param None
 * @retval None
 */
void rgb_show(void)
{
 8004d04:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
 8004d06:	b672      	cpsid	i
	__disable_irq(); // Disable interrupts for safe operation
	for (uint8_t i = 0; i < s_led_num; i++)
 8004d08:	2400      	movs	r4, #0
 8004d0a:	e007      	b.n	8004d1c <rgb_show+0x18>
	{
		rgb_send_data(s_color_buf[i]); // Send RGB data to each LED
 8004d0c:	4b1b      	ldr	r3, [pc, #108]	@ (8004d7c <rgb_show+0x78>)
 8004d0e:	00a2      	lsls	r2, r4, #2
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	5898      	ldr	r0, [r3, r2]
 8004d14:	f7ff ff44 	bl	8004ba0 <rgb_send_data>
	for (uint8_t i = 0; i < s_led_num; i++)
 8004d18:	3401      	adds	r4, #1
 8004d1a:	b2e4      	uxtb	r4, r4
 8004d1c:	4b18      	ldr	r3, [pc, #96]	@ (8004d80 <rgb_show+0x7c>)
 8004d1e:	781b      	ldrb	r3, [r3, #0]
 8004d20:	42a3      	cmp	r3, r4
 8004d22:	d8f3      	bhi.n	8004d0c <rgb_show+0x8>
  __ASM volatile ("cpsie i" : : : "memory");
 8004d24:	b662      	cpsie	i
	}
	__enable_irq(); // Re-enable interrupts after sending data
	restart(); // Refresh the LED display
 8004d26:	2300      	movs	r3, #0
 8004d28:	e025      	b.n	8004d76 <rgb_show+0x72>
 8004d2a:	46c0      	nop			@ (mov r8, r8)
 8004d2c:	46c0      	nop			@ (mov r8, r8)
 8004d2e:	46c0      	nop			@ (mov r8, r8)
 8004d30:	46c0      	nop			@ (mov r8, r8)
 8004d32:	46c0      	nop			@ (mov r8, r8)
 8004d34:	46c0      	nop			@ (mov r8, r8)
 8004d36:	46c0      	nop			@ (mov r8, r8)
 8004d38:	46c0      	nop			@ (mov r8, r8)
 8004d3a:	46c0      	nop			@ (mov r8, r8)
 8004d3c:	46c0      	nop			@ (mov r8, r8)
 8004d3e:	46c0      	nop			@ (mov r8, r8)
 8004d40:	46c0      	nop			@ (mov r8, r8)
 8004d42:	46c0      	nop			@ (mov r8, r8)
 8004d44:	46c0      	nop			@ (mov r8, r8)
 8004d46:	46c0      	nop			@ (mov r8, r8)
 8004d48:	46c0      	nop			@ (mov r8, r8)
 8004d4a:	46c0      	nop			@ (mov r8, r8)
 8004d4c:	46c0      	nop			@ (mov r8, r8)
 8004d4e:	46c0      	nop			@ (mov r8, r8)
 8004d50:	46c0      	nop			@ (mov r8, r8)
 8004d52:	46c0      	nop			@ (mov r8, r8)
 8004d54:	46c0      	nop			@ (mov r8, r8)
 8004d56:	46c0      	nop			@ (mov r8, r8)
 8004d58:	46c0      	nop			@ (mov r8, r8)
 8004d5a:	46c0      	nop			@ (mov r8, r8)
 8004d5c:	46c0      	nop			@ (mov r8, r8)
 8004d5e:	46c0      	nop			@ (mov r8, r8)
 8004d60:	46c0      	nop			@ (mov r8, r8)
 8004d62:	46c0      	nop			@ (mov r8, r8)
 8004d64:	46c0      	nop			@ (mov r8, r8)
 8004d66:	46c0      	nop			@ (mov r8, r8)
 8004d68:	46c0      	nop			@ (mov r8, r8)
 8004d6a:	46c0      	nop			@ (mov r8, r8)
 8004d6c:	46c0      	nop			@ (mov r8, r8)
 8004d6e:	46c0      	nop			@ (mov r8, r8)
 8004d70:	46c0      	nop			@ (mov r8, r8)
 8004d72:	3301      	adds	r3, #1
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	2b84      	cmp	r3, #132	@ 0x84
 8004d78:	d9d7      	bls.n	8004d2a <rgb_show+0x26>
}
 8004d7a:	bd10      	pop	{r4, pc}
 8004d7c:	200004c8 	.word	0x200004c8
 8004d80:	200004cc 	.word	0x200004cc

08004d84 <rgb_value_convert>:
 * 
 * @param None
 * @retval uint32_t Combined RGB value as a single 32-bit integer
 */
uint32_t rgb_value_convert(void)
{
 8004d84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d86:	b083      	sub	sp, #12
	uint8_t buf[3] = {0}; // Buffer to hold adjusted RGB values
 8004d88:	ab01      	add	r3, sp, #4
 8004d8a:	4a16      	ldr	r2, [pc, #88]	@ (8004de4 <rgb_value_convert+0x60>)
 8004d8c:	8812      	ldrh	r2, [r2, #0]
 8004d8e:	801a      	strh	r2, [r3, #0]
 8004d90:	2200      	movs	r2, #0
 8004d92:	709a      	strb	r2, [r3, #2]
	for (uint8_t i = 0; i < 3; i++)
 8004d94:	2600      	movs	r6, #0
 8004d96:	e019      	b.n	8004dcc <rgb_value_convert+0x48>
	{
		buf[i] = s_rgb_color[i] * (g_light / 100.0); // Adjust RGB values based on brightness
 8004d98:	4b13      	ldr	r3, [pc, #76]	@ (8004de8 <rgb_value_convert+0x64>)
 8004d9a:	5d9f      	ldrb	r7, [r3, r6]
 8004d9c:	4b13      	ldr	r3, [pc, #76]	@ (8004dec <rgb_value_convert+0x68>)
 8004d9e:	7818      	ldrb	r0, [r3, #0]
 8004da0:	b2c0      	uxtb	r0, r0
 8004da2:	f7fe fcff 	bl	80037a4 <__aeabi_i2d>
 8004da6:	2200      	movs	r2, #0
 8004da8:	4b11      	ldr	r3, [pc, #68]	@ (8004df0 <rgb_value_convert+0x6c>)
 8004daa:	f7fd fb41 	bl	8002430 <__aeabi_ddiv>
 8004dae:	0004      	movs	r4, r0
 8004db0:	000d      	movs	r5, r1
 8004db2:	0038      	movs	r0, r7
 8004db4:	f7fe fcf6 	bl	80037a4 <__aeabi_i2d>
 8004db8:	0022      	movs	r2, r4
 8004dba:	002b      	movs	r3, r5
 8004dbc:	f7fd fe52 	bl	8002a64 <__aeabi_dmul>
 8004dc0:	f7fd fb18 	bl	80023f4 <__aeabi_d2uiz>
 8004dc4:	ab01      	add	r3, sp, #4
 8004dc6:	5598      	strb	r0, [r3, r6]
	for (uint8_t i = 0; i < 3; i++)
 8004dc8:	3601      	adds	r6, #1
 8004dca:	b2f6      	uxtb	r6, r6
 8004dcc:	2e02      	cmp	r6, #2
 8004dce:	d9e3      	bls.n	8004d98 <rgb_value_convert+0x14>
	}

	return (uint32_t)buf[2] | ((uint32_t)buf[0] << 8) | ((uint32_t)buf[1] << 16); // Combine RGB values
 8004dd0:	ab01      	add	r3, sp, #4
 8004dd2:	7898      	ldrb	r0, [r3, #2]
 8004dd4:	781a      	ldrb	r2, [r3, #0]
 8004dd6:	0212      	lsls	r2, r2, #8
 8004dd8:	4310      	orrs	r0, r2
 8004dda:	785b      	ldrb	r3, [r3, #1]
 8004ddc:	041b      	lsls	r3, r3, #16
 8004dde:	4318      	orrs	r0, r3
}
 8004de0:	b003      	add	sp, #12
 8004de2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004de4:	080097b8 	.word	0x080097b8
 8004de8:	200004b0 	.word	0x200004b0
 8004dec:	200005e4 	.word	0x200005e4
 8004df0:	40590000 	.word	0x40590000

08004df4 <rgb_init>:
 * 
 * @param None
 * @retval None
 */
void rgb_init(void)
{
 8004df4:	b510      	push	{r4, lr}
	GPIO_init(); // Initialize GPIO settings
 8004df6:	f7ff febf 	bl	8004b78 <GPIO_init>
	restart(); // Restart the LED display
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	e025      	b.n	8004e4a <rgb_init+0x56>
 8004dfe:	46c0      	nop			@ (mov r8, r8)
 8004e00:	46c0      	nop			@ (mov r8, r8)
 8004e02:	46c0      	nop			@ (mov r8, r8)
 8004e04:	46c0      	nop			@ (mov r8, r8)
 8004e06:	46c0      	nop			@ (mov r8, r8)
 8004e08:	46c0      	nop			@ (mov r8, r8)
 8004e0a:	46c0      	nop			@ (mov r8, r8)
 8004e0c:	46c0      	nop			@ (mov r8, r8)
 8004e0e:	46c0      	nop			@ (mov r8, r8)
 8004e10:	46c0      	nop			@ (mov r8, r8)
 8004e12:	46c0      	nop			@ (mov r8, r8)
 8004e14:	46c0      	nop			@ (mov r8, r8)
 8004e16:	46c0      	nop			@ (mov r8, r8)
 8004e18:	46c0      	nop			@ (mov r8, r8)
 8004e1a:	46c0      	nop			@ (mov r8, r8)
 8004e1c:	46c0      	nop			@ (mov r8, r8)
 8004e1e:	46c0      	nop			@ (mov r8, r8)
 8004e20:	46c0      	nop			@ (mov r8, r8)
 8004e22:	46c0      	nop			@ (mov r8, r8)
 8004e24:	46c0      	nop			@ (mov r8, r8)
 8004e26:	46c0      	nop			@ (mov r8, r8)
 8004e28:	46c0      	nop			@ (mov r8, r8)
 8004e2a:	46c0      	nop			@ (mov r8, r8)
 8004e2c:	46c0      	nop			@ (mov r8, r8)
 8004e2e:	46c0      	nop			@ (mov r8, r8)
 8004e30:	46c0      	nop			@ (mov r8, r8)
 8004e32:	46c0      	nop			@ (mov r8, r8)
 8004e34:	46c0      	nop			@ (mov r8, r8)
 8004e36:	46c0      	nop			@ (mov r8, r8)
 8004e38:	46c0      	nop			@ (mov r8, r8)
 8004e3a:	46c0      	nop			@ (mov r8, r8)
 8004e3c:	46c0      	nop			@ (mov r8, r8)
 8004e3e:	46c0      	nop			@ (mov r8, r8)
 8004e40:	46c0      	nop			@ (mov r8, r8)
 8004e42:	46c0      	nop			@ (mov r8, r8)
 8004e44:	46c0      	nop			@ (mov r8, r8)
 8004e46:	3301      	adds	r3, #1
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	2b84      	cmp	r3, #132	@ 0x84
 8004e4c:	d9d7      	bls.n	8004dfe <rgb_init+0xa>
	s_color_buf = (uint32_t *)calloc(RGB_NUM, sizeof(uint32_t)); // Allocate memory for color buffer
 8004e4e:	2104      	movs	r1, #4
 8004e50:	2001      	movs	r0, #1
 8004e52:	f004 fb63 	bl	800951c <calloc>
 8004e56:	4b03      	ldr	r3, [pc, #12]	@ (8004e64 <rgb_init+0x70>)
 8004e58:	6018      	str	r0, [r3, #0]
	s_led_num = RGB_NUM; // Set the number of LEDs
 8004e5a:	4b03      	ldr	r3, [pc, #12]	@ (8004e68 <rgb_init+0x74>)
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	701a      	strb	r2, [r3, #0]
}
 8004e60:	bd10      	pop	{r4, pc}
 8004e62:	46c0      	nop			@ (mov r8, r8)
 8004e64:	200004c8 	.word	0x200004c8
 8004e68:	200004cc 	.word	0x200004cc

08004e6c <chain_set_rgb_value>:
 * @param buffer Pointer to the input buffer containing RGB values
 * @param size Length of the input RGB data
 * @retval None
 */
void chain_set_rgb_value(uint8_t *buffer, uint16_t size)
{
 8004e6c:	b510      	push	{r4, lr}
	if (size == 3) // Check if the size of the buffer is 3
 8004e6e:	2903      	cmp	r1, #3
 8004e70:	d00b      	beq.n	8004e8a <chain_set_rgb_value+0x1e>
		chain_command_complete_return(CHAIN_SET_RGB_VALUE, s_ret_buf,
									  s_ret_buf_size); // Return success response
	}
	else
	{
		s_ret_buf_size = 0; // Reset response buffer size for failure
 8004e72:	4b13      	ldr	r3, [pc, #76]	@ (8004ec0 <chain_set_rgb_value+0x54>)
 8004e74:	2200      	movs	r2, #0
 8004e76:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = RGB_OPERATION_FAIL; // Indicate failure
 8004e78:	2101      	movs	r1, #1
 8004e7a:	7019      	strb	r1, [r3, #0]
 8004e7c:	4911      	ldr	r1, [pc, #68]	@ (8004ec4 <chain_set_rgb_value+0x58>)
 8004e7e:	700a      	strb	r2, [r1, #0]
		chain_command_complete_return(CHAIN_SET_RGB_VALUE, s_ret_buf,
 8004e80:	3201      	adds	r2, #1
 8004e82:	2020      	movs	r0, #32
 8004e84:	f7fe ff50 	bl	8003d28 <chain_command_complete_return>
									  s_ret_buf_size); // Return failure response
	}
}
 8004e88:	bd10      	pop	{r4, pc}
		s_rgb_color[0] = buffer[0]; // Set red value
 8004e8a:	7802      	ldrb	r2, [r0, #0]
 8004e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8004ec8 <chain_set_rgb_value+0x5c>)
 8004e8e:	701a      	strb	r2, [r3, #0]
		s_rgb_color[1] = buffer[1]; // Set green value
 8004e90:	7842      	ldrb	r2, [r0, #1]
 8004e92:	705a      	strb	r2, [r3, #1]
		s_rgb_color[2] = buffer[2]; // Set blue value
 8004e94:	7882      	ldrb	r2, [r0, #2]
 8004e96:	709a      	strb	r2, [r3, #2]
		set_color(0, rgb_value_convert()); // Set the color based on converted RGB values
 8004e98:	f7ff ff74 	bl	8004d84 <rgb_value_convert>
 8004e9c:	0001      	movs	r1, r0
 8004e9e:	2000      	movs	r0, #0
 8004ea0:	f7ff ff28 	bl	8004cf4 <set_color>
		rgb_show(); // Display the updated RGB values
 8004ea4:	f7ff ff2e 	bl	8004d04 <rgb_show>
		s_ret_buf_size = 0; // Reset response buffer size
 8004ea8:	4b05      	ldr	r3, [pc, #20]	@ (8004ec0 <chain_set_rgb_value+0x54>)
 8004eaa:	2200      	movs	r2, #0
 8004eac:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = RGB_OPERATION_SUCCESS; // Indicate success
 8004eae:	3201      	adds	r2, #1
 8004eb0:	701a      	strb	r2, [r3, #0]
 8004eb2:	4904      	ldr	r1, [pc, #16]	@ (8004ec4 <chain_set_rgb_value+0x58>)
 8004eb4:	700a      	strb	r2, [r1, #0]
		chain_command_complete_return(CHAIN_SET_RGB_VALUE, s_ret_buf,
 8004eb6:	2020      	movs	r0, #32
 8004eb8:	f7fe ff36 	bl	8003d28 <chain_command_complete_return>
 8004ebc:	e7e4      	b.n	8004e88 <chain_set_rgb_value+0x1c>
 8004ebe:	46c0      	nop			@ (mov r8, r8)
 8004ec0:	200004b3 	.word	0x200004b3
 8004ec4:	200004b4 	.word	0x200004b4
 8004ec8:	200004b0 	.word	0x200004b0

08004ecc <chain_get_rgb_value>:
 * 
 * @param None
 * @retval None
 */
void chain_get_rgb_value(void)
{
 8004ecc:	b510      	push	{r4, lr}
    // Call the command complete function to return the current RGB color
    chain_command_complete_return(CHAIN_GET_RGB_VALUE, s_rgb_color,
 8004ece:	4903      	ldr	r1, [pc, #12]	@ (8004edc <chain_get_rgb_value+0x10>)
 8004ed0:	2203      	movs	r2, #3
 8004ed2:	2021      	movs	r0, #33	@ 0x21
 8004ed4:	f7fe ff28 	bl	8003d28 <chain_command_complete_return>
                                  sizeof(s_rgb_color));
}
 8004ed8:	bd10      	pop	{r4, pc}
 8004eda:	46c0      	nop			@ (mov r8, r8)
 8004edc:	200004b0 	.word	0x200004b0

08004ee0 <chain_set_light_value>:
 * 
 * @param value The desired brightness level (0-100).
 * @retval None
 */
void chain_set_light_value(uint8_t value)
{
 8004ee0:	b510      	push	{r4, lr}
    // Check if the brightness value is within valid range
    if (g_light <= 100)
 8004ee2:	4b15      	ldr	r3, [pc, #84]	@ (8004f38 <chain_set_light_value+0x58>)
 8004ee4:	781b      	ldrb	r3, [r3, #0]
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	2b64      	cmp	r3, #100	@ 0x64
 8004eea:	d818      	bhi.n	8004f1e <chain_set_light_value+0x3e>
    {
        g_light = value; // Set the global brightness value
 8004eec:	4b12      	ldr	r3, [pc, #72]	@ (8004f38 <chain_set_light_value+0x58>)
 8004eee:	7018      	strb	r0, [r3, #0]
        set_rgb_light(g_light); // Update the RGB light
 8004ef0:	7818      	ldrb	r0, [r3, #0]
 8004ef2:	b2c0      	uxtb	r0, r0
 8004ef4:	f001 fb2c 	bl	8006550 <set_rgb_light>
        set_color(0, rgb_value_convert()); // Set the RGB color based on the current value
 8004ef8:	f7ff ff44 	bl	8004d84 <rgb_value_convert>
 8004efc:	0001      	movs	r1, r0
 8004efe:	2000      	movs	r0, #0
 8004f00:	f7ff fef8 	bl	8004cf4 <set_color>
        rgb_show(); // Display the RGB light with updated settings
 8004f04:	f7ff fefe 	bl	8004d04 <rgb_show>
        s_ret_buf_size = 0; // Reset response buffer size
 8004f08:	4b0c      	ldr	r3, [pc, #48]	@ (8004f3c <chain_set_light_value+0x5c>)
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	701a      	strb	r2, [r3, #0]
        s_ret_buf[s_ret_buf_size++] = RGB_OPERATION_SUCCESS; // Indicate success
 8004f0e:	3201      	adds	r2, #1
 8004f10:	701a      	strb	r2, [r3, #0]
 8004f12:	490b      	ldr	r1, [pc, #44]	@ (8004f40 <chain_set_light_value+0x60>)
 8004f14:	700a      	strb	r2, [r1, #0]
        // Return the command completion response
        chain_command_complete_return(CHAIN_SET_RGB_LIGHT, s_ret_buf,
 8004f16:	2022      	movs	r0, #34	@ 0x22
 8004f18:	f7fe ff06 	bl	8003d28 <chain_command_complete_return>
        s_ret_buf[s_ret_buf_size++] = RGB_OPERATION_FAIL; // Indicate failure
        // Return the command completion response
        chain_command_complete_return(CHAIN_SET_RGB_LIGHT, s_ret_buf,
                                      s_ret_buf_size);
    }
}
 8004f1c:	bd10      	pop	{r4, pc}
        s_ret_buf_size = 0; // Reset response buffer size for failure
 8004f1e:	4b07      	ldr	r3, [pc, #28]	@ (8004f3c <chain_set_light_value+0x5c>)
 8004f20:	2200      	movs	r2, #0
 8004f22:	701a      	strb	r2, [r3, #0]
        s_ret_buf[s_ret_buf_size++] = RGB_OPERATION_FAIL; // Indicate failure
 8004f24:	2101      	movs	r1, #1
 8004f26:	7019      	strb	r1, [r3, #0]
 8004f28:	4905      	ldr	r1, [pc, #20]	@ (8004f40 <chain_set_light_value+0x60>)
 8004f2a:	700a      	strb	r2, [r1, #0]
        chain_command_complete_return(CHAIN_SET_RGB_LIGHT, s_ret_buf,
 8004f2c:	3201      	adds	r2, #1
 8004f2e:	2022      	movs	r0, #34	@ 0x22
 8004f30:	f7fe fefa 	bl	8003d28 <chain_command_complete_return>
}
 8004f34:	e7f2      	b.n	8004f1c <chain_set_light_value+0x3c>
 8004f36:	46c0      	nop			@ (mov r8, r8)
 8004f38:	200005e4 	.word	0x200005e4
 8004f3c:	200004b3 	.word	0x200004b3
 8004f40:	200004b4 	.word	0x200004b4

08004f44 <chain_get_light_value>:
 * 
 * @param None
 * @retval None
 */
void chain_get_light_value(void)
{
 8004f44:	b510      	push	{r4, lr}
    s_ret_buf_size = 0; // Reset response buffer size
 8004f46:	4b06      	ldr	r3, [pc, #24]	@ (8004f60 <chain_get_light_value+0x1c>)
 8004f48:	2200      	movs	r2, #0
 8004f4a:	701a      	strb	r2, [r3, #0]
    s_ret_buf[s_ret_buf_size++] = g_light; // Add the current brightness value
 8004f4c:	3201      	adds	r2, #1
 8004f4e:	701a      	strb	r2, [r3, #0]
 8004f50:	4b04      	ldr	r3, [pc, #16]	@ (8004f64 <chain_get_light_value+0x20>)
 8004f52:	781b      	ldrb	r3, [r3, #0]
 8004f54:	4904      	ldr	r1, [pc, #16]	@ (8004f68 <chain_get_light_value+0x24>)
 8004f56:	700b      	strb	r3, [r1, #0]
    // Return the command completion response
    chain_command_complete_return(CHAIN_GET_RGB_LIGHT, s_ret_buf,
 8004f58:	2023      	movs	r0, #35	@ 0x23
 8004f5a:	f7fe fee5 	bl	8003d28 <chain_command_complete_return>
                                  s_ret_buf_size);
}
 8004f5e:	bd10      	pop	{r4, pc}
 8004f60:	200004b3 	.word	0x200004b3
 8004f64:	200005e4 	.word	0x200005e4
 8004f68:	200004b4 	.word	0x200004b4

08004f6c <MX_ADC1_Init>:
/* USER CODE END 0 */

ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

void MX_ADC1_Init(void) {
 8004f6c:	b510      	push	{r4, lr}
 8004f6e:	b084      	sub	sp, #16

  /* USER CODE BEGIN ADC1_Init 0 */
  HAL_ADC_DeInit(&hadc1);
 8004f70:	4c37      	ldr	r4, [pc, #220]	@ (8005050 <MX_ADC1_Init+0xe4>)
 8004f72:	0020      	movs	r0, r4
 8004f74:	f001 ff7c 	bl	8006e70 <HAL_ADC_DeInit>
  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004f78:	220c      	movs	r2, #12
 8004f7a:	2100      	movs	r1, #0
 8004f7c:	a801      	add	r0, sp, #4
 8004f7e:	f004 fbb7 	bl	80096f0 <memset>
  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data
   * Alignment and number of conversion)
   */
  hadc1.Instance = ADC1;
 8004f82:	4b34      	ldr	r3, [pc, #208]	@ (8005054 <MX_ADC1_Init+0xe8>)
 8004f84:	6023      	str	r3, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004f86:	2380      	movs	r3, #128	@ 0x80
 8004f88:	05db      	lsls	r3, r3, #23
 8004f8a:	6063      	str	r3, [r4, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	60a3      	str	r3, [r4, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004f90:	60e3      	str	r3, [r4, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 8004f92:	2280      	movs	r2, #128	@ 0x80
 8004f94:	0612      	lsls	r2, r2, #24
 8004f96:	6122      	str	r2, [r4, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004f98:	2204      	movs	r2, #4
 8004f9a:	6162      	str	r2, [r4, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004f9c:	7623      	strb	r3, [r4, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8004f9e:	7663      	strb	r3, [r4, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004fa0:	76a3      	strb	r3, [r4, #26]
  hadc1.Init.NbrOfConversion = 1;
 8004fa2:	3a03      	subs	r2, #3
 8004fa4:	61e2      	str	r2, [r4, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004fa6:	321f      	adds	r2, #31
 8004fa8:	54a3      	strb	r3, [r4, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004faa:	6263      	str	r3, [r4, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004fac:	62a3      	str	r3, [r4, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004fae:	320c      	adds	r2, #12
 8004fb0:	54a3      	strb	r3, [r4, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004fb2:	6323      	str	r3, [r4, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8004fb4:	3a25      	subs	r2, #37	@ 0x25
 8004fb6:	6362      	str	r2, [r4, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8004fb8:	3235      	adds	r2, #53	@ 0x35
 8004fba:	54a3      	strb	r3, [r4, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8004fbc:	64e3      	str	r3, [r4, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8004fbe:	0020      	movs	r0, r4
 8004fc0:	f001 fb52 	bl	8006668 <HAL_ADC_Init>
 8004fc4:	2800      	cmp	r0, #0
 8004fc6:	d10d      	bne.n	8004fe4 <MX_ADC1_Init+0x78>
    Error_Handler();
  }

  /* USER CODE BEGIN ADC1_Init 2 */
  if (g_gpio_status[0].mode == CHAIN_ADC_WORK_STATUS &&
 8004fc8:	4b23      	ldr	r3, [pc, #140]	@ (8005058 <MX_ADC1_Init+0xec>)
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	2b04      	cmp	r3, #4
 8004fce:	d00c      	beq.n	8004fea <MX_ADC1_Init+0x7e>
    }
    sConfig.Channel = ADC_CHANNEL_16;
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
      Error_Handler();
    }
  } else if (g_gpio_status[0].mode == CHAIN_ADC_WORK_STATUS) {
 8004fd0:	4b21      	ldr	r3, [pc, #132]	@ (8005058 <MX_ADC1_Init+0xec>)
 8004fd2:	781b      	ldrb	r3, [r3, #0]
 8004fd4:	2b04      	cmp	r3, #4
 8004fd6:	d024      	beq.n	8005022 <MX_ADC1_Init+0xb6>
    sConfig.Channel = ADC_CHANNEL_15;
    // sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
      Error_Handler();
    }
  } else if (g_gpio_status[1].mode == CHAIN_ADC_WORK_STATUS) {
 8004fd8:	4b1f      	ldr	r3, [pc, #124]	@ (8005058 <MX_ADC1_Init+0xec>)
 8004fda:	7a1b      	ldrb	r3, [r3, #8]
 8004fdc:	2b04      	cmp	r3, #4
 8004fde:	d02b      	beq.n	8005038 <MX_ADC1_Init+0xcc>
      Error_Handler();
    }
  }

  /* USER CODE END ADC1_Init 2 */
}
 8004fe0:	b004      	add	sp, #16
 8004fe2:	bd10      	pop	{r4, pc}
    Error_Handler();
 8004fe4:	f000 fa58 	bl	8005498 <Error_Handler>
 8004fe8:	e7ee      	b.n	8004fc8 <MX_ADC1_Init+0x5c>
      g_gpio_status[1].mode == CHAIN_ADC_WORK_STATUS) {
 8004fea:	4b1b      	ldr	r3, [pc, #108]	@ (8005058 <MX_ADC1_Init+0xec>)
 8004fec:	7a1b      	ldrb	r3, [r3, #8]
  if (g_gpio_status[0].mode == CHAIN_ADC_WORK_STATUS &&
 8004fee:	2b04      	cmp	r3, #4
 8004ff0:	d1ee      	bne.n	8004fd0 <MX_ADC1_Init+0x64>
    sConfig.Channel = ADC_CHANNEL_15;
 8004ff2:	4b1a      	ldr	r3, [pc, #104]	@ (800505c <MX_ADC1_Init+0xf0>)
 8004ff4:	9301      	str	r3, [sp, #4]
    sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	9302      	str	r3, [sp, #8]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8004ffa:	4815      	ldr	r0, [pc, #84]	@ (8005050 <MX_ADC1_Init+0xe4>)
 8004ffc:	a901      	add	r1, sp, #4
 8004ffe:	f001 fca9 	bl	8006954 <HAL_ADC_ConfigChannel>
 8005002:	2800      	cmp	r0, #0
 8005004:	d10a      	bne.n	800501c <MX_ADC1_Init+0xb0>
    sConfig.Channel = ADC_CHANNEL_16;
 8005006:	4b16      	ldr	r3, [pc, #88]	@ (8005060 <MX_ADC1_Init+0xf4>)
 8005008:	9301      	str	r3, [sp, #4]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800500a:	4811      	ldr	r0, [pc, #68]	@ (8005050 <MX_ADC1_Init+0xe4>)
 800500c:	a901      	add	r1, sp, #4
 800500e:	f001 fca1 	bl	8006954 <HAL_ADC_ConfigChannel>
 8005012:	2800      	cmp	r0, #0
 8005014:	d0e4      	beq.n	8004fe0 <MX_ADC1_Init+0x74>
      Error_Handler();
 8005016:	f000 fa3f 	bl	8005498 <Error_Handler>
 800501a:	e7e1      	b.n	8004fe0 <MX_ADC1_Init+0x74>
      Error_Handler();
 800501c:	f000 fa3c 	bl	8005498 <Error_Handler>
 8005020:	e7f1      	b.n	8005006 <MX_ADC1_Init+0x9a>
    sConfig.Channel = ADC_CHANNEL_15;
 8005022:	4b0e      	ldr	r3, [pc, #56]	@ (800505c <MX_ADC1_Init+0xf0>)
 8005024:	9301      	str	r3, [sp, #4]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8005026:	480a      	ldr	r0, [pc, #40]	@ (8005050 <MX_ADC1_Init+0xe4>)
 8005028:	a901      	add	r1, sp, #4
 800502a:	f001 fc93 	bl	8006954 <HAL_ADC_ConfigChannel>
 800502e:	2800      	cmp	r0, #0
 8005030:	d0d6      	beq.n	8004fe0 <MX_ADC1_Init+0x74>
      Error_Handler();
 8005032:	f000 fa31 	bl	8005498 <Error_Handler>
 8005036:	e7d3      	b.n	8004fe0 <MX_ADC1_Init+0x74>
    sConfig.Channel = ADC_CHANNEL_16;
 8005038:	4b09      	ldr	r3, [pc, #36]	@ (8005060 <MX_ADC1_Init+0xf4>)
 800503a:	9301      	str	r3, [sp, #4]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800503c:	4804      	ldr	r0, [pc, #16]	@ (8005050 <MX_ADC1_Init+0xe4>)
 800503e:	a901      	add	r1, sp, #4
 8005040:	f001 fc88 	bl	8006954 <HAL_ADC_ConfigChannel>
 8005044:	2800      	cmp	r0, #0
 8005046:	d0cb      	beq.n	8004fe0 <MX_ADC1_Init+0x74>
      Error_Handler();
 8005048:	f000 fa26 	bl	8005498 <Error_Handler>
}
 800504c:	e7c8      	b.n	8004fe0 <MX_ADC1_Init+0x74>
 800504e:	46c0      	nop			@ (mov r8, r8)
 8005050:	2000052c 	.word	0x2000052c
 8005054:	40012400 	.word	0x40012400
 8005058:	20000294 	.word	0x20000294
 800505c:	3c008000 	.word	0x3c008000
 8005060:	40010000 	.word	0x40010000

08005064 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef *adcHandle) {
 8005064:	b570      	push	{r4, r5, r6, lr}
 8005066:	b088      	sub	sp, #32
 8005068:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800506a:	2214      	movs	r2, #20
 800506c:	2100      	movs	r1, #0
 800506e:	a803      	add	r0, sp, #12
 8005070:	f004 fb3e 	bl	80096f0 <memset>
  if (adcHandle->Instance == ADC1) {
 8005074:	6822      	ldr	r2, [r4, #0]
 8005076:	4b3f      	ldr	r3, [pc, #252]	@ (8005174 <HAL_ADC_MspInit+0x110>)
 8005078:	429a      	cmp	r2, r3
 800507a:	d001      	beq.n	8005080 <HAL_ADC_MspInit+0x1c>
    __HAL_LINKDMA(adcHandle, DMA_Handle, hdma_adc1);

    /* USER CODE BEGIN ADC1_MspInit 1 */
    /* USER CODE END ADC1_MspInit 1 */
  }
}
 800507c:	b008      	add	sp, #32
 800507e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC_CLK_ENABLE();
 8005080:	4b3d      	ldr	r3, [pc, #244]	@ (8005178 <HAL_ADC_MspInit+0x114>)
 8005082:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005084:	2180      	movs	r1, #128	@ 0x80
 8005086:	0349      	lsls	r1, r1, #13
 8005088:	430a      	orrs	r2, r1
 800508a:	641a      	str	r2, [r3, #64]	@ 0x40
 800508c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800508e:	400a      	ands	r2, r1
 8005090:	9201      	str	r2, [sp, #4]
 8005092:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005094:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005096:	2201      	movs	r2, #1
 8005098:	4311      	orrs	r1, r2
 800509a:	6359      	str	r1, [r3, #52]	@ 0x34
 800509c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800509e:	401a      	ands	r2, r3
 80050a0:	9202      	str	r2, [sp, #8]
 80050a2:	9b02      	ldr	r3, [sp, #8]
    if (g_gpio_status[0].mode == CHAIN_ADC_WORK_STATUS &&
 80050a4:	4b35      	ldr	r3, [pc, #212]	@ (800517c <HAL_ADC_MspInit+0x118>)
 80050a6:	781b      	ldrb	r3, [r3, #0]
 80050a8:	2b04      	cmp	r3, #4
 80050aa:	d020      	beq.n	80050ee <HAL_ADC_MspInit+0x8a>
    } else if (g_gpio_status[0].mode == CHAIN_ADC_WORK_STATUS) {
 80050ac:	4b33      	ldr	r3, [pc, #204]	@ (800517c <HAL_ADC_MspInit+0x118>)
 80050ae:	781b      	ldrb	r3, [r3, #0]
 80050b0:	2b04      	cmp	r3, #4
 80050b2:	d038      	beq.n	8005126 <HAL_ADC_MspInit+0xc2>
    } else if (g_gpio_status[1].mode == CHAIN_ADC_WORK_STATUS) {
 80050b4:	4b31      	ldr	r3, [pc, #196]	@ (800517c <HAL_ADC_MspInit+0x118>)
 80050b6:	7a1b      	ldrb	r3, [r3, #8]
 80050b8:	2b04      	cmp	r3, #4
 80050ba:	d046      	beq.n	800514a <HAL_ADC_MspInit+0xe6>
    hdma_adc1.Instance = DMA1_Channel5;
 80050bc:	4830      	ldr	r0, [pc, #192]	@ (8005180 <HAL_ADC_MspInit+0x11c>)
 80050be:	4b31      	ldr	r3, [pc, #196]	@ (8005184 <HAL_ADC_MspInit+0x120>)
 80050c0:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80050c2:	2305      	movs	r3, #5
 80050c4:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80050c6:	2300      	movs	r3, #0
 80050c8:	6083      	str	r3, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80050ca:	60c3      	str	r3, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80050cc:	2280      	movs	r2, #128	@ 0x80
 80050ce:	6102      	str	r2, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80050d0:	3280      	adds	r2, #128	@ 0x80
 80050d2:	6142      	str	r2, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80050d4:	2280      	movs	r2, #128	@ 0x80
 80050d6:	00d2      	lsls	r2, r2, #3
 80050d8:	6182      	str	r2, [r0, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80050da:	61c3      	str	r3, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80050dc:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK) {
 80050de:	f002 f897 	bl	8007210 <HAL_DMA_Init>
 80050e2:	2800      	cmp	r0, #0
 80050e4:	d143      	bne.n	800516e <HAL_ADC_MspInit+0x10a>
    __HAL_LINKDMA(adcHandle, DMA_Handle, hdma_adc1);
 80050e6:	4b26      	ldr	r3, [pc, #152]	@ (8005180 <HAL_ADC_MspInit+0x11c>)
 80050e8:	6523      	str	r3, [r4, #80]	@ 0x50
 80050ea:	629c      	str	r4, [r3, #40]	@ 0x28
}
 80050ec:	e7c6      	b.n	800507c <HAL_ADC_MspInit+0x18>
        g_gpio_status[1].mode == CHAIN_ADC_WORK_STATUS) {
 80050ee:	4b23      	ldr	r3, [pc, #140]	@ (800517c <HAL_ADC_MspInit+0x118>)
 80050f0:	7a1b      	ldrb	r3, [r3, #8]
    if (g_gpio_status[0].mode == CHAIN_ADC_WORK_STATUS &&
 80050f2:	2b04      	cmp	r3, #4
 80050f4:	d1da      	bne.n	80050ac <HAL_ADC_MspInit+0x48>
      HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11);
 80050f6:	2180      	movs	r1, #128	@ 0x80
 80050f8:	25a0      	movs	r5, #160	@ 0xa0
 80050fa:	05ed      	lsls	r5, r5, #23
 80050fc:	0109      	lsls	r1, r1, #4
 80050fe:	0028      	movs	r0, r5
 8005100:	f002 fbf4 	bl	80078ec <HAL_GPIO_DeInit>
      HAL_GPIO_DeInit(GPIOA, GPIO_PIN_12);
 8005104:	2180      	movs	r1, #128	@ 0x80
 8005106:	0149      	lsls	r1, r1, #5
 8005108:	0028      	movs	r0, r5
 800510a:	f002 fbef 	bl	80078ec <HAL_GPIO_DeInit>
      GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 800510e:	23c0      	movs	r3, #192	@ 0xc0
 8005110:	015b      	lsls	r3, r3, #5
 8005112:	9303      	str	r3, [sp, #12]
      GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005114:	2303      	movs	r3, #3
 8005116:	9304      	str	r3, [sp, #16]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005118:	2300      	movs	r3, #0
 800511a:	9305      	str	r3, [sp, #20]
      HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800511c:	a903      	add	r1, sp, #12
 800511e:	0028      	movs	r0, r5
 8005120:	f002 fb2a 	bl	8007778 <HAL_GPIO_Init>
 8005124:	e7ca      	b.n	80050bc <HAL_ADC_MspInit+0x58>
      HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11);
 8005126:	2680      	movs	r6, #128	@ 0x80
 8005128:	0136      	lsls	r6, r6, #4
 800512a:	25a0      	movs	r5, #160	@ 0xa0
 800512c:	05ed      	lsls	r5, r5, #23
 800512e:	0031      	movs	r1, r6
 8005130:	0028      	movs	r0, r5
 8005132:	f002 fbdb 	bl	80078ec <HAL_GPIO_DeInit>
      GPIO_InitStruct.Pin = GPIO_PIN_11;
 8005136:	9603      	str	r6, [sp, #12]
      GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005138:	2303      	movs	r3, #3
 800513a:	9304      	str	r3, [sp, #16]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 800513c:	2300      	movs	r3, #0
 800513e:	9305      	str	r3, [sp, #20]
      HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005140:	a903      	add	r1, sp, #12
 8005142:	0028      	movs	r0, r5
 8005144:	f002 fb18 	bl	8007778 <HAL_GPIO_Init>
 8005148:	e7b8      	b.n	80050bc <HAL_ADC_MspInit+0x58>
      HAL_GPIO_DeInit(GPIOA, GPIO_PIN_12);
 800514a:	2680      	movs	r6, #128	@ 0x80
 800514c:	0176      	lsls	r6, r6, #5
 800514e:	25a0      	movs	r5, #160	@ 0xa0
 8005150:	05ed      	lsls	r5, r5, #23
 8005152:	0031      	movs	r1, r6
 8005154:	0028      	movs	r0, r5
 8005156:	f002 fbc9 	bl	80078ec <HAL_GPIO_DeInit>
      GPIO_InitStruct.Pin = GPIO_PIN_12;
 800515a:	9603      	str	r6, [sp, #12]
      GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800515c:	2303      	movs	r3, #3
 800515e:	9304      	str	r3, [sp, #16]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005160:	2300      	movs	r3, #0
 8005162:	9305      	str	r3, [sp, #20]
      HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005164:	a903      	add	r1, sp, #12
 8005166:	0028      	movs	r0, r5
 8005168:	f002 fb06 	bl	8007778 <HAL_GPIO_Init>
 800516c:	e7a6      	b.n	80050bc <HAL_ADC_MspInit+0x58>
      Error_Handler();
 800516e:	f000 f993 	bl	8005498 <Error_Handler>
 8005172:	e7b8      	b.n	80050e6 <HAL_ADC_MspInit+0x82>
 8005174:	40012400 	.word	0x40012400
 8005178:	40021000 	.word	0x40021000
 800517c:	20000294 	.word	0x20000294
 8005180:	200004d0 	.word	0x200004d0
 8005184:	40020058 	.word	0x40020058

08005188 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef *adcHandle) {
 8005188:	b570      	push	{r4, r5, r6, lr}
 800518a:	0004      	movs	r4, r0

  if (adcHandle->Instance == ADC1) {
 800518c:	6802      	ldr	r2, [r0, #0]
 800518e:	4b1c      	ldr	r3, [pc, #112]	@ (8005200 <HAL_ADC_MspDeInit+0x78>)
 8005190:	429a      	cmp	r2, r3
 8005192:	d000      	beq.n	8005196 <HAL_ADC_MspDeInit+0xe>
    HAL_DMA_DeInit(adcHandle->DMA_Handle);
    /* USER CODE BEGIN ADC1_MspDeInit 1 */

    /* USER CODE END ADC1_MspDeInit 1 */
  }
}
 8005194:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC_CLK_DISABLE();
 8005196:	4a1b      	ldr	r2, [pc, #108]	@ (8005204 <HAL_ADC_MspDeInit+0x7c>)
 8005198:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800519a:	491b      	ldr	r1, [pc, #108]	@ (8005208 <HAL_ADC_MspDeInit+0x80>)
 800519c:	400b      	ands	r3, r1
 800519e:	6413      	str	r3, [r2, #64]	@ 0x40
    if (g_gpio_status[0].mode == CHAIN_ADC_WORK_STATUS &&
 80051a0:	4b1a      	ldr	r3, [pc, #104]	@ (800520c <HAL_ADC_MspDeInit+0x84>)
 80051a2:	781b      	ldrb	r3, [r3, #0]
 80051a4:	2b04      	cmp	r3, #4
 80051a6:	d00b      	beq.n	80051c0 <HAL_ADC_MspDeInit+0x38>
    } else if (g_gpio_status[0].mode == CHAIN_ADC_WORK_STATUS) {
 80051a8:	4b18      	ldr	r3, [pc, #96]	@ (800520c <HAL_ADC_MspDeInit+0x84>)
 80051aa:	781b      	ldrb	r3, [r3, #0]
 80051ac:	2b04      	cmp	r3, #4
 80051ae:	d018      	beq.n	80051e2 <HAL_ADC_MspDeInit+0x5a>
    } else if (g_gpio_status[1].mode == CHAIN_ADC_WORK_STATUS) {
 80051b0:	4b16      	ldr	r3, [pc, #88]	@ (800520c <HAL_ADC_MspDeInit+0x84>)
 80051b2:	7a1b      	ldrb	r3, [r3, #8]
 80051b4:	2b04      	cmp	r3, #4
 80051b6:	d01b      	beq.n	80051f0 <HAL_ADC_MspDeInit+0x68>
    HAL_DMA_DeInit(adcHandle->DMA_Handle);
 80051b8:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 80051ba:	f002 f881 	bl	80072c0 <HAL_DMA_DeInit>
}
 80051be:	e7e9      	b.n	8005194 <HAL_ADC_MspDeInit+0xc>
        g_gpio_status[1].mode == CHAIN_ADC_WORK_STATUS) {
 80051c0:	4b12      	ldr	r3, [pc, #72]	@ (800520c <HAL_ADC_MspDeInit+0x84>)
 80051c2:	7a1b      	ldrb	r3, [r3, #8]
    if (g_gpio_status[0].mode == CHAIN_ADC_WORK_STATUS &&
 80051c4:	2b04      	cmp	r3, #4
 80051c6:	d1ef      	bne.n	80051a8 <HAL_ADC_MspDeInit+0x20>
      HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11);
 80051c8:	2180      	movs	r1, #128	@ 0x80
 80051ca:	25a0      	movs	r5, #160	@ 0xa0
 80051cc:	05ed      	lsls	r5, r5, #23
 80051ce:	0109      	lsls	r1, r1, #4
 80051d0:	0028      	movs	r0, r5
 80051d2:	f002 fb8b 	bl	80078ec <HAL_GPIO_DeInit>
      HAL_GPIO_DeInit(GPIOA, GPIO_PIN_12);
 80051d6:	2180      	movs	r1, #128	@ 0x80
 80051d8:	0149      	lsls	r1, r1, #5
 80051da:	0028      	movs	r0, r5
 80051dc:	f002 fb86 	bl	80078ec <HAL_GPIO_DeInit>
 80051e0:	e7ea      	b.n	80051b8 <HAL_ADC_MspDeInit+0x30>
      HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11);
 80051e2:	2180      	movs	r1, #128	@ 0x80
 80051e4:	20a0      	movs	r0, #160	@ 0xa0
 80051e6:	0109      	lsls	r1, r1, #4
 80051e8:	05c0      	lsls	r0, r0, #23
 80051ea:	f002 fb7f 	bl	80078ec <HAL_GPIO_DeInit>
 80051ee:	e7e3      	b.n	80051b8 <HAL_ADC_MspDeInit+0x30>
      HAL_GPIO_DeInit(GPIOA, GPIO_PIN_12);
 80051f0:	2180      	movs	r1, #128	@ 0x80
 80051f2:	20a0      	movs	r0, #160	@ 0xa0
 80051f4:	0149      	lsls	r1, r1, #5
 80051f6:	05c0      	lsls	r0, r0, #23
 80051f8:	f002 fb78 	bl	80078ec <HAL_GPIO_DeInit>
 80051fc:	e7dc      	b.n	80051b8 <HAL_ADC_MspDeInit+0x30>
 80051fe:	46c0      	nop			@ (mov r8, r8)
 8005200:	40012400 	.word	0x40012400
 8005204:	40021000 	.word	0x40021000
 8005208:	ffefffff 	.word	0xffefffff
 800520c:	20000294 	.word	0x20000294

08005210 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8005210:	b500      	push	{lr}
 8005212:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005214:	4a14      	ldr	r2, [pc, #80]	@ (8005268 <MX_DMA_Init+0x58>)
 8005216:	6b91      	ldr	r1, [r2, #56]	@ 0x38
 8005218:	2301      	movs	r3, #1
 800521a:	4319      	orrs	r1, r3
 800521c:	6391      	str	r1, [r2, #56]	@ 0x38
 800521e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005220:	4013      	ands	r3, r2
 8005222:	9301      	str	r3, [sp, #4]
 8005224:	9b01      	ldr	r3, [sp, #4]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005226:	4b11      	ldr	r3, [pc, #68]	@ (800526c <MX_DMA_Init+0x5c>)
 8005228:	22c2      	movs	r2, #194	@ 0xc2
 800522a:	0092      	lsls	r2, r2, #2
 800522c:	5898      	ldr	r0, [r3, r2]
 800522e:	4910      	ldr	r1, [pc, #64]	@ (8005270 <MX_DMA_Init+0x60>)
 8005230:	4008      	ands	r0, r1
 8005232:	2180      	movs	r1, #128	@ 0x80
 8005234:	01c9      	lsls	r1, r1, #7
 8005236:	4301      	orrs	r1, r0
 8005238:	5099      	str	r1, [r3, r2]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800523a:	2180      	movs	r1, #128	@ 0x80
 800523c:	0089      	lsls	r1, r1, #2
 800523e:	6019      	str	r1, [r3, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005240:	5898      	ldr	r0, [r3, r2]
 8005242:	490c      	ldr	r1, [pc, #48]	@ (8005274 <MX_DMA_Init+0x64>)
 8005244:	4008      	ands	r0, r1
 8005246:	2180      	movs	r1, #128	@ 0x80
 8005248:	03c9      	lsls	r1, r1, #15
 800524a:	4301      	orrs	r1, r0
 800524c:	5099      	str	r1, [r3, r2]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800524e:	32f8      	adds	r2, #248	@ 0xf8
 8005250:	601a      	str	r2, [r3, #0]
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_3_IRQn, 1);
  NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
  /* DMA1_Ch4_5_DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch4_5_DMAMUX1_OVR_IRQn, 1, 0);
 8005252:	2200      	movs	r2, #0
 8005254:	2101      	movs	r1, #1
 8005256:	200b      	movs	r0, #11
 8005258:	f001 ff72 	bl	8007140 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_5_DMAMUX1_OVR_IRQn);
 800525c:	200b      	movs	r0, #11
 800525e:	f001 ff73 	bl	8007148 <HAL_NVIC_EnableIRQ>

}
 8005262:	b003      	add	sp, #12
 8005264:	bd00      	pop	{pc}
 8005266:	46c0      	nop			@ (mov r8, r8)
 8005268:	40021000 	.word	0x40021000
 800526c:	e000e100 	.word	0xe000e100
 8005270:	ffff00ff 	.word	0xffff00ff
 8005274:	ff00ffff 	.word	0xff00ffff

08005278 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8005278:	b082      	sub	sp, #8

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800527a:	4b09      	ldr	r3, [pc, #36]	@ (80052a0 <MX_GPIO_Init+0x28>)
 800527c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800527e:	2201      	movs	r2, #1
 8005280:	4311      	orrs	r1, r2
 8005282:	6359      	str	r1, [r3, #52]	@ 0x34
 8005284:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005286:	400a      	ands	r2, r1
 8005288:	9200      	str	r2, [sp, #0]
 800528a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800528c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800528e:	2202      	movs	r2, #2
 8005290:	4311      	orrs	r1, r2
 8005292:	6359      	str	r1, [r3, #52]	@ 0x34
 8005294:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005296:	401a      	ands	r2, r3
 8005298:	9201      	str	r2, [sp, #4]
 800529a:	9b01      	ldr	r3, [sp, #4]

}
 800529c:	b002      	add	sp, #8
 800529e:	4770      	bx	lr
 80052a0:	40021000 	.word	0x40021000

080052a4 <HAL_I2C_MspInit>:
	/* USER CODE BEGIN I2C2_Init 2 */
	HAL_I2C_MspInit(&hi2c2);
	/* USER CODE END I2C2_Init 2 */
}
void HAL_I2C_MspInit(I2C_HandleTypeDef *i2cHandle)
{
 80052a4:	b510      	push	{r4, lr}
 80052a6:	b088      	sub	sp, #32
 80052a8:	0004      	movs	r4, r0

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052aa:	2214      	movs	r2, #20
 80052ac:	2100      	movs	r1, #0
 80052ae:	a803      	add	r0, sp, #12
 80052b0:	f004 fa1e 	bl	80096f0 <memset>
	if (i2cHandle->Instance == I2C2)
 80052b4:	6822      	ldr	r2, [r4, #0]
 80052b6:	4b13      	ldr	r3, [pc, #76]	@ (8005304 <HAL_I2C_MspInit+0x60>)
 80052b8:	429a      	cmp	r2, r3
 80052ba:	d001      	beq.n	80052c0 <HAL_I2C_MspInit+0x1c>
		/* I2C2 interrupt Init */
		/* USER CODE BEGIN I2C2_MspInit 1 */

		/* USER CODE END I2C2_MspInit 1 */
	}
}
 80052bc:	b008      	add	sp, #32
 80052be:	bd10      	pop	{r4, pc}
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80052c0:	4c11      	ldr	r4, [pc, #68]	@ (8005308 <HAL_I2C_MspInit+0x64>)
 80052c2:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80052c4:	2301      	movs	r3, #1
 80052c6:	431a      	orrs	r2, r3
 80052c8:	6362      	str	r2, [r4, #52]	@ 0x34
 80052ca:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80052cc:	401a      	ands	r2, r3
 80052ce:	9201      	str	r2, [sp, #4]
 80052d0:	9a01      	ldr	r2, [sp, #4]
		GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 80052d2:	22c0      	movs	r2, #192	@ 0xc0
 80052d4:	0152      	lsls	r2, r2, #5
 80052d6:	9203      	str	r2, [sp, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80052d8:	2212      	movs	r2, #18
 80052da:	9204      	str	r2, [sp, #16]
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 80052dc:	9305      	str	r3, [sp, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80052de:	3301      	adds	r3, #1
 80052e0:	9306      	str	r3, [sp, #24]
		GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 80052e2:	3304      	adds	r3, #4
 80052e4:	9307      	str	r3, [sp, #28]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052e6:	20a0      	movs	r0, #160	@ 0xa0
 80052e8:	a903      	add	r1, sp, #12
 80052ea:	05c0      	lsls	r0, r0, #23
 80052ec:	f002 fa44 	bl	8007778 <HAL_GPIO_Init>
		__HAL_RCC_I2C2_CLK_ENABLE();
 80052f0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80052f2:	2280      	movs	r2, #128	@ 0x80
 80052f4:	03d2      	lsls	r2, r2, #15
 80052f6:	4313      	orrs	r3, r2
 80052f8:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80052fa:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80052fc:	4013      	ands	r3, r2
 80052fe:	9302      	str	r3, [sp, #8]
 8005300:	9b02      	ldr	r3, [sp, #8]
}
 8005302:	e7db      	b.n	80052bc <HAL_I2C_MspInit+0x18>
 8005304:	40005800 	.word	0x40005800
 8005308:	40021000 	.word	0x40021000

0800530c <MX_I2C2_Init>:
{
 800530c:	b510      	push	{r4, lr}
	hi2c2.Instance = I2C2;
 800530e:	4b1d      	ldr	r3, [pc, #116]	@ (8005384 <MX_I2C2_Init+0x78>)
 8005310:	4a1d      	ldr	r2, [pc, #116]	@ (8005388 <MX_I2C2_Init+0x7c>)
 8005312:	601a      	str	r2, [r3, #0]
	if (speed == CHAIN_I2C_LOW_SPEED_100KHZ)
 8005314:	2800      	cmp	r0, #0
 8005316:	d123      	bne.n	8005360 <MX_I2C2_Init+0x54>
		hi2c2.Init.Timing = 0x10B17DB5;
 8005318:	4a1c      	ldr	r2, [pc, #112]	@ (800538c <MX_I2C2_Init+0x80>)
 800531a:	605a      	str	r2, [r3, #4]
		g_gpio_status[0].i2c_speed = CHAIN_I2C_LOW_SPEED_100KHZ;
 800531c:	4b1c      	ldr	r3, [pc, #112]	@ (8005390 <MX_I2C2_Init+0x84>)
 800531e:	2200      	movs	r2, #0
 8005320:	705a      	strb	r2, [r3, #1]
		g_gpio_status[1].i2c_speed = CHAIN_I2C_LOW_SPEED_100KHZ;
 8005322:	725a      	strb	r2, [r3, #9]
	hi2c2.Init.OwnAddress1 = 0;
 8005324:	4817      	ldr	r0, [pc, #92]	@ (8005384 <MX_I2C2_Init+0x78>)
 8005326:	2300      	movs	r3, #0
 8005328:	6083      	str	r3, [r0, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800532a:	2201      	movs	r2, #1
 800532c:	60c2      	str	r2, [r0, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800532e:	6103      	str	r3, [r0, #16]
	hi2c2.Init.OwnAddress2 = 0;
 8005330:	6143      	str	r3, [r0, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005332:	6183      	str	r3, [r0, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005334:	61c3      	str	r3, [r0, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005336:	6203      	str	r3, [r0, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8005338:	f002 fd94 	bl	8007e64 <HAL_I2C_Init>
 800533c:	2800      	cmp	r0, #0
 800533e:	d117      	bne.n	8005370 <MX_I2C2_Init+0x64>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005340:	4810      	ldr	r0, [pc, #64]	@ (8005384 <MX_I2C2_Init+0x78>)
 8005342:	2100      	movs	r1, #0
 8005344:	f003 f9ee 	bl	8008724 <HAL_I2CEx_ConfigAnalogFilter>
 8005348:	2800      	cmp	r0, #0
 800534a:	d114      	bne.n	8005376 <MX_I2C2_Init+0x6a>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800534c:	480d      	ldr	r0, [pc, #52]	@ (8005384 <MX_I2C2_Init+0x78>)
 800534e:	2100      	movs	r1, #0
 8005350:	f003 fa14 	bl	800877c <HAL_I2CEx_ConfigDigitalFilter>
 8005354:	2800      	cmp	r0, #0
 8005356:	d111      	bne.n	800537c <MX_I2C2_Init+0x70>
	HAL_I2C_MspInit(&hi2c2);
 8005358:	480a      	ldr	r0, [pc, #40]	@ (8005384 <MX_I2C2_Init+0x78>)
 800535a:	f7ff ffa3 	bl	80052a4 <HAL_I2C_MspInit>
}
 800535e:	bd10      	pop	{r4, pc}
		hi2c2.Init.Timing = 0x00C12166;
 8005360:	4b08      	ldr	r3, [pc, #32]	@ (8005384 <MX_I2C2_Init+0x78>)
 8005362:	4a0c      	ldr	r2, [pc, #48]	@ (8005394 <MX_I2C2_Init+0x88>)
 8005364:	605a      	str	r2, [r3, #4]
		g_gpio_status[0].i2c_speed = CHAIN_I2C_MID_SPEED_400KHZ;
 8005366:	4b0a      	ldr	r3, [pc, #40]	@ (8005390 <MX_I2C2_Init+0x84>)
 8005368:	2201      	movs	r2, #1
 800536a:	705a      	strb	r2, [r3, #1]
		g_gpio_status[1].i2c_speed = CHAIN_I2C_MID_SPEED_400KHZ;
 800536c:	725a      	strb	r2, [r3, #9]
 800536e:	e7d9      	b.n	8005324 <MX_I2C2_Init+0x18>
		Error_Handler();
 8005370:	f000 f892 	bl	8005498 <Error_Handler>
 8005374:	e7e4      	b.n	8005340 <MX_I2C2_Init+0x34>
		Error_Handler();
 8005376:	f000 f88f 	bl	8005498 <Error_Handler>
 800537a:	e7e7      	b.n	800534c <MX_I2C2_Init+0x40>
		Error_Handler();
 800537c:	f000 f88c 	bl	8005498 <Error_Handler>
 8005380:	e7ea      	b.n	8005358 <MX_I2C2_Init+0x4c>
 8005382:	46c0      	nop			@ (mov r8, r8)
 8005384:	20000590 	.word	0x20000590
 8005388:	40005800 	.word	0x40005800
 800538c:	10b17db5 	.word	0x10b17db5
 8005390:	20000294 	.word	0x20000294
 8005394:	00c12166 	.word	0x00c12166

08005398 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef *i2cHandle)
{
 8005398:	b510      	push	{r4, lr}

	if (i2cHandle->Instance == I2C2)
 800539a:	6802      	ldr	r2, [r0, #0]
 800539c:	4b0a      	ldr	r3, [pc, #40]	@ (80053c8 <HAL_I2C_MspDeInit+0x30>)
 800539e:	429a      	cmp	r2, r3
 80053a0:	d000      	beq.n	80053a4 <HAL_I2C_MspDeInit+0xc>

		/* I2C2 interrupt Deinit */
		/* USER CODE BEGIN I2C2_MspDeInit 1 */
		/* USER CODE END I2C2_MspDeInit 1 */
	}
}
 80053a2:	bd10      	pop	{r4, pc}
		__HAL_RCC_I2C2_CLK_DISABLE();
 80053a4:	4a09      	ldr	r2, [pc, #36]	@ (80053cc <HAL_I2C_MspDeInit+0x34>)
 80053a6:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 80053a8:	4909      	ldr	r1, [pc, #36]	@ (80053d0 <HAL_I2C_MspDeInit+0x38>)
 80053aa:	400b      	ands	r3, r1
 80053ac:	63d3      	str	r3, [r2, #60]	@ 0x3c
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11);
 80053ae:	2180      	movs	r1, #128	@ 0x80
 80053b0:	24a0      	movs	r4, #160	@ 0xa0
 80053b2:	05e4      	lsls	r4, r4, #23
 80053b4:	0109      	lsls	r1, r1, #4
 80053b6:	0020      	movs	r0, r4
 80053b8:	f002 fa98 	bl	80078ec <HAL_GPIO_DeInit>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_12);
 80053bc:	2180      	movs	r1, #128	@ 0x80
 80053be:	0149      	lsls	r1, r1, #5
 80053c0:	0020      	movs	r0, r4
 80053c2:	f002 fa93 	bl	80078ec <HAL_GPIO_DeInit>
}
 80053c6:	e7ec      	b.n	80053a2 <HAL_I2C_MspDeInit+0xa>
 80053c8:	40005800 	.word	0x40005800
 80053cc:	40021000 	.word	0x40021000
 80053d0:	ffbfffff 	.word	0xffbfffff

080053d4 <MX_IWDG_Init>:
  * @param  IWDGx IWDG Instance
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_Enable(IWDG_TypeDef *IWDGx)
{
  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_ENABLE);
 80053d4:	4b0b      	ldr	r3, [pc, #44]	@ (8005404 <MX_IWDG_Init+0x30>)
 80053d6:	4a0c      	ldr	r2, [pc, #48]	@ (8005408 <MX_IWDG_Init+0x34>)
 80053d8:	601a      	str	r2, [r3, #0]
  * @param  IWDGx IWDG Instance
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_EnableWriteAccess(IWDG_TypeDef *IWDGx)
{
  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_WR_ACCESS_ENABLE);
 80053da:	4a0c      	ldr	r2, [pc, #48]	@ (800540c <MX_IWDG_Init+0x38>)
 80053dc:	601a      	str	r2, [r3, #0]
  *         @arg @ref LL_IWDG_PRESCALER_256
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_SetPrescaler(IWDG_TypeDef *IWDGx, uint32_t Prescaler)
{
  WRITE_REG(IWDGx->PR, IWDG_PR_PR & Prescaler);
 80053de:	2202      	movs	r2, #2
 80053e0:	605a      	str	r2, [r3, #4]
  * @param  Counter Value between Min_Data=0 and Max_Data=0x0FFF
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_SetReloadCounter(IWDG_TypeDef *IWDGx, uint32_t Counter)
{
  WRITE_REG(IWDGx->RLR, IWDG_RLR_RL & Counter);
 80053e2:	4a0b      	ldr	r2, [pc, #44]	@ (8005410 <MX_IWDG_Init+0x3c>)
 80053e4:	609a      	str	r2, [r3, #8]
}
 80053e6:	e002      	b.n	80053ee <MX_IWDG_Init+0x1a>
  * @param  IWDGx IWDG Instance
  * @retval State of bits (1 or 0).
  */
__STATIC_INLINE uint32_t LL_IWDG_IsReady(IWDG_TypeDef *IWDGx)
{
  return ((READ_BIT(IWDGx->SR, IWDG_SR_PVU | IWDG_SR_RVU | IWDG_SR_WVU) == 0U) ? 1UL : 0UL);
 80053e8:	2300      	movs	r3, #0
  /* USER CODE END IWDG_Init 1 */
  LL_IWDG_Enable(IWDG);
  LL_IWDG_EnableWriteAccess(IWDG);
  LL_IWDG_SetPrescaler(IWDG, LL_IWDG_PRESCALER_16);
  LL_IWDG_SetReloadCounter(IWDG, 4095);
  while (LL_IWDG_IsReady(IWDG) != 1)
 80053ea:	2b01      	cmp	r3, #1
 80053ec:	d005      	beq.n	80053fa <MX_IWDG_Init+0x26>
 80053ee:	4b05      	ldr	r3, [pc, #20]	@ (8005404 <MX_IWDG_Init+0x30>)
 80053f0:	68db      	ldr	r3, [r3, #12]
 80053f2:	075b      	lsls	r3, r3, #29
 80053f4:	d1f8      	bne.n	80053e8 <MX_IWDG_Init+0x14>
 80053f6:	2301      	movs	r3, #1
 80053f8:	e7f7      	b.n	80053ea <MX_IWDG_Init+0x16>
  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_RELOAD);
 80053fa:	4b02      	ldr	r3, [pc, #8]	@ (8005404 <MX_IWDG_Init+0x30>)
 80053fc:	4a05      	ldr	r2, [pc, #20]	@ (8005414 <MX_IWDG_Init+0x40>)
 80053fe:	601a      	str	r2, [r3, #0]
  LL_IWDG_ReloadCounter(IWDG);
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8005400:	4770      	bx	lr
 8005402:	46c0      	nop			@ (mov r8, r8)
 8005404:	40003000 	.word	0x40003000
 8005408:	0000cccc 	.word	0x0000cccc
 800540c:	00005555 	.word	0x00005555
 8005410:	00000fff 	.word	0x00000fff
 8005414:	0000aaaa 	.word	0x0000aaaa

08005418 <iap_set>:
 * @brief Set the Interrupt Vector Table for the application in SRAM.
 * @param None
 * @retval None
 */
void iap_set(void)
{
 8005418:	b082      	sub	sp, #8
  uint8_t i; // Loop index
  uint32_t *pVecTab =
 800541a:	2280      	movs	r2, #128	@ 0x80
 800541c:	0592      	lsls	r2, r2, #22
      (uint32_t *)(0x20000000); // Pointer to the vector table in SRAM

  // Copy the interrupt vector table from the application address to SRAM
  for (i = 0; i < 48; i++)
 800541e:	2300      	movs	r3, #0
 8005420:	e007      	b.n	8005432 <iap_set+0x1a>
  {
    // Copy each vector entry to the SRAM vector table
    *(pVecTab++) = *(__IO uint32_t *)(APPLICATION_ADDRESS + (i << 2));
 8005422:	0099      	lsls	r1, r3, #2
 8005424:	480c      	ldr	r0, [pc, #48]	@ (8005458 <iap_set+0x40>)
 8005426:	4684      	mov	ip, r0
 8005428:	4461      	add	r1, ip
 800542a:	6809      	ldr	r1, [r1, #0]
 800542c:	c202      	stmia	r2!, {r1}
  for (i = 0; i < 48; i++)
 800542e:	3301      	adds	r3, #1
 8005430:	b2db      	uxtb	r3, r3
 8005432:	2b2f      	cmp	r3, #47	@ 0x2f
 8005434:	d9f5      	bls.n	8005422 <iap_set+0xa>
  }

  // Enable the SYSCFG peripheral clock
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005436:	4a09      	ldr	r2, [pc, #36]	@ (800545c <iap_set+0x44>)
 8005438:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800543a:	2301      	movs	r3, #1
 800543c:	4319      	orrs	r1, r3
 800543e:	6411      	str	r1, [r2, #64]	@ 0x40
 8005440:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005442:	4013      	ands	r3, r2
 8005444:	9301      	str	r3, [sp, #4]
 8005446:	9b01      	ldr	r3, [sp, #4]

  // Remap the memory to use SRAM for the vector table
  __HAL_SYSCFG_REMAPMEMORY_SRAM();
 8005448:	4a05      	ldr	r2, [pc, #20]	@ (8005460 <iap_set+0x48>)
 800544a:	6813      	ldr	r3, [r2, #0]
 800544c:	2103      	movs	r1, #3
 800544e:	430b      	orrs	r3, r1
 8005450:	6013      	str	r3, [r2, #0]
}
 8005452:	b002      	add	sp, #8
 8005454:	4770      	bx	lr
 8005456:	46c0      	nop			@ (mov r8, r8)
 8005458:	08002000 	.word	0x08002000
 800545c:	40021000 	.word	0x40021000
 8005460:	40010000 	.word	0x40010000

08005464 <chain_init>:
 * @brief Initialize the chain device settings.
 * @param None
 * @retval None
 */
void chain_init(void)
{
 8005464:	b510      	push	{r4, lr}
  // Get the version of the bootloader
  g_bootloader_version = get_bootloader_version();
 8005466:	f001 f895 	bl	8006594 <get_bootloader_version>
 800546a:	4b09      	ldr	r3, [pc, #36]	@ (8005490 <chain_init+0x2c>)
 800546c:	7018      	strb	r0, [r3, #0]

  // Check if the RGB light setting is set to maximum (0xFF)
  if (get_rgb_light() == 0xFF)
 800546e:	f001 f869 	bl	8006544 <get_rgb_light>
 8005472:	28ff      	cmp	r0, #255	@ 0xff
 8005474:	d004      	beq.n	8005480 <chain_init+0x1c>
    set_rgb_light(g_light);
  }
  else
  {
    // Otherwise, get the current RGB light setting
    g_light = get_rgb_light();
 8005476:	f001 f865 	bl	8006544 <get_rgb_light>
 800547a:	4b06      	ldr	r3, [pc, #24]	@ (8005494 <chain_init+0x30>)
 800547c:	7018      	strb	r0, [r3, #0]
  }
}
 800547e:	bd10      	pop	{r4, pc}
    g_light = RGB_LIGHT_BASE;
 8005480:	4b04      	ldr	r3, [pc, #16]	@ (8005494 <chain_init+0x30>)
 8005482:	2228      	movs	r2, #40	@ 0x28
 8005484:	701a      	strb	r2, [r3, #0]
    set_rgb_light(g_light);
 8005486:	7818      	ldrb	r0, [r3, #0]
 8005488:	b2c0      	uxtb	r0, r0
 800548a:	f001 f861 	bl	8006550 <set_rgb_light>
 800548e:	e7f6      	b.n	800547e <chain_init+0x1a>
 8005490:	200005e5 	.word	0x200005e5
 8005494:	200005e4 	.word	0x200005e4

08005498 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8005498:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800549a:	e7fe      	b.n	800549a <Error_Handler+0x2>

0800549c <SystemClock_Config>:
{
 800549c:	b500      	push	{lr}
 800549e:	b093      	sub	sp, #76	@ 0x4c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80054a0:	2238      	movs	r2, #56	@ 0x38
 80054a2:	2100      	movs	r1, #0
 80054a4:	a804      	add	r0, sp, #16
 80054a6:	f004 f923 	bl	80096f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80054aa:	2210      	movs	r2, #16
 80054ac:	2100      	movs	r1, #0
 80054ae:	4668      	mov	r0, sp
 80054b0:	f004 f91e 	bl	80096f0 <memset>
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80054b4:	2080      	movs	r0, #128	@ 0x80
 80054b6:	0080      	lsls	r0, r0, #2
 80054b8:	f003 f98a 	bl	80087d0 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType =
 80054bc:	230a      	movs	r3, #10
 80054be:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80054c0:	33f6      	adds	r3, #246	@ 0xf6
 80054c2:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80054c4:	2300      	movs	r3, #0
 80054c6:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80054c8:	2240      	movs	r2, #64	@ 0x40
 80054ca:	9209      	str	r2, [sp, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80054cc:	3a3f      	subs	r2, #63	@ 0x3f
 80054ce:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80054d0:	3201      	adds	r2, #1
 80054d2:	920b      	str	r2, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80054d4:	920c      	str	r2, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80054d6:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLN = 8;
 80054d8:	3308      	adds	r3, #8
 80054da:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80054dc:	2380      	movs	r3, #128	@ 0x80
 80054de:	029b      	lsls	r3, r3, #10
 80054e0:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80054e2:	23c0      	movs	r3, #192	@ 0xc0
 80054e4:	04db      	lsls	r3, r3, #19
 80054e6:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80054e8:	2380      	movs	r3, #128	@ 0x80
 80054ea:	059b      	lsls	r3, r3, #22
 80054ec:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80054ee:	a804      	add	r0, sp, #16
 80054f0:	f003 f998 	bl	8008824 <HAL_RCC_OscConfig>
 80054f4:	2800      	cmp	r0, #0
 80054f6:	d10e      	bne.n	8005516 <SystemClock_Config+0x7a>
  RCC_ClkInitStruct.ClockType =
 80054f8:	2307      	movs	r3, #7
 80054fa:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80054fc:	3b05      	subs	r3, #5
 80054fe:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005500:	2300      	movs	r3, #0
 8005502:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005504:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005506:	2102      	movs	r1, #2
 8005508:	4668      	mov	r0, sp
 800550a:	f003 fc43 	bl	8008d94 <HAL_RCC_ClockConfig>
 800550e:	2800      	cmp	r0, #0
 8005510:	d103      	bne.n	800551a <SystemClock_Config+0x7e>
}
 8005512:	b013      	add	sp, #76	@ 0x4c
 8005514:	bd00      	pop	{pc}
    Error_Handler();
 8005516:	f7ff ffbf 	bl	8005498 <Error_Handler>
    Error_Handler();
 800551a:	f7ff ffbd 	bl	8005498 <Error_Handler>
	...

08005520 <main>:
{
 8005520:	b530      	push	{r4, r5, lr}
 8005522:	b083      	sub	sp, #12
  iap_set();
 8005524:	f7ff ff78 	bl	8005418 <iap_set>
  chain_init();
 8005528:	f7ff ff9c 	bl	8005464 <chain_init>
  HAL_Init();
 800552c:	f001 f864 	bl	80065f8 <HAL_Init>
  SystemClock_Config();
 8005530:	f7ff ffb4 	bl	800549c <SystemClock_Config>
  MX_GPIO_Init();
 8005534:	f7ff fea0 	bl	8005278 <MX_GPIO_Init>
  MX_DMA_Init();
 8005538:	f7ff fe6a 	bl	8005210 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800553c:	f000 fcb2 	bl	8005ea4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8005540:	f000 fe14 	bl	800616c <MX_USART2_UART_Init>
  MX_IWDG_Init();
 8005544:	f7ff ff46 	bl	80053d4 <MX_IWDG_Init>
  MX_TIM14_Init();
 8005548:	f000 fb98 	bl	8005c7c <MX_TIM14_Init>
  MX_TIM16_Init();
 800554c:	f000 fbd2 	bl	8005cf4 <MX_TIM16_Init>
  MX_TIM17_Init();
 8005550:	f000 fc0e 	bl	8005d70 <MX_TIM17_Init>
  rgb_init();
 8005554:	f7ff fc4e 	bl	8004df4 <rgb_init>
  HAL_Delay(1);
 8005558:	2001      	movs	r0, #1
 800555a:	f001 f873 	bl	8006644 <HAL_Delay>
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800555e:	4b67      	ldr	r3, [pc, #412]	@ (80056fc <main+0x1dc>)
 8005560:	2502      	movs	r5, #2
 8005562:	426d      	negs	r5, r5
 8005564:	611d      	str	r5, [r3, #16]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8005566:	68da      	ldr	r2, [r3, #12]
 8005568:	2401      	movs	r4, #1
 800556a:	4322      	orrs	r2, r4
 800556c:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	4322      	orrs	r2, r4
 8005572:	601a      	str	r2, [r3, #0]
  HAL_Delay(1);
 8005574:	2001      	movs	r0, #1
 8005576:	f001 f865 	bl	8006644 <HAL_Delay>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800557a:	4b61      	ldr	r3, [pc, #388]	@ (8005700 <main+0x1e0>)
 800557c:	611d      	str	r5, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800557e:	68da      	ldr	r2, [r3, #12]
 8005580:	4322      	orrs	r2, r4
 8005582:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	4322      	orrs	r2, r4
 8005588:	601a      	str	r2, [r3, #0]
  HAL_Delay(1);
 800558a:	2001      	movs	r0, #1
 800558c:	f001 f85a 	bl	8006644 <HAL_Delay>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8005590:	4b5c      	ldr	r3, [pc, #368]	@ (8005704 <main+0x1e4>)
 8005592:	611d      	str	r5, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8005594:	68da      	ldr	r2, [r3, #12]
 8005596:	4322      	orrs	r2, r4
 8005598:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	4322      	orrs	r2, r4
 800559e:	601a      	str	r2, [r3, #0]
  HAL_Delay(1);
 80055a0:	2001      	movs	r0, #1
 80055a2:	f001 f84f 	bl	8006644 <HAL_Delay>
 80055a6:	e01e      	b.n	80055e6 <main+0xc6>
      switch (g_cmd_buf[0])
 80055a8:	2bfb      	cmp	r3, #251	@ 0xfb
 80055aa:	d100      	bne.n	80055ae <main+0x8e>
 80055ac:	e0a3      	b.n	80056f6 <main+0x1d6>
 80055ae:	d907      	bls.n	80055c0 <main+0xa0>
 80055b0:	2bff      	cmp	r3, #255	@ 0xff
 80055b2:	d112      	bne.n	80055da <main+0xba>
        chain_iap_update_handle(g_cmd_buf[1]);
 80055b4:	4b54      	ldr	r3, [pc, #336]	@ (8005708 <main+0x1e8>)
 80055b6:	7858      	ldrb	r0, [r3, #1]
 80055b8:	b2c0      	uxtb	r0, r0
 80055ba:	f7fe fc1d 	bl	8003df8 <chain_iap_update_handle>
        break;
 80055be:	e00c      	b.n	80055da <main+0xba>
      switch (g_cmd_buf[0])
 80055c0:	2bf9      	cmp	r3, #249	@ 0xf9
 80055c2:	d100      	bne.n	80055c6 <main+0xa6>
 80055c4:	e094      	b.n	80056f0 <main+0x1d0>
 80055c6:	2bfa      	cmp	r3, #250	@ 0xfa
 80055c8:	d107      	bne.n	80055da <main+0xba>
        chain_get_firmware_version_handle();
 80055ca:	f7fe fc01 	bl	8003dd0 <chain_get_firmware_version_handle>
        break;
 80055ce:	e004      	b.n	80055da <main+0xba>
        chain_uart_i2c_init(g_cmd_buf[1]);
 80055d0:	4b4d      	ldr	r3, [pc, #308]	@ (8005708 <main+0x1e8>)
 80055d2:	7858      	ldrb	r0, [r3, #1]
 80055d4:	b2c0      	uxtb	r0, r0
 80055d6:	f7fe fc9f 	bl	8003f18 <chain_uart_i2c_init>
      g_cmd_status = CMD_SPACE_IDLE_STATUS;
 80055da:	4b4c      	ldr	r3, [pc, #304]	@ (800570c <main+0x1ec>)
 80055dc:	2200      	movs	r2, #0
 80055de:	701a      	strb	r2, [r3, #0]
 80055e0:	4b4b      	ldr	r3, [pc, #300]	@ (8005710 <main+0x1f0>)
 80055e2:	4a4c      	ldr	r2, [pc, #304]	@ (8005714 <main+0x1f4>)
 80055e4:	601a      	str	r2, [r3, #0]
    if (g_cmd_status == CMD_SPACE_BUSY_STATUS)
 80055e6:	4b49      	ldr	r3, [pc, #292]	@ (800570c <main+0x1ec>)
 80055e8:	781b      	ldrb	r3, [r3, #0]
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d1f8      	bne.n	80055e0 <main+0xc0>
      switch (g_cmd_buf[0])
 80055ee:	4b46      	ldr	r3, [pc, #280]	@ (8005708 <main+0x1e8>)
 80055f0:	781b      	ldrb	r3, [r3, #0]
 80055f2:	b2db      	uxtb	r3, r3
 80055f4:	2b70      	cmp	r3, #112	@ 0x70
 80055f6:	d8d7      	bhi.n	80055a8 <main+0x88>
 80055f8:	2b10      	cmp	r3, #16
 80055fa:	d3ee      	bcc.n	80055da <main+0xba>
 80055fc:	3b10      	subs	r3, #16
 80055fe:	b2da      	uxtb	r2, r3
 8005600:	2a60      	cmp	r2, #96	@ 0x60
 8005602:	d8ea      	bhi.n	80055da <main+0xba>
 8005604:	0093      	lsls	r3, r2, #2
 8005606:	4a44      	ldr	r2, [pc, #272]	@ (8005718 <main+0x1f8>)
 8005608:	58d3      	ldr	r3, [r2, r3]
 800560a:	469f      	mov	pc, r3
        chain_i2c_read(g_cmd_buf[1], g_cmd_buf[2]);
 800560c:	4b3e      	ldr	r3, [pc, #248]	@ (8005708 <main+0x1e8>)
 800560e:	7858      	ldrb	r0, [r3, #1]
 8005610:	b2c0      	uxtb	r0, r0
 8005612:	7899      	ldrb	r1, [r3, #2]
 8005614:	b2c9      	uxtb	r1, r1
 8005616:	f7fe fcb3 	bl	8003f80 <chain_i2c_read>
        break;
 800561a:	e7de      	b.n	80055da <main+0xba>
        chain_i2c_write(g_cmd_buf[1], (uint8_t *)(g_cmd_buf + 3), g_cmd_buf[2]);
 800561c:	493a      	ldr	r1, [pc, #232]	@ (8005708 <main+0x1e8>)
 800561e:	7848      	ldrb	r0, [r1, #1]
 8005620:	b2c0      	uxtb	r0, r0
 8005622:	788a      	ldrb	r2, [r1, #2]
 8005624:	b2d2      	uxtb	r2, r2
 8005626:	3103      	adds	r1, #3
 8005628:	f7fe fd0e 	bl	8004048 <chain_i2c_write>
        break;
 800562c:	e7d5      	b.n	80055da <main+0xba>
        chain_i2c_mem_read(g_cmd_buf[1], ((g_cmd_buf[4] << 8) | g_cmd_buf[3]),
 800562e:	4b36      	ldr	r3, [pc, #216]	@ (8005708 <main+0x1e8>)
 8005630:	7858      	ldrb	r0, [r3, #1]
 8005632:	b2c0      	uxtb	r0, r0
 8005634:	791c      	ldrb	r4, [r3, #4]
 8005636:	0224      	lsls	r4, r4, #8
 8005638:	78d9      	ldrb	r1, [r3, #3]
                           g_cmd_buf[2], g_cmd_buf[5]);
 800563a:	789a      	ldrb	r2, [r3, #2]
 800563c:	b2d2      	uxtb	r2, r2
 800563e:	795b      	ldrb	r3, [r3, #5]
 8005640:	b2db      	uxtb	r3, r3
        chain_i2c_mem_read(g_cmd_buf[1], ((g_cmd_buf[4] << 8) | g_cmd_buf[3]),
 8005642:	4321      	orrs	r1, r4
 8005644:	f7fe fd52 	bl	80040ec <chain_i2c_mem_read>
        break;
 8005648:	e7c7      	b.n	80055da <main+0xba>
        chain_i2c_mem_write(g_cmd_buf[1], ((g_cmd_buf[4] << 8) | g_cmd_buf[3]),
 800564a:	4c2f      	ldr	r4, [pc, #188]	@ (8005708 <main+0x1e8>)
 800564c:	7860      	ldrb	r0, [r4, #1]
 800564e:	b2c0      	uxtb	r0, r0
 8005650:	7925      	ldrb	r5, [r4, #4]
 8005652:	022d      	lsls	r5, r5, #8
 8005654:	78e1      	ldrb	r1, [r4, #3]
                            g_cmd_buf[2], g_cmd_buf[5],
 8005656:	78a2      	ldrb	r2, [r4, #2]
 8005658:	b2d2      	uxtb	r2, r2
 800565a:	7963      	ldrb	r3, [r4, #5]
 800565c:	b2db      	uxtb	r3, r3
        chain_i2c_mem_write(g_cmd_buf[1], ((g_cmd_buf[4] << 8) | g_cmd_buf[3]),
 800565e:	4329      	orrs	r1, r5
 8005660:	3406      	adds	r4, #6
 8005662:	9400      	str	r4, [sp, #0]
 8005664:	f7fe fdae 	bl	80041c4 <chain_i2c_mem_write>
        break;
 8005668:	e7b7      	b.n	80055da <main+0xba>
        chain_get_i2c_device_addr();
 800566a:	f7fe fe05 	bl	8004278 <chain_get_i2c_device_addr>
        break;
 800566e:	e7b4      	b.n	80055da <main+0xba>
        chian_uart_output_init((uint8_t *)(g_cmd_buf + 1), (g_cmd_size - 1));
 8005670:	4b2a      	ldr	r3, [pc, #168]	@ (800571c <main+0x1fc>)
 8005672:	7819      	ldrb	r1, [r3, #0]
 8005674:	3901      	subs	r1, #1
 8005676:	b289      	uxth	r1, r1
 8005678:	4829      	ldr	r0, [pc, #164]	@ (8005720 <main+0x200>)
 800567a:	f7fe feb7 	bl	80043ec <chian_uart_output_init>
        break;
 800567e:	e7ac      	b.n	80055da <main+0xba>
        chain_uart_input_init((uint8_t *)(g_cmd_buf + 1), (g_cmd_size - 1));
 8005680:	4b26      	ldr	r3, [pc, #152]	@ (800571c <main+0x1fc>)
 8005682:	7819      	ldrb	r1, [r3, #0]
 8005684:	3901      	subs	r1, #1
 8005686:	b289      	uxth	r1, r1
 8005688:	4825      	ldr	r0, [pc, #148]	@ (8005720 <main+0x200>)
 800568a:	f7fe ff77 	bl	800457c <chain_uart_input_init>
        break;
 800568e:	e7a4      	b.n	80055da <main+0xba>
        chain_uart_read_pin_level(g_cmd_buf[1]);
 8005690:	4b1d      	ldr	r3, [pc, #116]	@ (8005708 <main+0x1e8>)
 8005692:	7858      	ldrb	r0, [r3, #1]
 8005694:	b2c0      	uxtb	r0, r0
 8005696:	f7fe ffeb 	bl	8004670 <chain_uart_read_pin_level>
        break;
 800569a:	e79e      	b.n	80055da <main+0xba>
        chian_uart_nvic_init((uint8_t *)(g_cmd_buf + 1), (g_cmd_size - 1));
 800569c:	4b1f      	ldr	r3, [pc, #124]	@ (800571c <main+0x1fc>)
 800569e:	7819      	ldrb	r1, [r3, #0]
 80056a0:	3901      	subs	r1, #1
 80056a2:	b289      	uxth	r1, r1
 80056a4:	481e      	ldr	r0, [pc, #120]	@ (8005720 <main+0x200>)
 80056a6:	f7ff f8ed 	bl	8004884 <chian_uart_nvic_init>
        break;
 80056aa:	e796      	b.n	80055da <main+0xba>
        chain_uart_adc_init((uint8_t *)(g_cmd_buf + 1), (g_cmd_size - 1));
 80056ac:	4b1b      	ldr	r3, [pc, #108]	@ (800571c <main+0x1fc>)
 80056ae:	7819      	ldrb	r1, [r3, #0]
 80056b0:	3901      	subs	r1, #1
 80056b2:	b289      	uxth	r1, r1
 80056b4:	481a      	ldr	r0, [pc, #104]	@ (8005720 <main+0x200>)
 80056b6:	f7ff f9bd 	bl	8004a34 <chain_uart_adc_init>
        break;
 80056ba:	e78e      	b.n	80055da <main+0xba>
        chian_uart_adc_read();
 80056bc:	f7ff f9fe 	bl	8004abc <chian_uart_adc_read>
        break;
 80056c0:	e78b      	b.n	80055da <main+0xba>
        chain_get_gpio_work_status();
 80056c2:	f7ff fa3f 	bl	8004b44 <chain_get_gpio_work_status>
        break;
 80056c6:	e788      	b.n	80055da <main+0xba>
        chain_set_rgb_value((uint8_t *)(g_cmd_buf + 1), (g_cmd_size - 1));
 80056c8:	4b14      	ldr	r3, [pc, #80]	@ (800571c <main+0x1fc>)
 80056ca:	7819      	ldrb	r1, [r3, #0]
 80056cc:	3901      	subs	r1, #1
 80056ce:	b289      	uxth	r1, r1
 80056d0:	4813      	ldr	r0, [pc, #76]	@ (8005720 <main+0x200>)
 80056d2:	f7ff fbcb 	bl	8004e6c <chain_set_rgb_value>
        break;
 80056d6:	e780      	b.n	80055da <main+0xba>
        chain_get_rgb_value();
 80056d8:	f7ff fbf8 	bl	8004ecc <chain_get_rgb_value>
        break;
 80056dc:	e77d      	b.n	80055da <main+0xba>
        chain_set_light_value(g_cmd_buf[1]);
 80056de:	4b0a      	ldr	r3, [pc, #40]	@ (8005708 <main+0x1e8>)
 80056e0:	7858      	ldrb	r0, [r3, #1]
 80056e2:	b2c0      	uxtb	r0, r0
 80056e4:	f7ff fbfc 	bl	8004ee0 <chain_set_light_value>
        break;
 80056e8:	e777      	b.n	80055da <main+0xba>
        chain_get_light_value();
 80056ea:	f7ff fc2b 	bl	8004f44 <chain_get_light_value>
        break;
 80056ee:	e774      	b.n	80055da <main+0xba>
        chain_get_bootloader_version_handle();
 80056f0:	f7fe fb64 	bl	8003dbc <chain_get_bootloader_version_handle>
        break;
 80056f4:	e771      	b.n	80055da <main+0xba>
        chain_get_device_type_handle();
 80056f6:	f7fe fb75 	bl	8003de4 <chain_get_device_type_handle>
        break;
 80056fa:	e76e      	b.n	80055da <main+0xba>
 80056fc:	40002000 	.word	0x40002000
 8005700:	40014800 	.word	0x40014800
 8005704:	40014400 	.word	0x40014400
 8005708:	200005e8 	.word	0x200005e8
 800570c:	200005e6 	.word	0x200005e6
 8005710:	40003000 	.word	0x40003000
 8005714:	0000aaaa 	.word	0x0000aaaa
 8005718:	080097fc 	.word	0x080097fc
 800571c:	200005e7 	.word	0x200005e7
 8005720:	200005e9 	.word	0x200005e9

08005724 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005724:	b500      	push	{lr}
 8005726:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005728:	4b0d      	ldr	r3, [pc, #52]	@ (8005760 <HAL_MspInit+0x3c>)
 800572a:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800572c:	2201      	movs	r2, #1
 800572e:	4311      	orrs	r1, r2
 8005730:	6419      	str	r1, [r3, #64]	@ 0x40
 8005732:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8005734:	400a      	ands	r2, r1
 8005736:	9200      	str	r2, [sp, #0]
 8005738:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800573a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800573c:	2180      	movs	r1, #128	@ 0x80
 800573e:	0549      	lsls	r1, r1, #21
 8005740:	430a      	orrs	r2, r1
 8005742:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005744:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005746:	400b      	ands	r3, r1
 8005748:	9301      	str	r3, [sp, #4]
 800574a:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 1, 0);
 800574c:	2200      	movs	r2, #0
 800574e:	2101      	movs	r1, #1
 8005750:	2003      	movs	r0, #3
 8005752:	f001 fcf5 	bl	8007140 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8005756:	2003      	movs	r0, #3
 8005758:	f001 fcf6 	bl	8007148 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800575c:	b003      	add	sp, #12
 800575e:	bd00      	pop	{pc}
 8005760:	40021000 	.word	0x40021000

08005764 <NMI_Handler>:
void NMI_Handler(void) {
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1) {
 8005764:	e7fe      	b.n	8005764 <NMI_Handler>

08005766 <HardFault_Handler>:
 */
void HardFault_Handler(void) {
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1) {
 8005766:	e7fe      	b.n	8005766 <HardFault_Handler>

08005768 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8005768:	4770      	bx	lr

0800576a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800576a:	4770      	bx	lr

0800576c <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 800576c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800576e:	f000 ff57 	bl	8006620 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005772:	bd10      	pop	{r4, pc}

08005774 <FLASH_IRQHandler>:
/******************************************************************************/

/**
 * @brief This function handles Flash global interrupt.
 */
void FLASH_IRQHandler(void) {
 8005774:	b510      	push	{r4, lr}
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8005776:	f001 fead 	bl	80074d4 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 800577a:	bd10      	pop	{r4, pc}

0800577c <DMA1_Channel1_IRQHandler>:
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800577c:	4770      	bx	lr
	...

08005780 <DMA1_Channel2_3_IRQHandler>:

/**
 * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
 */
void DMA1_Channel2_3_IRQHandler(void) {
 8005780:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005782:	46c6      	mov	lr, r8
 8005784:	b500      	push	{lr}
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(const DMA_TypeDef *DMAx)
{
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);
 8005786:	4b22      	ldr	r3, [pc, #136]	@ (8005810 <DMA1_Channel2_3_IRQHandler+0x90>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	069b      	lsls	r3, r3, #26
 800578c:	d536      	bpl.n	80057fc <DMA1_Channel2_3_IRQHandler+0x7c>
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx)
{
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF2);
 800578e:	4b20      	ldr	r3, [pc, #128]	@ (8005810 <DMA1_Channel2_3_IRQHandler+0x90>)
 8005790:	2220      	movs	r2, #32
 8005792:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8005794:	4a1f      	ldr	r2, [pc, #124]	@ (8005814 <DMA1_Channel2_3_IRQHandler+0x94>)
 8005796:	6813      	ldr	r3, [r2, #0]
 8005798:	2101      	movs	r1, #1
 800579a:	438b      	bics	r3, r1
 800579c:	6013      	str	r3, [r2, #0]
    LL_DMA_ClearFlag_TC2(DMA1); // Clear transfer complete flag for Channel 4
    LL_DMA_DisableChannel(
        DMA1, LL_DMA_CHANNEL_2); // Disable DMA Channel 4 to halt transmission

    // If there are packets in the output transmission buffer queue
    if (tx_out_buffer.packet_count > 0) {
 800579e:	4b1e      	ldr	r3, [pc, #120]	@ (8005818 <DMA1_Channel2_3_IRQHandler+0x98>)
 80057a0:	22c2      	movs	r2, #194	@ 0xc2
 80057a2:	0092      	lsls	r2, r2, #2
 80057a4:	5c9b      	ldrb	r3, [r3, r2]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d02b      	beq.n	8005802 <DMA1_Channel2_3_IRQHandler+0x82>
 80057aa:	b672      	cpsid	i
      __disable_irq();
      uint8_t index =
 80057ac:	4d1a      	ldr	r5, [pc, #104]	@ (8005818 <DMA1_Channel2_3_IRQHandler+0x98>)
 80057ae:	4f1b      	ldr	r7, [pc, #108]	@ (800581c <DMA1_Channel2_3_IRQHandler+0x9c>)
 80057b0:	5dee      	ldrb	r6, [r5, r7]
          tx_out_buffer.head; // Get the current head index of the queue
      uint16_t length =
 80057b2:	01f4      	lsls	r4, r6, #7
 80057b4:	19a3      	adds	r3, r4, r6
 80057b6:	005b      	lsls	r3, r3, #1
 80057b8:	18eb      	adds	r3, r5, r3
 80057ba:	3301      	adds	r3, #1
 80057bc:	33ff      	adds	r3, #255	@ 0xff
 80057be:	881b      	ldrh	r3, [r3, #0]
 80057c0:	4698      	mov	r8, r3
          tx_out_buffer.send_queue[index]
              .length; // Get the length of the data packet at the head

      // Update the head of the queue and decrement the packet count
      tx_out_buffer.head =
          (tx_out_buffer.head + 1) %
 80057c2:	1c70      	adds	r0, r6, #1
 80057c4:	3102      	adds	r1, #2
 80057c6:	f7fc fe0f 	bl	80023e8 <__aeabi_idivmod>
      tx_out_buffer.head =
 80057ca:	55e9      	strb	r1, [r5, r7]
          MAX_QUEUE_SIZE; // Move to the next packet in the circular buffer
      tx_out_buffer.packet_count--;
 80057cc:	22c2      	movs	r2, #194	@ 0xc2
 80057ce:	0092      	lsls	r2, r2, #2
 80057d0:	5cab      	ldrb	r3, [r5, r2]
 80057d2:	3b01      	subs	r3, #1
 80057d4:	54ab      	strb	r3, [r5, r2]

      // Set up the DMA memory address for the next transmission and the data
      // length
      LL_DMA_SetMemoryAddress(
          DMA1, LL_DMA_CHANNEL_2,
          (uint32_t)tx_out_buffer.send_queue[index]
 80057d6:	19a4      	adds	r4, r4, r6
 80057d8:	0064      	lsls	r4, r4, #1
 80057da:	1964      	adds	r4, r4, r5
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 80057dc:	4b0d      	ldr	r3, [pc, #52]	@ (8005814 <DMA1_Channel2_3_IRQHandler+0x94>)
 80057de:	60dc      	str	r4, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 80057e0:	685a      	ldr	r2, [r3, #4]
 80057e2:	0c12      	lsrs	r2, r2, #16
 80057e4:	0412      	lsls	r2, r2, #16
 80057e6:	4641      	mov	r1, r8
 80057e8:	430a      	orrs	r2, r1
 80057ea:	605a      	str	r2, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	2101      	movs	r1, #1
 80057f0:	430a      	orrs	r2, r1
 80057f2:	601a      	str	r2, [r3, #0]
                           length); // Set the data length for this DMA transfer
      LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_2); // Re-enable DMA Channel 4
                                                    // to start transferring the
                                                    // next packet

      g_uart_out_transmit_complete =
 80057f4:	4b0a      	ldr	r3, [pc, #40]	@ (8005820 <DMA1_Channel2_3_IRQHandler+0xa0>)
 80057f6:	2200      	movs	r2, #0
 80057f8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80057fa:	b662      	cpsie	i
  /* USER CODE END DMA1_Channel2_3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80057fc:	bc80      	pop	{r7}
 80057fe:	46b8      	mov	r8, r7
 8005800:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 8005802:	b672      	cpsid	i
      g_uart_out_transmit_complete = 1; // Mark transmission as complete if no
 8005804:	4b06      	ldr	r3, [pc, #24]	@ (8005820 <DMA1_Channel2_3_IRQHandler+0xa0>)
 8005806:	2201      	movs	r2, #1
 8005808:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800580a:	b662      	cpsie	i
}
 800580c:	e7f6      	b.n	80057fc <DMA1_Channel2_3_IRQHandler+0x7c>
 800580e:	46c0      	nop			@ (mov r8, r8)
 8005810:	40020000 	.word	0x40020000
 8005814:	4002001c 	.word	0x4002001c
 8005818:	20000ef0 	.word	0x20000ef0
 800581c:	00000306 	.word	0x00000306
 8005820:	200000c4 	.word	0x200000c4

08005824 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:

/**
 * @brief This function handles DMA1 channel 4, channel 5 and DMAMUX1
 * interrupts.
 */
void DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler(void) {
 8005824:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005826:	46c6      	mov	lr, r8
 8005828:	b500      	push	{lr}
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL);
 800582a:	4b29      	ldr	r3, [pc, #164]	@ (80058d0 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0xac>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	049b      	lsls	r3, r3, #18
 8005830:	d514      	bpl.n	800585c <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0x38>
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx)
{
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF4);
 8005832:	4b27      	ldr	r3, [pc, #156]	@ (80058d0 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0xac>)
 8005834:	2280      	movs	r2, #128	@ 0x80
 8005836:	0192      	lsls	r2, r2, #6
 8005838:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 800583a:	4a26      	ldr	r2, [pc, #152]	@ (80058d4 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0xb0>)
 800583c:	6813      	ldr	r3, [r2, #0]
 800583e:	2101      	movs	r1, #1
 8005840:	438b      	bics	r3, r1
 8005842:	6013      	str	r3, [r2, #0]
                                                   // prevent further data
                                                   // transfer until the next
                                                   // setup

    // If there are packets in the input transmission buffer queue
    if (tx_in_buffer.packet_count > 0) {
 8005844:	4b24      	ldr	r3, [pc, #144]	@ (80058d8 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0xb4>)
 8005846:	22c2      	movs	r2, #194	@ 0xc2
 8005848:	0092      	lsls	r2, r2, #2
 800584a:	5c9b      	ldrb	r3, [r3, r2]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d110      	bne.n	8005872 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0x4e>
  __ASM volatile ("cpsid i" : : : "memory");
 8005850:	b672      	cpsid	i
      g_uart_in_transmit_complete =
          0; // Mark the transmission as ongoing (not complete)
      __enable_irq();
    } else {
      __disable_irq();
      g_uart_in_transmit_complete = 1; // Mark transmission as complete if no
 8005852:	4b22      	ldr	r3, [pc, #136]	@ (80058dc <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0xb8>)
 8005854:	2201      	movs	r2, #1
 8005856:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005858:	b662      	cpsie	i
}
 800585a:	e007      	b.n	800586c <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0x48>
      // more packets are in the queue
      __enable_irq();
    }
  } else if (g_gpio_status[0].mode == CHAIN_ADC_WORK_STATUS ||
 800585c:	4b20      	ldr	r3, [pc, #128]	@ (80058e0 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0xbc>)
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	2b04      	cmp	r3, #4
 8005862:	d030      	beq.n	80058c6 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0xa2>
             g_gpio_status[1].mode == CHAIN_ADC_WORK_STATUS) {
 8005864:	4b1e      	ldr	r3, [pc, #120]	@ (80058e0 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0xbc>)
 8005866:	7a1b      	ldrb	r3, [r3, #8]
  } else if (g_gpio_status[0].mode == CHAIN_ADC_WORK_STATUS ||
 8005868:	2b04      	cmp	r3, #4
 800586a:	d02c      	beq.n	80058c6 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0xa2>
  /* USER CODE END DMA1_Ch4_5_DMAMUX1_OVR_IRQn 0 */

  /* USER CODE BEGIN DMA1_Ch4_5_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_5_DMAMUX1_OVR_IRQn 1 */
}
 800586c:	bc80      	pop	{r7}
 800586e:	46b8      	mov	r8, r7
 8005870:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 8005872:	b672      	cpsid	i
      uint8_t index =
 8005874:	4d18      	ldr	r5, [pc, #96]	@ (80058d8 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0xb4>)
 8005876:	4f1b      	ldr	r7, [pc, #108]	@ (80058e4 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0xc0>)
 8005878:	5dee      	ldrb	r6, [r5, r7]
      uint16_t length =
 800587a:	01f4      	lsls	r4, r6, #7
 800587c:	19a3      	adds	r3, r4, r6
 800587e:	005b      	lsls	r3, r3, #1
 8005880:	18eb      	adds	r3, r5, r3
 8005882:	3301      	adds	r3, #1
 8005884:	33ff      	adds	r3, #255	@ 0xff
 8005886:	881b      	ldrh	r3, [r3, #0]
 8005888:	4698      	mov	r8, r3
          (tx_in_buffer.head + 1) %
 800588a:	1c70      	adds	r0, r6, #1
 800588c:	2103      	movs	r1, #3
 800588e:	f7fc fdab 	bl	80023e8 <__aeabi_idivmod>
      tx_in_buffer.head =
 8005892:	55e9      	strb	r1, [r5, r7]
      tx_in_buffer.packet_count--;
 8005894:	22c2      	movs	r2, #194	@ 0xc2
 8005896:	0092      	lsls	r2, r2, #2
 8005898:	5cab      	ldrb	r3, [r5, r2]
 800589a:	3b01      	subs	r3, #1
 800589c:	54ab      	strb	r3, [r5, r2]
          (uint32_t)tx_in_buffer.send_queue[index]
 800589e:	19a4      	adds	r4, r4, r6
 80058a0:	0064      	lsls	r4, r4, #1
 80058a2:	1964      	adds	r4, r4, r5
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 80058a4:	4b0b      	ldr	r3, [pc, #44]	@ (80058d4 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0xb0>)
 80058a6:	60dc      	str	r4, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 80058a8:	685a      	ldr	r2, [r3, #4]
 80058aa:	0c12      	lsrs	r2, r2, #16
 80058ac:	0412      	lsls	r2, r2, #16
 80058ae:	4641      	mov	r1, r8
 80058b0:	430a      	orrs	r2, r1
 80058b2:	605a      	str	r2, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	2101      	movs	r1, #1
 80058b8:	430a      	orrs	r2, r1
 80058ba:	601a      	str	r2, [r3, #0]
      g_uart_in_transmit_complete =
 80058bc:	4b07      	ldr	r3, [pc, #28]	@ (80058dc <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0xb8>)
 80058be:	2200      	movs	r2, #0
 80058c0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80058c2:	b662      	cpsie	i
}
 80058c4:	e7d2      	b.n	800586c <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0x48>
    HAL_DMA_IRQHandler(&hdma_adc1);
 80058c6:	4808      	ldr	r0, [pc, #32]	@ (80058e8 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0xc4>)
 80058c8:	f001 fd8e 	bl	80073e8 <HAL_DMA_IRQHandler>
}
 80058cc:	e7ce      	b.n	800586c <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0x48>
 80058ce:	46c0      	nop			@ (mov r8, r8)
 80058d0:	40020000 	.word	0x40020000
 80058d4:	40020044 	.word	0x40020044
 80058d8:	200011fc 	.word	0x200011fc
 80058dc:	200000c5 	.word	0x200000c5
 80058e0:	20000294 	.word	0x20000294
 80058e4:	00000306 	.word	0x00000306
 80058e8:	200004d0 	.word	0x200004d0

080058ec <TIM14_IRQHandler>:

/**
 * @brief This function handles TIM14 global interrupt.
 */
void TIM14_IRQHandler(void) {
 80058ec:	b510      	push	{r4, lr}
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80058ee:	4b0e      	ldr	r3, [pc, #56]	@ (8005928 <TIM14_IRQHandler+0x3c>)
 80058f0:	691b      	ldr	r3, [r3, #16]
 80058f2:	07db      	lsls	r3, r3, #31
 80058f4:	d516      	bpl.n	8005924 <TIM14_IRQHandler+0x38>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80058f6:	4b0c      	ldr	r3, [pc, #48]	@ (8005928 <TIM14_IRQHandler+0x3c>)
 80058f8:	2202      	movs	r2, #2
 80058fa:	4252      	negs	r2, r2
 80058fc:	611a      	str	r2, [r3, #16]
  // Check if the update interrupt flag is set for TIM14
  if (LL_TIM_IsActiveFlag_UPDATE(TIM14) == SET) {
    LL_TIM_ClearFlag_UPDATE(TIM14); // Clear the update interrupt flag for TIM14

    // Decrement the count for the "enum please" packets to send
    g_enum_please_nums--;
 80058fe:	4c0b      	ldr	r4, [pc, #44]	@ (800592c <TIM14_IRQHandler+0x40>)
 8005900:	7823      	ldrb	r3, [r4, #0]
 8005902:	3b01      	subs	r3, #1
 8005904:	7023      	strb	r3, [r4, #0]

    // Trigger a DMA transmission for the "enum please" data packet
    usart2_transmit_dma(s_enum_please_data_packet_buf,
 8005906:	480a      	ldr	r0, [pc, #40]	@ (8005930 <TIM14_IRQHandler+0x44>)
 8005908:	2109      	movs	r1, #9
 800590a:	f000 fd4f 	bl	80063ac <usart2_transmit_dma>
                        sizeof(s_enum_please_data_packet_buf));

    // Check if the number of packets to send has reached zero
    if (g_enum_please_nums == 0) {
 800590e:	7823      	ldrb	r3, [r4, #0]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d107      	bne.n	8005924 <TIM14_IRQHandler+0x38>
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableIT_UPDATE(TIM_TypeDef *TIMx)
{
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8005914:	4b04      	ldr	r3, [pc, #16]	@ (8005928 <TIM14_IRQHandler+0x3c>)
 8005916:	68da      	ldr	r2, [r3, #12]
 8005918:	2101      	movs	r1, #1
 800591a:	438a      	bics	r2, r1
 800591c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	438a      	bics	r2, r1
 8005922:	601a      	str	r2, [r3, #0]
  }
  /* USER CODE END TIM14_IRQn 0 */
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8005924:	bd10      	pop	{r4, pc}
 8005926:	46c0      	nop			@ (mov r8, r8)
 8005928:	40002000 	.word	0x40002000
 800592c:	200000dd 	.word	0x200000dd
 8005930:	200000d4 	.word	0x200000d4

08005934 <TIM16_IRQHandler>:
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8005934:	4b0c      	ldr	r3, [pc, #48]	@ (8005968 <TIM16_IRQHandler+0x34>)
 8005936:	691b      	ldr	r3, [r3, #16]
 8005938:	07db      	lsls	r3, r3, #31
 800593a:	d514      	bpl.n	8005966 <TIM16_IRQHandler+0x32>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800593c:	4b0a      	ldr	r3, [pc, #40]	@ (8005968 <TIM16_IRQHandler+0x34>)
 800593e:	2202      	movs	r2, #2
 8005940:	4252      	negs	r2, r2
 8005942:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN TIM16_IRQn 0 */
  if (LL_TIM_IsActiveFlag_UPDATE(TIM16) == SET) {
    LL_TIM_ClearFlag_UPDATE(TIM16); // Clear the update interrupt flag for TIM16

    // Check if the device is currently not the tail in the chain
    if (g_tail_status == CHAIN_NON_TAIL_DEVICE) {
 8005944:	4b09      	ldr	r3, [pc, #36]	@ (800596c <TIM16_IRQHandler+0x38>)
 8005946:	781b      	ldrb	r3, [r3, #0]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d10c      	bne.n	8005966 <TIM16_IRQHandler+0x32>
      // Update the tail status to indicate that this device is now the tail
      g_tail_status = CHAIN_TAIL_DEVICE;
 800594c:	4b07      	ldr	r3, [pc, #28]	@ (800596c <TIM16_IRQHandler+0x38>)
 800594e:	2101      	movs	r1, #1
 8005950:	7019      	strb	r1, [r3, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8005952:	4b07      	ldr	r3, [pc, #28]	@ (8005970 <TIM16_IRQHandler+0x3c>)
 8005954:	68da      	ldr	r2, [r3, #12]
 8005956:	430a      	orrs	r2, r1
 8005958:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800595a:	681a      	ldr	r2, [r3, #0]
 800595c:	430a      	orrs	r2, r1
 800595e:	601a      	str	r2, [r3, #0]
      // Enable TIM14 to start sending "enum please" packets
      LL_TIM_EnableIT_UPDATE(TIM14); // Enable update interrupt for TIM14
      LL_TIM_EnableCounter(TIM14);   // Start the TIM14 counter

      // Set the number of "enum please" packets to send
      g_enum_please_nums = ENUM_PLEASE_NUM;
 8005960:	4b04      	ldr	r3, [pc, #16]	@ (8005974 <TIM16_IRQHandler+0x40>)
 8005962:	2203      	movs	r2, #3
 8005964:	701a      	strb	r2, [r3, #0]
  }
  /* USER CODE END TIM16_IRQn 0 */
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8005966:	4770      	bx	lr
 8005968:	40014400 	.word	0x40014400
 800596c:	200000c3 	.word	0x200000c3
 8005970:	40002000 	.word	0x40002000
 8005974:	200000dd 	.word	0x200000dd

08005978 <TIM17_IRQHandler>:

/**
 * @brief This function handles TIM17 global interrupt.
 */
void TIM17_IRQHandler(void) {
 8005978:	b510      	push	{r4, lr}
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800597a:	4b06      	ldr	r3, [pc, #24]	@ (8005994 <TIM17_IRQHandler+0x1c>)
 800597c:	691b      	ldr	r3, [r3, #16]
 800597e:	07db      	lsls	r3, r3, #31
 8005980:	d507      	bpl.n	8005992 <TIM17_IRQHandler+0x1a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8005982:	4b04      	ldr	r3, [pc, #16]	@ (8005994 <TIM17_IRQHandler+0x1c>)
 8005984:	2202      	movs	r2, #2
 8005986:	4252      	negs	r2, r2
 8005988:	611a      	str	r2, [r3, #16]
  // Check if the update interrupt flag is set for TIM17
  if (LL_TIM_IsActiveFlag_UPDATE(TIM17) == SET) {
    LL_TIM_ClearFlag_UPDATE(TIM17); // Clear the update interrupt flag for TIM17

    // Transmit the heartbeat data packet using USART2 with DMA
    usart1_transmit_dma(g_heartbeat_data_pack_buf,
 800598a:	4803      	ldr	r0, [pc, #12]	@ (8005998 <TIM17_IRQHandler+0x20>)
 800598c:	2109      	movs	r1, #9
 800598e:	f000 fcc5 	bl	800631c <usart1_transmit_dma>

  /* USER CODE END TIM17_IRQn 0 */
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8005992:	bd10      	pop	{r4, pc}
 8005994:	40014800 	.word	0x40014800
 8005998:	200000c8 	.word	0x200000c8

0800599c <USART1_IRQHandler>:

/**
 * @brief This function handles USART1 global interrupt / USART1 wake-up
 * interrupt through EXTI line 25.
 */
void USART1_IRQHandler(void) {
 800599c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800599e:	46ce      	mov	lr, r9
 80059a0:	4647      	mov	r7, r8
 80059a2:	b580      	push	{r7, lr}
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 80059a4:	4b48      	ldr	r3, [pc, #288]	@ (8005ac8 <USART1_IRQHandler+0x12c>)
 80059a6:	69db      	ldr	r3, [r3, #28]
 80059a8:	06db      	lsls	r3, r3, #27
 80059aa:	d543      	bpl.n	8005a34 <USART1_IRQHandler+0x98>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_IDLE(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 80059ac:	4b46      	ldr	r3, [pc, #280]	@ (8005ac8 <USART1_IRQHandler+0x12c>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	06db      	lsls	r3, r3, #27
 80059b2:	d53f      	bpl.n	8005a34 <USART1_IRQHandler+0x98>
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 80059b4:	4b44      	ldr	r3, [pc, #272]	@ (8005ac8 <USART1_IRQHandler+0x12c>)
 80059b6:	2210      	movs	r2, #16
 80059b8:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 80059ba:	4b44      	ldr	r3, [pc, #272]	@ (8005acc <USART1_IRQHandler+0x130>)
 80059bc:	681a      	ldr	r2, [r3, #0]
 80059be:	2101      	movs	r1, #1
 80059c0:	438a      	bics	r2, r1
 80059c2:	601a      	str	r2, [r3, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 80059c4:	685b      	ldr	r3, [r3, #4]

    // Temporarily disable DMA channel for USART2 RX
    LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_1);

    // Calculate length of received data
    uint16_t s_len = BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_1);
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	2580      	movs	r5, #128	@ 0x80
 80059ca:	006d      	lsls	r5, r5, #1
 80059cc:	1aed      	subs	r5, r5, r3
 80059ce:	b2ad      	uxth	r5, r5

    // Prevent buffer overflow by checking if buffer is full
    if (s_len == 0) {
 80059d0:	2d00      	cmp	r5, #0
 80059d2:	d02b      	beq.n	8005a2c <USART1_IRQHandler+0x90>
      LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_1);
      return;
    }

    // Save current buffer index for processing and update to next index for DMA
    uint8_t current_index = g_uart_out_rx_index;
 80059d4:	4a3e      	ldr	r2, [pc, #248]	@ (8005ad0 <USART1_IRQHandler+0x134>)
 80059d6:	7816      	ldrb	r6, [r2, #0]
 80059d8:	b2f6      	uxtb	r6, r6
    g_uart_out_rx_index = (g_uart_out_rx_index + 1) % UART_BUFFER_SIZE;
 80059da:	7813      	ldrb	r3, [r2, #0]
 80059dc:	3301      	adds	r3, #1
 80059de:	2101      	movs	r1, #1
 80059e0:	400b      	ands	r3, r1
 80059e2:	7013      	strb	r3, [r2, #0]

    // Set new DMA receive buffer address and size
    LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_1,
                            (uint32_t)g_uart_out_rx_buf[g_uart_out_rx_index]);
 80059e4:	7812      	ldrb	r2, [r2, #0]
 80059e6:	0252      	lsls	r2, r2, #9
 80059e8:	483a      	ldr	r0, [pc, #232]	@ (8005ad4 <USART1_IRQHandler+0x138>)
 80059ea:	1812      	adds	r2, r2, r0
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 80059ec:	4b37      	ldr	r3, [pc, #220]	@ (8005acc <USART1_IRQHandler+0x130>)
 80059ee:	60da      	str	r2, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 80059f0:	685a      	ldr	r2, [r3, #4]
 80059f2:	0c12      	lsrs	r2, r2, #16
 80059f4:	0412      	lsls	r2, r2, #16
 80059f6:	2480      	movs	r4, #128	@ 0x80
 80059f8:	0064      	lsls	r4, r4, #1
 80059fa:	4322      	orrs	r2, r4
 80059fc:	605a      	str	r2, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	430a      	orrs	r2, r1
 8005a02:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a04:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a08:	f381 8810 	msr	PRIMASK, r1
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8005a0c:	4a2e      	ldr	r2, [pc, #184]	@ (8005ac8 <USART1_IRQHandler+0x12c>)
 8005a0e:	6893      	ldr	r3, [r2, #8]
 8005a10:	313f      	adds	r1, #63	@ 0x3f
 8005a12:	430b      	orrs	r3, r1
 8005a14:	6093      	str	r3, [r2, #8]
 8005a16:	f384 8810 	msr	PRIMASK, r4
  WRITE_REG(TIMx->CNT, Counter);
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	4a2e      	ldr	r2, [pc, #184]	@ (8005ad8 <USART1_IRQHandler+0x13c>)
 8005a1e:	6253      	str	r3, [r2, #36]	@ 0x24

    // Process received data if length is greater than 0
    if (s_len > 0) {
      // Reset counter and update tail status
      LL_TIM_SetCounter(TIM16, 0);
      g_tail_status = CHAIN_NON_TAIL_DEVICE;
 8005a20:	4a2e      	ldr	r2, [pc, #184]	@ (8005adc <USART1_IRQHandler+0x140>)
 8005a22:	7013      	strb	r3, [r2, #0]
      uint8_t *incoming_buffer = (uint8_t *)g_uart_out_rx_buf[current_index];
 8005a24:	0276      	lsls	r6, r6, #9
 8005a26:	1836      	adds	r6, r6, r0
      uint16_t i = 0;
 8005a28:	2400      	movs	r4, #0

      // Parse incoming buffer data
      while (i < s_len) {
 8005a2a:	e018      	b.n	8005a5e <USART1_IRQHandler+0xc2>
 8005a2c:	4a27      	ldr	r2, [pc, #156]	@ (8005acc <USART1_IRQHandler+0x130>)
 8005a2e:	6813      	ldr	r3, [r2, #0]
 8005a30:	430b      	orrs	r3, r1
 8005a32:	6013      	str	r3, [r2, #0]
  }
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005a34:	bcc0      	pop	{r6, r7}
 8005a36:	46b9      	mov	r9, r7
 8005a38:	46b0      	mov	r8, r6
 8005a3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            i++;
 8005a3c:	3401      	adds	r4, #1
 8005a3e:	b2a4      	uxth	r4, r4
            continue;
 8005a40:	e00d      	b.n	8005a5e <USART1_IRQHandler+0xc2>
              chain_enum_return_handle(&incoming_buffer[i], total_length);
 8005a42:	0039      	movs	r1, r7
 8005a44:	4648      	mov	r0, r9
 8005a46:	f7fe f921 	bl	8003c8c <chain_enum_return_handle>
            i += total_length; // Move to the next packet in the buffer
 8005a4a:	19e4      	adds	r4, r4, r7
 8005a4c:	b2a4      	uxth	r4, r4
            continue;
 8005a4e:	e006      	b.n	8005a5e <USART1_IRQHandler+0xc2>
              chain_enum_please_handle(&incoming_buffer[i], total_length);
 8005a50:	0039      	movs	r1, r7
 8005a52:	4648      	mov	r0, r9
 8005a54:	f7fe f91e 	bl	8003c94 <chain_enum_please_handle>
              break;
 8005a58:	e7f7      	b.n	8005a4a <USART1_IRQHandler+0xae>
        i++;
 8005a5a:	3401      	adds	r4, #1
 8005a5c:	b2a4      	uxth	r4, r4
      while (i < s_len) {
 8005a5e:	42ac      	cmp	r4, r5
 8005a60:	d2e8      	bcs.n	8005a34 <USART1_IRQHandler+0x98>
        if (i + 4 < s_len && incoming_buffer[i] == 0xAA &&
 8005a62:	1d23      	adds	r3, r4, #4
 8005a64:	42ab      	cmp	r3, r5
 8005a66:	daf8      	bge.n	8005a5a <USART1_IRQHandler+0xbe>
 8005a68:	0023      	movs	r3, r4
 8005a6a:	1930      	adds	r0, r6, r4
 8005a6c:	4681      	mov	r9, r0
 8005a6e:	5d37      	ldrb	r7, [r6, r4]
 8005a70:	2faa      	cmp	r7, #170	@ 0xaa
 8005a72:	d1f2      	bne.n	8005a5a <USART1_IRQHandler+0xbe>
            incoming_buffer[i + 1] == 0x55) {
 8005a74:	7847      	ldrb	r7, [r0, #1]
        if (i + 4 < s_len && incoming_buffer[i] == 0xAA &&
 8005a76:	2f55      	cmp	r7, #85	@ 0x55
 8005a78:	d1ef      	bne.n	8005a5a <USART1_IRQHandler+0xbe>
          uint8_t len_low = incoming_buffer[i + 2];
 8005a7a:	1ca7      	adds	r7, r4, #2
 8005a7c:	5df0      	ldrb	r0, [r6, r7]
          uint8_t len_high = incoming_buffer[i + 3];
 8005a7e:	1ce7      	adds	r7, r4, #3
 8005a80:	5df7      	ldrb	r7, [r6, r7]
          uint16_t packet_length = len_low | (len_high << 8);
 8005a82:	023f      	lsls	r7, r7, #8
 8005a84:	4338      	orrs	r0, r7
          if (packet_length > BUFFER_SIZE) {
 8005a86:	2780      	movs	r7, #128	@ 0x80
 8005a88:	007f      	lsls	r7, r7, #1
 8005a8a:	42b8      	cmp	r0, r7
 8005a8c:	d8d6      	bhi.n	8005a3c <USART1_IRQHandler+0xa0>
          uint16_t total_length = 2 + 2 + packet_length + 2;
 8005a8e:	0007      	movs	r7, r0
 8005a90:	3706      	adds	r7, #6
 8005a92:	b2bf      	uxth	r7, r7
          if (i + total_length <= s_len &&
 8005a94:	193a      	adds	r2, r7, r4
 8005a96:	4295      	cmp	r5, r2
 8005a98:	dbdf      	blt.n	8005a5a <USART1_IRQHandler+0xbe>
              incoming_buffer[i + total_length - 2] == 0x55 &&
 8005a9a:	18b1      	adds	r1, r6, r2
 8005a9c:	3902      	subs	r1, #2
 8005a9e:	7809      	ldrb	r1, [r1, #0]
          if (i + total_length <= s_len &&
 8005aa0:	2955      	cmp	r1, #85	@ 0x55
 8005aa2:	d1da      	bne.n	8005a5a <USART1_IRQHandler+0xbe>
              incoming_buffer[i + total_length - 1] == 0xAA) {
 8005aa4:	18b2      	adds	r2, r6, r2
 8005aa6:	3a01      	subs	r2, #1
 8005aa8:	7812      	ldrb	r2, [r2, #0]
              incoming_buffer[i + total_length - 2] == 0x55 &&
 8005aaa:	2aaa      	cmp	r2, #170	@ 0xaa
 8005aac:	d1d5      	bne.n	8005a5a <USART1_IRQHandler+0xbe>
            uint8_t packet_type = incoming_buffer[i + 5];
 8005aae:	3305      	adds	r3, #5
 8005ab0:	5cf3      	ldrb	r3, [r6, r3]
            switch (packet_type) {
 8005ab2:	2bfd      	cmp	r3, #253	@ 0xfd
 8005ab4:	d0c9      	beq.n	8005a4a <USART1_IRQHandler+0xae>
 8005ab6:	2bfe      	cmp	r3, #254	@ 0xfe
 8005ab8:	d0c3      	beq.n	8005a42 <USART1_IRQHandler+0xa6>
 8005aba:	2bfc      	cmp	r3, #252	@ 0xfc
 8005abc:	d0c8      	beq.n	8005a50 <USART1_IRQHandler+0xb4>
              chain_in_relay_handle(&incoming_buffer[i], total_length);
 8005abe:	0039      	movs	r1, r7
 8005ac0:	4648      	mov	r0, r9
 8005ac2:	f7fe f926 	bl	8003d12 <chain_in_relay_handle>
              break;
 8005ac6:	e7c0      	b.n	8005a4a <USART1_IRQHandler+0xae>
 8005ac8:	40013800 	.word	0x40013800
 8005acc:	40020008 	.word	0x40020008
 8005ad0:	200006e8 	.word	0x200006e8
 8005ad4:	200006ec 	.word	0x200006ec
 8005ad8:	40014400 	.word	0x40014400
 8005adc:	200000c3 	.word	0x200000c3

08005ae0 <USART2_IRQHandler>:

/**
 * @brief This function handles USART2 global interrupt / USART2 wake-up
 * interrupt through EXTI line 26.
 */
void USART2_IRQHandler(void) {
 8005ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ae2:	46ce      	mov	lr, r9
 8005ae4:	4647      	mov	r7, r8
 8005ae6:	b580      	push	{r7, lr}
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8005ae8:	4b4d      	ldr	r3, [pc, #308]	@ (8005c20 <USART2_IRQHandler+0x140>)
 8005aea:	69db      	ldr	r3, [r3, #28]
 8005aec:	06db      	lsls	r3, r3, #27
 8005aee:	d53e      	bpl.n	8005b6e <USART2_IRQHandler+0x8e>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8005af0:	4b4b      	ldr	r3, [pc, #300]	@ (8005c20 <USART2_IRQHandler+0x140>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	06db      	lsls	r3, r3, #27
 8005af6:	d53a      	bpl.n	8005b6e <USART2_IRQHandler+0x8e>
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8005af8:	4b49      	ldr	r3, [pc, #292]	@ (8005c20 <USART2_IRQHandler+0x140>)
 8005afa:	2210      	movs	r2, #16
 8005afc:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8005afe:	4b49      	ldr	r3, [pc, #292]	@ (8005c24 <USART2_IRQHandler+0x144>)
 8005b00:	681a      	ldr	r2, [r3, #0]
 8005b02:	2101      	movs	r1, #1
 8005b04:	438a      	bics	r2, r1
 8005b06:	601a      	str	r2, [r3, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8005b08:	685b      	ldr	r3, [r3, #4]
    LL_USART_ClearFlag_IDLE(USART2); // Clear the idle flag
    LL_DMA_DisableChannel(
        DMA1, LL_DMA_CHANNEL_3); // Temporarily disable DMA channel for RX

    // Calculate received data length
    uint16_t s_len = BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_3);
 8005b0a:	b29b      	uxth	r3, r3
 8005b0c:	2580      	movs	r5, #128	@ 0x80
 8005b0e:	006d      	lsls	r5, r5, #1
 8005b10:	1aed      	subs	r5, r5, r3
 8005b12:	b2ad      	uxth	r5, r5

    // Prevent buffer overflow by checking if buffer is full
    if (s_len == 0) {
 8005b14:	2d00      	cmp	r5, #0
 8005b16:	d026      	beq.n	8005b66 <USART2_IRQHandler+0x86>
      LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_3); // Re-enable DMA reception
      return;
    }

    // Save current buffer index for processing and update to next index for DMA
    uint8_t current_index = g_uart_in_rx_index;
 8005b18:	4a43      	ldr	r2, [pc, #268]	@ (8005c28 <USART2_IRQHandler+0x148>)
 8005b1a:	7816      	ldrb	r6, [r2, #0]
 8005b1c:	b2f6      	uxtb	r6, r6
    g_uart_in_rx_index = (g_uart_in_rx_index + 1) % UART_BUFFER_SIZE;
 8005b1e:	7813      	ldrb	r3, [r2, #0]
 8005b20:	3301      	adds	r3, #1
 8005b22:	2101      	movs	r1, #1
 8005b24:	400b      	ands	r3, r1
 8005b26:	7013      	strb	r3, [r2, #0]

    // Set new buffer address and size for next DMA transfer
    LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_3,
                            (uint32_t)g_uart_in_rx_buf[g_uart_in_rx_index]);
 8005b28:	7812      	ldrb	r2, [r2, #0]
 8005b2a:	0252      	lsls	r2, r2, #9
 8005b2c:	483f      	ldr	r0, [pc, #252]	@ (8005c2c <USART2_IRQHandler+0x14c>)
 8005b2e:	1812      	adds	r2, r2, r0
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8005b30:	4b3c      	ldr	r3, [pc, #240]	@ (8005c24 <USART2_IRQHandler+0x144>)
 8005b32:	60da      	str	r2, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8005b34:	685a      	ldr	r2, [r3, #4]
 8005b36:	0c12      	lsrs	r2, r2, #16
 8005b38:	0412      	lsls	r2, r2, #16
 8005b3a:	2480      	movs	r4, #128	@ 0x80
 8005b3c:	0064      	lsls	r4, r4, #1
 8005b3e:	4322      	orrs	r2, r4
 8005b40:	605a      	str	r2, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	430a      	orrs	r2, r1
 8005b46:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b48:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b4c:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8005b50:	4a33      	ldr	r2, [pc, #204]	@ (8005c20 <USART2_IRQHandler+0x140>)
 8005b52:	6893      	ldr	r3, [r2, #8]
 8005b54:	313f      	adds	r1, #63	@ 0x3f
 8005b56:	430b      	orrs	r3, r1
 8005b58:	6093      	str	r3, [r2, #8]
 8005b5a:	f384 8810 	msr	PRIMASK, r4
    LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_3); // Re-enable DMA
    LL_USART_EnableDMAReq_RX(USART2); // Re-enable DMA request for USART1 RX

    // Process received data if length is greater than 0
    if (s_len > 0) {
      uint8_t *incoming_buffer = (uint8_t *)g_uart_in_rx_buf[current_index];
 8005b5e:	0276      	lsls	r6, r6, #9
 8005b60:	1836      	adds	r6, r6, r0
      uint16_t i = 0;
 8005b62:	2400      	movs	r4, #0

      // Parse incoming buffer data
      while (i < s_len) {
 8005b64:	e023      	b.n	8005bae <USART2_IRQHandler+0xce>
 8005b66:	4a2f      	ldr	r2, [pc, #188]	@ (8005c24 <USART2_IRQHandler+0x144>)
 8005b68:	6813      	ldr	r3, [r2, #0]
 8005b6a:	430b      	orrs	r3, r1
 8005b6c:	6013      	str	r3, [r2, #0]

  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005b6e:	bcc0      	pop	{r6, r7}
 8005b70:	46b9      	mov	r9, r7
 8005b72:	46b0      	mov	r8, r6
 8005b74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            i++;
 8005b76:	3401      	adds	r4, #1
 8005b78:	b2a4      	uxth	r4, r4
            continue;
 8005b7a:	e018      	b.n	8005bae <USART2_IRQHandler+0xce>
              chain_heartbeat_in_receive_handle();
 8005b7c:	f7fe f88e 	bl	8003c9c <chain_heartbeat_in_receive_handle>
              break;
 8005b80:	e04b      	b.n	8005c1a <USART2_IRQHandler+0x13a>
              if (incoming_buffer[i + 4] != 1) {
 8005b82:	1933      	adds	r3, r6, r4
 8005b84:	791b      	ldrb	r3, [r3, #4]
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d004      	beq.n	8005b94 <USART2_IRQHandler+0xb4>
                chain_out_relay_handle(&incoming_buffer[i], total_length);
 8005b8a:	0001      	movs	r1, r0
 8005b8c:	4648      	mov	r0, r9
 8005b8e:	f7fe f8b5 	bl	8003cfc <chain_out_relay_handle>
 8005b92:	e042      	b.n	8005c1a <USART2_IRQHandler+0x13a>
              } else if (pack_check(&incoming_buffer[i], total_length) ==
 8005b94:	0001      	movs	r1, r0
 8005b96:	4648      	mov	r0, r9
 8005b98:	f7fe f839 	bl	8003c0e <pack_check>
 8005b9c:	2801      	cmp	r0, #1
 8005b9e:	d13c      	bne.n	8005c1a <USART2_IRQHandler+0x13a>
                chain_deal_data_packet_handle(&incoming_buffer[i],
 8005ba0:	4641      	mov	r1, r8
 8005ba2:	4648      	mov	r0, r9
 8005ba4:	f7fe f882 	bl	8003cac <chain_deal_data_packet_handle>
 8005ba8:	e037      	b.n	8005c1a <USART2_IRQHandler+0x13a>
        i++;
 8005baa:	3401      	adds	r4, #1
 8005bac:	b2a4      	uxth	r4, r4
      while (i < s_len) {
 8005bae:	42ac      	cmp	r4, r5
 8005bb0:	d2dd      	bcs.n	8005b6e <USART2_IRQHandler+0x8e>
        if (i + 4 <= s_len && incoming_buffer[i] == 0xAA &&
 8005bb2:	0022      	movs	r2, r4
 8005bb4:	1ce3      	adds	r3, r4, #3
 8005bb6:	42ab      	cmp	r3, r5
 8005bb8:	daf7      	bge.n	8005baa <USART2_IRQHandler+0xca>
 8005bba:	1930      	adds	r0, r6, r4
 8005bbc:	4681      	mov	r9, r0
 8005bbe:	5d30      	ldrb	r0, [r6, r4]
 8005bc0:	28aa      	cmp	r0, #170	@ 0xaa
 8005bc2:	d1f2      	bne.n	8005baa <USART2_IRQHandler+0xca>
            incoming_buffer[i + 1] == 0x55) {
 8005bc4:	4648      	mov	r0, r9
 8005bc6:	7840      	ldrb	r0, [r0, #1]
        if (i + 4 <= s_len && incoming_buffer[i] == 0xAA &&
 8005bc8:	2855      	cmp	r0, #85	@ 0x55
 8005bca:	d1ee      	bne.n	8005baa <USART2_IRQHandler+0xca>
          uint8_t len_low = incoming_buffer[i + 2];
 8005bcc:	1ca0      	adds	r0, r4, #2
 8005bce:	5c30      	ldrb	r0, [r6, r0]
 8005bd0:	4680      	mov	r8, r0
          uint8_t len_high = incoming_buffer[i + 3];
 8005bd2:	1ce0      	adds	r0, r4, #3
 8005bd4:	5c30      	ldrb	r0, [r6, r0]
          uint16_t packet_length = len_low | (len_high << 8);
 8005bd6:	0200      	lsls	r0, r0, #8
 8005bd8:	4647      	mov	r7, r8
 8005bda:	4307      	orrs	r7, r0
          if (packet_length > BUFFER_SIZE) {
 8005bdc:	2080      	movs	r0, #128	@ 0x80
 8005bde:	0040      	lsls	r0, r0, #1
 8005be0:	4287      	cmp	r7, r0
 8005be2:	d8c8      	bhi.n	8005b76 <USART2_IRQHandler+0x96>
          uint16_t total_length = 2 + 2 + packet_length + 2;
 8005be4:	0038      	movs	r0, r7
 8005be6:	3006      	adds	r0, #6
 8005be8:	b280      	uxth	r0, r0
 8005bea:	4680      	mov	r8, r0
          if (i + total_length <= s_len &&
 8005bec:	4442      	add	r2, r8
 8005bee:	4295      	cmp	r5, r2
 8005bf0:	dbdb      	blt.n	8005baa <USART2_IRQHandler+0xca>
              incoming_buffer[i + total_length - 2] == 0x55 &&
 8005bf2:	18b1      	adds	r1, r6, r2
 8005bf4:	3902      	subs	r1, #2
 8005bf6:	7809      	ldrb	r1, [r1, #0]
          if (i + total_length <= s_len &&
 8005bf8:	2955      	cmp	r1, #85	@ 0x55
 8005bfa:	d1d6      	bne.n	8005baa <USART2_IRQHandler+0xca>
              incoming_buffer[i + total_length - 1] == 0xAA) {
 8005bfc:	18b2      	adds	r2, r6, r2
 8005bfe:	3a01      	subs	r2, #1
 8005c00:	7812      	ldrb	r2, [r2, #0]
              incoming_buffer[i + total_length - 2] == 0x55 &&
 8005c02:	2aaa      	cmp	r2, #170	@ 0xaa
 8005c04:	d1d1      	bne.n	8005baa <USART2_IRQHandler+0xca>
            uint8_t packet_type = incoming_buffer[i + 5];
 8005c06:	1d62      	adds	r2, r4, #5
 8005c08:	5cb2      	ldrb	r2, [r6, r2]
            switch (packet_type) {
 8005c0a:	2afd      	cmp	r2, #253	@ 0xfd
 8005c0c:	d0b6      	beq.n	8005b7c <USART2_IRQHandler+0x9c>
 8005c0e:	2afe      	cmp	r2, #254	@ 0xfe
 8005c10:	d1b7      	bne.n	8005b82 <USART2_IRQHandler+0xa2>
              chain_enum_handle(&incoming_buffer[i], total_length);
 8005c12:	0001      	movs	r1, r0
 8005c14:	4648      	mov	r0, r9
 8005c16:	f7fe f825 	bl	8003c64 <chain_enum_handle>
            i += total_length; // Move to the next packet in the buffer
 8005c1a:	4444      	add	r4, r8
 8005c1c:	b2a4      	uxth	r4, r4
            continue;
 8005c1e:	e7c6      	b.n	8005bae <USART2_IRQHandler+0xce>
 8005c20:	40004400 	.word	0x40004400
 8005c24:	40020030 	.word	0x40020030
 8005c28:	200006e9 	.word	0x200006e9
 8005c2c:	20000aec 	.word	0x20000aec

08005c30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005c30:	b510      	push	{r4, lr}
 8005c32:	0003      	movs	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005c34:	4a0c      	ldr	r2, [pc, #48]	@ (8005c68 <_sbrk+0x38>)
 8005c36:	490d      	ldr	r1, [pc, #52]	@ (8005c6c <_sbrk+0x3c>)
 8005c38:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005c3a:	490d      	ldr	r1, [pc, #52]	@ (8005c70 <_sbrk+0x40>)
 8005c3c:	6809      	ldr	r1, [r1, #0]
 8005c3e:	2900      	cmp	r1, #0
 8005c40:	d007      	beq.n	8005c52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005c42:	490b      	ldr	r1, [pc, #44]	@ (8005c70 <_sbrk+0x40>)
 8005c44:	6808      	ldr	r0, [r1, #0]
 8005c46:	18c3      	adds	r3, r0, r3
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d806      	bhi.n	8005c5a <_sbrk+0x2a>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8005c4c:	4a08      	ldr	r2, [pc, #32]	@ (8005c70 <_sbrk+0x40>)
 8005c4e:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8005c50:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8005c52:	4907      	ldr	r1, [pc, #28]	@ (8005c70 <_sbrk+0x40>)
 8005c54:	4807      	ldr	r0, [pc, #28]	@ (8005c74 <_sbrk+0x44>)
 8005c56:	6008      	str	r0, [r1, #0]
 8005c58:	e7f3      	b.n	8005c42 <_sbrk+0x12>
    errno = ENOMEM;
 8005c5a:	f003 fd63 	bl	8009724 <__errno>
 8005c5e:	230c      	movs	r3, #12
 8005c60:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8005c62:	2001      	movs	r0, #1
 8005c64:	4240      	negs	r0, r0
 8005c66:	e7f3      	b.n	8005c50 <_sbrk+0x20>
 8005c68:	20002000 	.word	0x20002000
 8005c6c:	00000400 	.word	0x00000400
 8005c70:	20000eec 	.word	0x20000eec
 8005c74:	20001670 	.word	0x20001670

08005c78 <SystemInit>:
{
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005c78:	4770      	bx	lr
	...

08005c7c <MX_TIM14_Init>:

/* USER CODE END 0 */

/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8005c7c:	b530      	push	{r4, r5, lr}
 8005c7e:	b087      	sub	sp, #28

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8005c80:	ac01      	add	r4, sp, #4
 8005c82:	2214      	movs	r2, #20
 8005c84:	2100      	movs	r1, #0
 8005c86:	0020      	movs	r0, r4
 8005c88:	f003 fd32 	bl	80096f0 <memset>
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR2, Periphs);
 8005c8c:	4b14      	ldr	r3, [pc, #80]	@ (8005ce0 <MX_TIM14_Init+0x64>)
 8005c8e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c90:	2180      	movs	r1, #128	@ 0x80
 8005c92:	0209      	lsls	r1, r1, #8
 8005c94:	430a      	orrs	r2, r1
 8005c96:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8005c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c9a:	400b      	ands	r3, r1
 8005c9c:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8005c9e:	9b00      	ldr	r3, [sp, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005ca0:	4a10      	ldr	r2, [pc, #64]	@ (8005ce4 <MX_TIM14_Init+0x68>)
 8005ca2:	20c4      	movs	r0, #196	@ 0xc4
 8005ca4:	0080      	lsls	r0, r0, #2
 8005ca6:	5813      	ldr	r3, [r2, r0]
 8005ca8:	021b      	lsls	r3, r3, #8
 8005caa:	0a1b      	lsrs	r3, r3, #8
 8005cac:	2180      	movs	r1, #128	@ 0x80
 8005cae:	05c9      	lsls	r1, r1, #23
 8005cb0:	430b      	orrs	r3, r1
 8005cb2:	5013      	str	r3, [r2, r0]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005cb4:	2380      	movs	r3, #128	@ 0x80
 8005cb6:	031b      	lsls	r3, r3, #12
 8005cb8:	6013      	str	r3, [r2, #0]
  NVIC_EnableIRQ(TIM14_IRQn);

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  TIM_InitStruct.Prescaler = 6399;
 8005cba:	4b0b      	ldr	r3, [pc, #44]	@ (8005ce8 <MX_TIM14_Init+0x6c>)
 8005cbc:	8023      	strh	r3, [r4, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	6063      	str	r3, [r4, #4]
  TIM_InitStruct.Autoreload = 1699;
 8005cc2:	4a0a      	ldr	r2, [pc, #40]	@ (8005cec <MX_TIM14_Init+0x70>)
 8005cc4:	60a2      	str	r2, [r4, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8005cc6:	60e3      	str	r3, [r4, #12]
  LL_TIM_Init(TIM14, &TIM_InitStruct);
 8005cc8:	4d09      	ldr	r5, [pc, #36]	@ (8005cf0 <MX_TIM14_Init+0x74>)
 8005cca:	0021      	movs	r1, r4
 8005ccc:	0028      	movs	r0, r5
 8005cce:	f003 fb25 	bl	800931c <LL_TIM_Init>
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8005cd2:	682b      	ldr	r3, [r5, #0]
 8005cd4:	2280      	movs	r2, #128	@ 0x80
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	602b      	str	r3, [r5, #0]
  LL_TIM_EnableARRPreload(TIM14);
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
}
 8005cda:	b007      	add	sp, #28
 8005cdc:	bd30      	pop	{r4, r5, pc}
 8005cde:	46c0      	nop			@ (mov r8, r8)
 8005ce0:	40021000 	.word	0x40021000
 8005ce4:	e000e100 	.word	0xe000e100
 8005ce8:	000018ff 	.word	0x000018ff
 8005cec:	000006a3 	.word	0x000006a3
 8005cf0:	40002000 	.word	0x40002000

08005cf4 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8005cf4:	b530      	push	{r4, r5, lr}
 8005cf6:	b087      	sub	sp, #28

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8005cf8:	ac01      	add	r4, sp, #4
 8005cfa:	2214      	movs	r2, #20
 8005cfc:	2100      	movs	r1, #0
 8005cfe:	0020      	movs	r0, r4
 8005d00:	f003 fcf6 	bl	80096f0 <memset>
  SET_BIT(RCC->APBENR2, Periphs);
 8005d04:	4b14      	ldr	r3, [pc, #80]	@ (8005d58 <MX_TIM16_Init+0x64>)
 8005d06:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005d08:	2180      	movs	r1, #128	@ 0x80
 8005d0a:	0289      	lsls	r1, r1, #10
 8005d0c:	430a      	orrs	r2, r1
 8005d0e:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8005d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d12:	400b      	ands	r3, r1
 8005d14:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8005d16:	9b00      	ldr	r3, [sp, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005d18:	4b10      	ldr	r3, [pc, #64]	@ (8005d5c <MX_TIM16_Init+0x68>)
 8005d1a:	20c5      	movs	r0, #197	@ 0xc5
 8005d1c:	0080      	lsls	r0, r0, #2
 8005d1e:	5819      	ldr	r1, [r3, r0]
 8005d20:	4a0f      	ldr	r2, [pc, #60]	@ (8005d60 <MX_TIM16_Init+0x6c>)
 8005d22:	4011      	ands	r1, r2
 8005d24:	2280      	movs	r2, #128	@ 0x80
 8005d26:	01d2      	lsls	r2, r2, #7
 8005d28:	430a      	orrs	r2, r1
 8005d2a:	501a      	str	r2, [r3, r0]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d2c:	2280      	movs	r2, #128	@ 0x80
 8005d2e:	0392      	lsls	r2, r2, #14
 8005d30:	601a      	str	r2, [r3, #0]
  NVIC_EnableIRQ(TIM16_IRQn);

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  TIM_InitStruct.Prescaler = 6399;
 8005d32:	4b0c      	ldr	r3, [pc, #48]	@ (8005d64 <MX_TIM16_Init+0x70>)
 8005d34:	8023      	strh	r3, [r4, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8005d36:	2300      	movs	r3, #0
 8005d38:	6063      	str	r3, [r4, #4]
  TIM_InitStruct.Autoreload = 29999;
 8005d3a:	4a0b      	ldr	r2, [pc, #44]	@ (8005d68 <MX_TIM16_Init+0x74>)
 8005d3c:	60a2      	str	r2, [r4, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8005d3e:	60e3      	str	r3, [r4, #12]
  TIM_InitStruct.RepetitionCounter = 0;
 8005d40:	6123      	str	r3, [r4, #16]
  LL_TIM_Init(TIM16, &TIM_InitStruct);
 8005d42:	4d0a      	ldr	r5, [pc, #40]	@ (8005d6c <MX_TIM16_Init+0x78>)
 8005d44:	0021      	movs	r1, r4
 8005d46:	0028      	movs	r0, r5
 8005d48:	f003 fae8 	bl	800931c <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8005d4c:	682b      	ldr	r3, [r5, #0]
 8005d4e:	2280      	movs	r2, #128	@ 0x80
 8005d50:	4393      	bics	r3, r2
 8005d52:	602b      	str	r3, [r5, #0]
  LL_TIM_DisableARRPreload(TIM16);
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
}
 8005d54:	b007      	add	sp, #28
 8005d56:	bd30      	pop	{r4, r5, pc}
 8005d58:	40021000 	.word	0x40021000
 8005d5c:	e000e100 	.word	0xe000e100
 8005d60:	ffff00ff 	.word	0xffff00ff
 8005d64:	000018ff 	.word	0x000018ff
 8005d68:	0000752f 	.word	0x0000752f
 8005d6c:	40014400 	.word	0x40014400

08005d70 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8005d70:	b530      	push	{r4, r5, lr}
 8005d72:	b087      	sub	sp, #28

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8005d74:	ac01      	add	r4, sp, #4
 8005d76:	2214      	movs	r2, #20
 8005d78:	2100      	movs	r1, #0
 8005d7a:	0020      	movs	r0, r4
 8005d7c:	f003 fcb8 	bl	80096f0 <memset>
  SET_BIT(RCC->APBENR2, Periphs);
 8005d80:	4b13      	ldr	r3, [pc, #76]	@ (8005dd0 <MX_TIM17_Init+0x60>)
 8005d82:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005d84:	2180      	movs	r1, #128	@ 0x80
 8005d86:	02c9      	lsls	r1, r1, #11
 8005d88:	430a      	orrs	r2, r1
 8005d8a:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8005d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d8e:	400b      	ands	r3, r1
 8005d90:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8005d92:	9b00      	ldr	r3, [sp, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005d94:	4a0f      	ldr	r2, [pc, #60]	@ (8005dd4 <MX_TIM17_Init+0x64>)
 8005d96:	20c5      	movs	r0, #197	@ 0xc5
 8005d98:	0080      	lsls	r0, r0, #2
 8005d9a:	5813      	ldr	r3, [r2, r0]
 8005d9c:	490e      	ldr	r1, [pc, #56]	@ (8005dd8 <MX_TIM17_Init+0x68>)
 8005d9e:	400b      	ands	r3, r1
 8005da0:	2180      	movs	r1, #128	@ 0x80
 8005da2:	03c9      	lsls	r1, r1, #15
 8005da4:	430b      	orrs	r3, r1
 8005da6:	5013      	str	r3, [r2, r0]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005da8:	6011      	str	r1, [r2, #0]
  NVIC_EnableIRQ(TIM17_IRQn);

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  TIM_InitStruct.Prescaler = 6399;
 8005daa:	4b0c      	ldr	r3, [pc, #48]	@ (8005ddc <MX_TIM17_Init+0x6c>)
 8005dac:	8023      	strh	r3, [r4, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8005dae:	2300      	movs	r3, #0
 8005db0:	6063      	str	r3, [r4, #4]
  TIM_InitStruct.Autoreload = 9999;
 8005db2:	4a0b      	ldr	r2, [pc, #44]	@ (8005de0 <MX_TIM17_Init+0x70>)
 8005db4:	60a2      	str	r2, [r4, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8005db6:	60e3      	str	r3, [r4, #12]
  TIM_InitStruct.RepetitionCounter = 0;
 8005db8:	6123      	str	r3, [r4, #16]
  LL_TIM_Init(TIM17, &TIM_InitStruct);
 8005dba:	4d0a      	ldr	r5, [pc, #40]	@ (8005de4 <MX_TIM17_Init+0x74>)
 8005dbc:	0021      	movs	r1, r4
 8005dbe:	0028      	movs	r0, r5
 8005dc0:	f003 faac 	bl	800931c <LL_TIM_Init>
 8005dc4:	682b      	ldr	r3, [r5, #0]
 8005dc6:	2280      	movs	r2, #128	@ 0x80
 8005dc8:	4393      	bics	r3, r2
 8005dca:	602b      	str	r3, [r5, #0]
  LL_TIM_DisableARRPreload(TIM17);
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
}
 8005dcc:	b007      	add	sp, #28
 8005dce:	bd30      	pop	{r4, r5, pc}
 8005dd0:	40021000 	.word	0x40021000
 8005dd4:	e000e100 	.word	0xe000e100
 8005dd8:	ff00ffff 	.word	0xff00ffff
 8005ddc:	000018ff 	.word	0x000018ff
 8005de0:	0000270f 	.word	0x0000270f
 8005de4:	40014800 	.word	0x40014800

08005de8 <usart1_hart_init>:
 * reception.
 *
 * @param  None
 * @retval None
 */
void usart1_hart_init(void) {
 8005de8:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005dea:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005dee:	2101      	movs	r1, #1
 8005df0:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 8005df4:	4a24      	ldr	r2, [pc, #144]	@ (8005e88 <usart1_hart_init+0xa0>)
 8005df6:	6813      	ldr	r3, [r2, #0]
 8005df8:	200c      	movs	r0, #12
 8005dfa:	4383      	bics	r3, r0
 8005dfc:	4303      	orrs	r3, r0
 8005dfe:	6013      	str	r3, [r2, #0]
 8005e00:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e04:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e08:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8005e0c:	6813      	ldr	r3, [r2, #0]
 8005e0e:	2410      	movs	r4, #16
 8005e10:	4323      	orrs	r3, r4
 8005e12:	6013      	str	r3, [r2, #0]
 8005e14:	f380 8810 	msr	PRIMASK, r0
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 8005e18:	4b1c      	ldr	r3, [pc, #112]	@ (8005e8c <usart1_hart_init+0xa4>)
 8005e1a:	481d      	ldr	r0, [pc, #116]	@ (8005e90 <usart1_hart_init+0xa8>)
 8005e1c:	6098      	str	r0, [r3, #8]
  LL_DMA_SetPeriphAddress(
      DMA1, LL_DMA_CHANNEL_1,
      LL_USART_DMA_GetRegAddr(USART1, LL_USART_DMA_REG_DATA_RECEIVE));
  // Set the memory address where received data will be stored
  LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_1,
                          (uint32_t)g_uart_out_rx_buf[g_uart_out_rx_index]);
 8005e1e:	481d      	ldr	r0, [pc, #116]	@ (8005e94 <usart1_hart_init+0xac>)
 8005e20:	7800      	ldrb	r0, [r0, #0]
 8005e22:	0240      	lsls	r0, r0, #9
 8005e24:	4d1c      	ldr	r5, [pc, #112]	@ (8005e98 <usart1_hart_init+0xb0>)
 8005e26:	1940      	adds	r0, r0, r5
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8005e28:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8005e2a:	6858      	ldr	r0, [r3, #4]
 8005e2c:	0c00      	lsrs	r0, r0, #16
 8005e2e:	0400      	lsls	r0, r0, #16
 8005e30:	2580      	movs	r5, #128	@ 0x80
 8005e32:	006d      	lsls	r5, r5, #1
 8005e34:	4328      	orrs	r0, r5
 8005e36:	6058      	str	r0, [r3, #4]
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(const DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 8005e38:	6818      	ldr	r0, [r3, #0]
 8005e3a:	3dfe      	subs	r5, #254	@ 0xfe
 8005e3c:	4328      	orrs	r0, r5
 8005e3e:	6018      	str	r0, [r3, #0]
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(const DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TEIE);
 8005e40:	6818      	ldr	r0, [r3, #0]
 8005e42:	2608      	movs	r6, #8
 8005e44:	4330      	orrs	r0, r6
 8005e46:	6018      	str	r0, [r3, #0]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8005e48:	6818      	ldr	r0, [r3, #0]
 8005e4a:	4308      	orrs	r0, r1
 8005e4c:	6018      	str	r0, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e4e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e52:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8005e56:	6893      	ldr	r3, [r2, #8]
 8005e58:	3638      	adds	r6, #56	@ 0x38
 8005e5a:	4333      	orrs	r3, r6
 8005e5c:	6093      	str	r3, [r2, #8]
 8005e5e:	f380 8810 	msr	PRIMASK, r0
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8005e62:	6214      	str	r4, [r2, #32]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 8005e64:	4b0d      	ldr	r3, [pc, #52]	@ (8005e9c <usart1_hart_init+0xb4>)
 8005e66:	480e      	ldr	r0, [pc, #56]	@ (8005ea0 <usart1_hart_init+0xb8>)
 8005e68:	6098      	str	r0, [r3, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e6a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e6e:	f381 8810 	msr	PRIMASK, r1
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8005e72:	6891      	ldr	r1, [r2, #8]
 8005e74:	3470      	adds	r4, #112	@ 0x70
 8005e76:	4321      	orrs	r1, r4
 8005e78:	6091      	str	r1, [r2, #8]
 8005e7a:	f380 8810 	msr	PRIMASK, r0
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 8005e7e:	681a      	ldr	r2, [r3, #0]
 8005e80:	432a      	orrs	r2, r5
 8005e82:	601a      	str	r2, [r3, #0]
      LL_USART_DMA_GetRegAddr(USART1, LL_USART_DMA_REG_DATA_TRANSMIT));
  // Enable USART1 TX DMA request for data transmission
  LL_USART_EnableDMAReq_TX(USART1);
  // Enable DMA transfer complete interrupt for USART1 TX
  LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_2);
}
 8005e84:	bd70      	pop	{r4, r5, r6, pc}
 8005e86:	46c0      	nop			@ (mov r8, r8)
 8005e88:	40013800 	.word	0x40013800
 8005e8c:	40020008 	.word	0x40020008
 8005e90:	40013824 	.word	0x40013824
 8005e94:	200006e8 	.word	0x200006e8
 8005e98:	200006ec 	.word	0x200006ec
 8005e9c:	4002001c 	.word	0x4002001c
 8005ea0:	40013828 	.word	0x40013828

08005ea4 <MX_USART1_UART_Init>:
void MX_USART1_UART_Init(void) {
 8005ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ea6:	46de      	mov	lr, fp
 8005ea8:	4657      	mov	r7, sl
 8005eaa:	464e      	mov	r6, r9
 8005eac:	4645      	mov	r5, r8
 8005eae:	b5e0      	push	{r5, r6, r7, lr}
 8005eb0:	b09b      	sub	sp, #108	@ 0x6c
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8005eb2:	2220      	movs	r2, #32
 8005eb4:	2100      	movs	r1, #0
 8005eb6:	a812      	add	r0, sp, #72	@ 0x48
 8005eb8:	f003 fc1a 	bl	80096f0 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ebc:	2218      	movs	r2, #24
 8005ebe:	2100      	movs	r1, #0
 8005ec0:	a80c      	add	r0, sp, #48	@ 0x30
 8005ec2:	f003 fc15 	bl	80096f0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005ec6:	2228      	movs	r2, #40	@ 0x28
 8005ec8:	2100      	movs	r1, #0
 8005eca:	a802      	add	r0, sp, #8
 8005ecc:	f003 fc10 	bl	80096f0 <memset>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	9302      	str	r3, [sp, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8005ed4:	a802      	add	r0, sp, #8
 8005ed6:	f003 f823 	bl	8008f20 <HAL_RCCEx_PeriphCLKConfig>
 8005eda:	2800      	cmp	r0, #0
 8005edc:	d000      	beq.n	8005ee0 <MX_USART1_UART_Init+0x3c>
 8005ede:	e0c6      	b.n	800606e <MX_USART1_UART_Init+0x1ca>
  SET_BIT(RCC->APBENR2, Periphs);
 8005ee0:	4b64      	ldr	r3, [pc, #400]	@ (8006074 <MX_USART1_UART_Init+0x1d0>)
 8005ee2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005ee4:	2180      	movs	r1, #128	@ 0x80
 8005ee6:	01c9      	lsls	r1, r1, #7
 8005ee8:	430a      	orrs	r2, r1
 8005eea:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8005eec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005eee:	400a      	ands	r2, r1
 8005ef0:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8005ef2:	9a01      	ldr	r2, [sp, #4]
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8005ef4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ef6:	2502      	movs	r5, #2
 8005ef8:	432a      	orrs	r2, r5
 8005efa:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8005efc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005efe:	402b      	ands	r3, r5
 8005f00:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8005f02:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8005f04:	2340      	movs	r3, #64	@ 0x40
 8005f06:	4698      	mov	r8, r3
 8005f08:	930c      	str	r3, [sp, #48]	@ 0x30
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005f0a:	950d      	str	r5, [sp, #52]	@ 0x34
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8005f0c:	950e      	str	r5, [sp, #56]	@ 0x38
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005f0e:	2400      	movs	r4, #0
 8005f10:	940f      	str	r4, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8005f12:	2601      	movs	r6, #1
 8005f14:	9610      	str	r6, [sp, #64]	@ 0x40
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8005f16:	9411      	str	r4, [sp, #68]	@ 0x44
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f18:	4b57      	ldr	r3, [pc, #348]	@ (8006078 <MX_USART1_UART_Init+0x1d4>)
 8005f1a:	4699      	mov	r9, r3
 8005f1c:	a90c      	add	r1, sp, #48	@ 0x30
 8005f1e:	0018      	movs	r0, r3
 8005f20:	f003 f8f8 	bl	8009114 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8005f24:	2780      	movs	r7, #128	@ 0x80
 8005f26:	970c      	str	r7, [sp, #48]	@ 0x30
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005f28:	950d      	str	r5, [sp, #52]	@ 0x34
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8005f2a:	950e      	str	r5, [sp, #56]	@ 0x38
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005f2c:	940f      	str	r4, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8005f2e:	9610      	str	r6, [sp, #64]	@ 0x40
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8005f30:	9411      	str	r4, [sp, #68]	@ 0x44
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f32:	a90c      	add	r1, sp, #48	@ 0x30
 8005f34:	4648      	mov	r0, r9
 8005f36:	f003 f8ed 	bl	8009114 <LL_GPIO_Init>
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8005f3a:	4a50      	ldr	r2, [pc, #320]	@ (800607c <MX_USART1_UART_Init+0x1d8>)
 8005f3c:	6813      	ldr	r3, [r2, #0]
 8005f3e:	213f      	movs	r1, #63	@ 0x3f
 8005f40:	468a      	mov	sl, r1
 8005f42:	438b      	bics	r3, r1
 8005f44:	390d      	subs	r1, #13
 8005f46:	430b      	orrs	r3, r1
 8005f48:	6013      	str	r3, [r2, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8005f4a:	4b4d      	ldr	r3, [pc, #308]	@ (8006080 <MX_USART1_UART_Init+0x1dc>)
 8005f4c:	681a      	ldr	r2, [r3, #0]
 8005f4e:	494d      	ldr	r1, [pc, #308]	@ (8006084 <MX_USART1_UART_Init+0x1e0>)
 8005f50:	4689      	mov	r9, r1
 8005f52:	400a      	ands	r2, r1
 8005f54:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 8005f56:	681a      	ldr	r2, [r3, #0]
 8005f58:	494b      	ldr	r1, [pc, #300]	@ (8006088 <MX_USART1_UART_Init+0x1e4>)
 8005f5a:	468c      	mov	ip, r1
 8005f5c:	400a      	ands	r2, r1
 8005f5e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	351e      	adds	r5, #30
 8005f64:	43aa      	bics	r2, r5
 8005f66:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	4641      	mov	r1, r8
 8005f6c:	438a      	bics	r2, r1
 8005f6e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 8005f70:	681a      	ldr	r2, [r3, #0]
 8005f72:	43ba      	bics	r2, r7
 8005f74:	433a      	orrs	r2, r7
 8005f76:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	4844      	ldr	r0, [pc, #272]	@ (800608c <MX_USART1_UART_Init+0x1e8>)
 8005f7c:	4002      	ands	r2, r0
 8005f7e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	4943      	ldr	r1, [pc, #268]	@ (8006090 <MX_USART1_UART_Init+0x1ec>)
 8005f84:	468b      	mov	fp, r1
 8005f86:	400a      	ands	r2, r1
 8005f88:	601a      	str	r2, [r3, #0]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8005f8a:	4a42      	ldr	r2, [pc, #264]	@ (8006094 <MX_USART1_UART_Init+0x1f0>)
 8005f8c:	6813      	ldr	r3, [r2, #0]
 8005f8e:	4651      	mov	r1, sl
 8005f90:	438b      	bics	r3, r1
 8005f92:	390c      	subs	r1, #12
 8005f94:	430b      	orrs	r3, r1
 8005f96:	6013      	str	r3, [r2, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8005f98:	4b3f      	ldr	r3, [pc, #252]	@ (8006098 <MX_USART1_UART_Init+0x1f4>)
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	4649      	mov	r1, r9
 8005f9e:	400a      	ands	r2, r1
 8005fa0:	2110      	movs	r1, #16
 8005fa2:	430a      	orrs	r2, r1
 8005fa4:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	4661      	mov	r1, ip
 8005faa:	400a      	ands	r2, r1
 8005fac:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	43aa      	bics	r2, r5
 8005fb2:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	4641      	mov	r1, r8
 8005fb8:	438a      	bics	r2, r1
 8005fba:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 8005fbc:	681a      	ldr	r2, [r3, #0]
 8005fbe:	43ba      	bics	r2, r7
 8005fc0:	433a      	orrs	r2, r7
 8005fc2:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	4002      	ands	r2, r0
 8005fc8:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 8005fca:	681a      	ldr	r2, [r3, #0]
 8005fcc:	4659      	mov	r1, fp
 8005fce:	400a      	ands	r2, r1
 8005fd0:	601a      	str	r2, [r3, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005fd2:	4a32      	ldr	r2, [pc, #200]	@ (800609c <MX_USART1_UART_Init+0x1f8>)
 8005fd4:	21c6      	movs	r1, #198	@ 0xc6
 8005fd6:	0089      	lsls	r1, r1, #2
 8005fd8:	5853      	ldr	r3, [r2, r1]
 8005fda:	021b      	lsls	r3, r3, #8
 8005fdc:	0a1b      	lsrs	r3, r3, #8
 8005fde:	5053      	str	r3, [r2, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005fe0:	2380      	movs	r3, #128	@ 0x80
 8005fe2:	051b      	lsls	r3, r3, #20
 8005fe4:	6013      	str	r3, [r2, #0]
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8005fe6:	9412      	str	r4, [sp, #72]	@ 0x48
  USART_InitStruct.BaudRate = 115200;
 8005fe8:	23e1      	movs	r3, #225	@ 0xe1
 8005fea:	025b      	lsls	r3, r3, #9
 8005fec:	9313      	str	r3, [sp, #76]	@ 0x4c
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8005fee:	9414      	str	r4, [sp, #80]	@ 0x50
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8005ff0:	9415      	str	r4, [sp, #84]	@ 0x54
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8005ff2:	9416      	str	r4, [sp, #88]	@ 0x58
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8005ff4:	230c      	movs	r3, #12
 8005ff6:	9317      	str	r3, [sp, #92]	@ 0x5c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8005ff8:	9418      	str	r4, [sp, #96]	@ 0x60
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8005ffa:	9419      	str	r4, [sp, #100]	@ 0x64
  LL_USART_Init(USART1, &USART_InitStruct);
 8005ffc:	4c28      	ldr	r4, [pc, #160]	@ (80060a0 <MX_USART1_UART_Init+0x1fc>)
 8005ffe:	a912      	add	r1, sp, #72	@ 0x48
 8006000:	0020      	movs	r0, r4
 8006002:	f003 fa35 	bl	8009470 <LL_USART_Init>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006006:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800600a:	f386 8810 	msr	PRIMASK, r6
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 800600e:	68a3      	ldr	r3, [r4, #8]
 8006010:	00db      	lsls	r3, r3, #3
 8006012:	08db      	lsrs	r3, r3, #3
 8006014:	60a3      	str	r3, [r4, #8]
 8006016:	f382 8810 	msr	PRIMASK, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800601a:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800601e:	f386 8810 	msr	PRIMASK, r6
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8006022:	68a3      	ldr	r3, [r4, #8]
 8006024:	491f      	ldr	r1, [pc, #124]	@ (80060a4 <MX_USART1_UART_Init+0x200>)
 8006026:	400b      	ands	r3, r1
 8006028:	60a3      	str	r3, [r4, #8]
 800602a:	f382 8810 	msr	PRIMASK, r2
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 800602e:	6823      	ldr	r3, [r4, #0]
 8006030:	4a1d      	ldr	r2, [pc, #116]	@ (80060a8 <MX_USART1_UART_Init+0x204>)
 8006032:	4013      	ands	r3, r2
 8006034:	6023      	str	r3, [r4, #0]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006036:	6863      	ldr	r3, [r4, #4]
 8006038:	4a1c      	ldr	r2, [pc, #112]	@ (80060ac <MX_USART1_UART_Init+0x208>)
 800603a:	4013      	ands	r3, r2
 800603c:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800603e:	68a3      	ldr	r3, [r4, #8]
 8006040:	222a      	movs	r2, #42	@ 0x2a
 8006042:	4393      	bics	r3, r2
 8006044:	60a3      	str	r3, [r4, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8006046:	6823      	ldr	r3, [r4, #0]
 8006048:	4333      	orrs	r3, r6
 800604a:	6023      	str	r3, [r4, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 800604c:	4b14      	ldr	r3, [pc, #80]	@ (80060a0 <MX_USART1_UART_Init+0x1fc>)
 800604e:	69db      	ldr	r3, [r3, #28]
 8006050:	029b      	lsls	r3, r3, #10
 8006052:	d5fb      	bpl.n	800604c <MX_USART1_UART_Init+0x1a8>
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8006054:	4b12      	ldr	r3, [pc, #72]	@ (80060a0 <MX_USART1_UART_Init+0x1fc>)
 8006056:	69db      	ldr	r3, [r3, #28]
 8006058:	025b      	lsls	r3, r3, #9
 800605a:	d5f7      	bpl.n	800604c <MX_USART1_UART_Init+0x1a8>
  usart1_hart_init();
 800605c:	f7ff fec4 	bl	8005de8 <usart1_hart_init>
}
 8006060:	b01b      	add	sp, #108	@ 0x6c
 8006062:	bcf0      	pop	{r4, r5, r6, r7}
 8006064:	46bb      	mov	fp, r7
 8006066:	46b2      	mov	sl, r6
 8006068:	46a9      	mov	r9, r5
 800606a:	46a0      	mov	r8, r4
 800606c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    Error_Handler();
 800606e:	f7ff fa13 	bl	8005498 <Error_Handler>
 8006072:	e735      	b.n	8005ee0 <MX_USART1_UART_Init+0x3c>
 8006074:	40021000 	.word	0x40021000
 8006078:	50000400 	.word	0x50000400
 800607c:	40020800 	.word	0x40020800
 8006080:	40020008 	.word	0x40020008
 8006084:	ffffbfef 	.word	0xffffbfef
 8006088:	ffffcfff 	.word	0xffffcfff
 800608c:	fffffcff 	.word	0xfffffcff
 8006090:	fffff3ff 	.word	0xfffff3ff
 8006094:	40020804 	.word	0x40020804
 8006098:	4002001c 	.word	0x4002001c
 800609c:	e000e100 	.word	0xe000e100
 80060a0:	40013800 	.word	0x40013800
 80060a4:	f1ffffff 	.word	0xf1ffffff
 80060a8:	dfffffff 	.word	0xdfffffff
 80060ac:	ffffb7ff 	.word	0xffffb7ff

080060b0 <usart2_hart_init>:
 * reception.
 *
 * @param  None
 * @retval None
 */
void usart2_hart_init(void) {
 80060b0:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060b2:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060b6:	2101      	movs	r1, #1
 80060b8:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 80060bc:	4a24      	ldr	r2, [pc, #144]	@ (8006150 <usart2_hart_init+0xa0>)
 80060be:	6813      	ldr	r3, [r2, #0]
 80060c0:	200c      	movs	r0, #12
 80060c2:	4383      	bics	r3, r0
 80060c4:	4303      	orrs	r3, r0
 80060c6:	6013      	str	r3, [r2, #0]
 80060c8:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060cc:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060d0:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 80060d4:	6813      	ldr	r3, [r2, #0]
 80060d6:	2410      	movs	r4, #16
 80060d8:	4323      	orrs	r3, r4
 80060da:	6013      	str	r3, [r2, #0]
 80060dc:	f380 8810 	msr	PRIMASK, r0
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 80060e0:	4b1c      	ldr	r3, [pc, #112]	@ (8006154 <usart2_hart_init+0xa4>)
 80060e2:	481d      	ldr	r0, [pc, #116]	@ (8006158 <usart2_hart_init+0xa8>)
 80060e4:	6098      	str	r0, [r3, #8]
  LL_DMA_SetPeriphAddress(
      DMA1, LL_DMA_CHANNEL_3,
      LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE));
  // Set the memory address for storing the received data
  LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_3,
                          (uint32_t)g_uart_in_rx_buf[g_uart_in_rx_index]);
 80060e6:	481d      	ldr	r0, [pc, #116]	@ (800615c <usart2_hart_init+0xac>)
 80060e8:	7800      	ldrb	r0, [r0, #0]
 80060ea:	0240      	lsls	r0, r0, #9
 80060ec:	4d1c      	ldr	r5, [pc, #112]	@ (8006160 <usart2_hart_init+0xb0>)
 80060ee:	1940      	adds	r0, r0, r5
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 80060f0:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 80060f2:	6858      	ldr	r0, [r3, #4]
 80060f4:	0c00      	lsrs	r0, r0, #16
 80060f6:	0400      	lsls	r0, r0, #16
 80060f8:	2580      	movs	r5, #128	@ 0x80
 80060fa:	006d      	lsls	r5, r5, #1
 80060fc:	4328      	orrs	r0, r5
 80060fe:	6058      	str	r0, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 8006100:	6818      	ldr	r0, [r3, #0]
 8006102:	3dfe      	subs	r5, #254	@ 0xfe
 8006104:	4328      	orrs	r0, r5
 8006106:	6018      	str	r0, [r3, #0]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TEIE);
 8006108:	6818      	ldr	r0, [r3, #0]
 800610a:	2608      	movs	r6, #8
 800610c:	4330      	orrs	r0, r6
 800610e:	6018      	str	r0, [r3, #0]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8006110:	6818      	ldr	r0, [r3, #0]
 8006112:	4308      	orrs	r0, r1
 8006114:	6018      	str	r0, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006116:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800611a:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 800611e:	6893      	ldr	r3, [r2, #8]
 8006120:	3638      	adds	r6, #56	@ 0x38
 8006122:	4333      	orrs	r3, r6
 8006124:	6093      	str	r3, [r2, #8]
 8006126:	f380 8810 	msr	PRIMASK, r0
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 800612a:	6214      	str	r4, [r2, #32]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 800612c:	4b0d      	ldr	r3, [pc, #52]	@ (8006164 <usart2_hart_init+0xb4>)
 800612e:	480e      	ldr	r0, [pc, #56]	@ (8006168 <usart2_hart_init+0xb8>)
 8006130:	6098      	str	r0, [r3, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006132:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006136:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 800613a:	6891      	ldr	r1, [r2, #8]
 800613c:	3470      	adds	r4, #112	@ 0x70
 800613e:	4321      	orrs	r1, r4
 8006140:	6091      	str	r1, [r2, #8]
 8006142:	f380 8810 	msr	PRIMASK, r0
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	432a      	orrs	r2, r5
 800614a:	601a      	str	r2, [r3, #0]
      LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_TRANSMIT));
  // Enable USART2 TX DMA request for data transmission
  LL_USART_EnableDMAReq_TX(USART2);
  // Enable DMA transfer complete interrupt for USART2 TX
  LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_4);
}
 800614c:	bd70      	pop	{r4, r5, r6, pc}
 800614e:	46c0      	nop			@ (mov r8, r8)
 8006150:	40004400 	.word	0x40004400
 8006154:	40020030 	.word	0x40020030
 8006158:	40004424 	.word	0x40004424
 800615c:	200006e9 	.word	0x200006e9
 8006160:	20000aec 	.word	0x20000aec
 8006164:	40020044 	.word	0x40020044
 8006168:	40004428 	.word	0x40004428

0800616c <MX_USART2_UART_Init>:
void MX_USART2_UART_Init(void) {
 800616c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800616e:	46de      	mov	lr, fp
 8006170:	4657      	mov	r7, sl
 8006172:	464e      	mov	r6, r9
 8006174:	4645      	mov	r5, r8
 8006176:	b5e0      	push	{r5, r6, r7, lr}
 8006178:	b091      	sub	sp, #68	@ 0x44
  LL_USART_InitTypeDef USART_InitStruct = {0};
 800617a:	2620      	movs	r6, #32
 800617c:	2220      	movs	r2, #32
 800617e:	2100      	movs	r1, #0
 8006180:	a808      	add	r0, sp, #32
 8006182:	f003 fab5 	bl	80096f0 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006186:	2218      	movs	r2, #24
 8006188:	2100      	movs	r1, #0
 800618a:	a802      	add	r0, sp, #8
 800618c:	f003 fab0 	bl	80096f0 <memset>
  SET_BIT(RCC->APBENR1, Periphs);
 8006190:	4b56      	ldr	r3, [pc, #344]	@ (80062ec <MX_USART2_UART_Init+0x180>)
 8006192:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006194:	2180      	movs	r1, #128	@ 0x80
 8006196:	0289      	lsls	r1, r1, #10
 8006198:	430a      	orrs	r2, r1
 800619a:	63da      	str	r2, [r3, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 800619c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800619e:	400a      	ands	r2, r1
 80061a0:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 80061a2:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->IOPENR, Periphs);
 80061a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80061a6:	2501      	movs	r5, #1
 80061a8:	432a      	orrs	r2, r5
 80061aa:	635a      	str	r2, [r3, #52]	@ 0x34
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 80061ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061ae:	402b      	ands	r3, r5
 80061b0:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80061b2:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 80061b4:	2304      	movs	r3, #4
 80061b6:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80061b8:	2402      	movs	r4, #2
 80061ba:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80061bc:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80061be:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80061c0:	9507      	str	r5, [sp, #28]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80061c2:	27a0      	movs	r7, #160	@ 0xa0
 80061c4:	05ff      	lsls	r7, r7, #23
 80061c6:	a902      	add	r1, sp, #8
 80061c8:	0038      	movs	r0, r7
 80061ca:	f002 ffa3 	bl	8009114 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 80061ce:	2308      	movs	r3, #8
 80061d0:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80061d2:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80061d4:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80061d6:	2400      	movs	r4, #0
 80061d8:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80061da:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80061dc:	9507      	str	r5, [sp, #28]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80061de:	a902      	add	r1, sp, #8
 80061e0:	0038      	movs	r0, r7
 80061e2:	f002 ff97 	bl	8009114 <LL_GPIO_Init>
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 80061e6:	4a42      	ldr	r2, [pc, #264]	@ (80062f0 <MX_USART2_UART_Init+0x184>)
 80061e8:	6813      	ldr	r3, [r2, #0]
 80061ea:	213f      	movs	r1, #63	@ 0x3f
 80061ec:	468a      	mov	sl, r1
 80061ee:	438b      	bics	r3, r1
 80061f0:	390b      	subs	r1, #11
 80061f2:	430b      	orrs	r3, r1
 80061f4:	6013      	str	r3, [r2, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 80061f6:	4b3f      	ldr	r3, [pc, #252]	@ (80062f4 <MX_USART2_UART_Init+0x188>)
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	493f      	ldr	r1, [pc, #252]	@ (80062f8 <MX_USART2_UART_Init+0x18c>)
 80061fc:	4689      	mov	r9, r1
 80061fe:	400a      	ands	r2, r1
 8006200:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 8006202:	681a      	ldr	r2, [r3, #0]
 8006204:	493d      	ldr	r1, [pc, #244]	@ (80062fc <MX_USART2_UART_Init+0x190>)
 8006206:	4688      	mov	r8, r1
 8006208:	400a      	ands	r2, r1
 800620a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	43b2      	bics	r2, r6
 8006210:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	2140      	movs	r1, #64	@ 0x40
 8006216:	468c      	mov	ip, r1
 8006218:	438a      	bics	r2, r1
 800621a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	2780      	movs	r7, #128	@ 0x80
 8006220:	43ba      	bics	r2, r7
 8006222:	433a      	orrs	r2, r7
 8006224:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 8006226:	681a      	ldr	r2, [r3, #0]
 8006228:	4835      	ldr	r0, [pc, #212]	@ (8006300 <MX_USART2_UART_Init+0x194>)
 800622a:	4002      	ands	r2, r0
 800622c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	4934      	ldr	r1, [pc, #208]	@ (8006304 <MX_USART2_UART_Init+0x198>)
 8006232:	468b      	mov	fp, r1
 8006234:	400a      	ands	r2, r1
 8006236:	601a      	str	r2, [r3, #0]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8006238:	4a33      	ldr	r2, [pc, #204]	@ (8006308 <MX_USART2_UART_Init+0x19c>)
 800623a:	6813      	ldr	r3, [r2, #0]
 800623c:	4651      	mov	r1, sl
 800623e:	438b      	bics	r3, r1
 8006240:	390a      	subs	r1, #10
 8006242:	430b      	orrs	r3, r1
 8006244:	6013      	str	r3, [r2, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8006246:	4b31      	ldr	r3, [pc, #196]	@ (800630c <MX_USART2_UART_Init+0x1a0>)
 8006248:	681a      	ldr	r2, [r3, #0]
 800624a:	4649      	mov	r1, r9
 800624c:	400a      	ands	r2, r1
 800624e:	2110      	movs	r1, #16
 8006250:	430a      	orrs	r2, r1
 8006252:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 8006254:	681a      	ldr	r2, [r3, #0]
 8006256:	4641      	mov	r1, r8
 8006258:	400a      	ands	r2, r1
 800625a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 800625c:	681a      	ldr	r2, [r3, #0]
 800625e:	43b2      	bics	r2, r6
 8006260:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	4661      	mov	r1, ip
 8006266:	438a      	bics	r2, r1
 8006268:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	43ba      	bics	r2, r7
 800626e:	433a      	orrs	r2, r7
 8006270:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	4002      	ands	r2, r0
 8006276:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	4659      	mov	r1, fp
 800627c:	400a      	ands	r2, r1
 800627e:	601a      	str	r2, [r3, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006280:	4b23      	ldr	r3, [pc, #140]	@ (8006310 <MX_USART2_UART_Init+0x1a4>)
 8006282:	21c7      	movs	r1, #199	@ 0xc7
 8006284:	0089      	lsls	r1, r1, #2
 8006286:	585a      	ldr	r2, [r3, r1]
 8006288:	20ff      	movs	r0, #255	@ 0xff
 800628a:	4382      	bics	r2, r0
 800628c:	505a      	str	r2, [r3, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800628e:	2280      	movs	r2, #128	@ 0x80
 8006290:	0552      	lsls	r2, r2, #21
 8006292:	601a      	str	r2, [r3, #0]
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8006294:	9408      	str	r4, [sp, #32]
  USART_InitStruct.BaudRate = 115200;
 8006296:	23e1      	movs	r3, #225	@ 0xe1
 8006298:	025b      	lsls	r3, r3, #9
 800629a:	9309      	str	r3, [sp, #36]	@ 0x24
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800629c:	940a      	str	r4, [sp, #40]	@ 0x28
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800629e:	940b      	str	r4, [sp, #44]	@ 0x2c
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80062a0:	940c      	str	r4, [sp, #48]	@ 0x30
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80062a2:	230c      	movs	r3, #12
 80062a4:	930d      	str	r3, [sp, #52]	@ 0x34
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80062a6:	940e      	str	r4, [sp, #56]	@ 0x38
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80062a8:	940f      	str	r4, [sp, #60]	@ 0x3c
  LL_USART_Init(USART2, &USART_InitStruct);
 80062aa:	4c1a      	ldr	r4, [pc, #104]	@ (8006314 <MX_USART2_UART_Init+0x1a8>)
 80062ac:	a908      	add	r1, sp, #32
 80062ae:	0020      	movs	r0, r4
 80062b0:	f003 f8de 	bl	8009470 <LL_USART_Init>
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80062b4:	6863      	ldr	r3, [r4, #4]
 80062b6:	4a18      	ldr	r2, [pc, #96]	@ (8006318 <MX_USART2_UART_Init+0x1ac>)
 80062b8:	4013      	ands	r3, r2
 80062ba:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80062bc:	68a3      	ldr	r3, [r4, #8]
 80062be:	222a      	movs	r2, #42	@ 0x2a
 80062c0:	4393      	bics	r3, r2
 80062c2:	60a3      	str	r3, [r4, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80062c4:	6823      	ldr	r3, [r4, #0]
 80062c6:	432b      	orrs	r3, r5
 80062c8:	6023      	str	r3, [r4, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 80062ca:	4b12      	ldr	r3, [pc, #72]	@ (8006314 <MX_USART2_UART_Init+0x1a8>)
 80062cc:	69db      	ldr	r3, [r3, #28]
 80062ce:	029b      	lsls	r3, r3, #10
 80062d0:	d5fb      	bpl.n	80062ca <MX_USART2_UART_Init+0x15e>
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 80062d2:	4b10      	ldr	r3, [pc, #64]	@ (8006314 <MX_USART2_UART_Init+0x1a8>)
 80062d4:	69db      	ldr	r3, [r3, #28]
 80062d6:	025b      	lsls	r3, r3, #9
 80062d8:	d5f7      	bpl.n	80062ca <MX_USART2_UART_Init+0x15e>
  usart2_hart_init();
 80062da:	f7ff fee9 	bl	80060b0 <usart2_hart_init>
}
 80062de:	b011      	add	sp, #68	@ 0x44
 80062e0:	bcf0      	pop	{r4, r5, r6, r7}
 80062e2:	46bb      	mov	fp, r7
 80062e4:	46b2      	mov	sl, r6
 80062e6:	46a9      	mov	r9, r5
 80062e8:	46a0      	mov	r8, r4
 80062ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062ec:	40021000 	.word	0x40021000
 80062f0:	40020808 	.word	0x40020808
 80062f4:	40020030 	.word	0x40020030
 80062f8:	ffffbfef 	.word	0xffffbfef
 80062fc:	ffffcfff 	.word	0xffffcfff
 8006300:	fffffcff 	.word	0xfffffcff
 8006304:	fffff3ff 	.word	0xfffff3ff
 8006308:	4002080c 	.word	0x4002080c
 800630c:	40020044 	.word	0x40020044
 8006310:	e000e100 	.word	0xe000e100
 8006314:	40004400 	.word	0x40004400
 8006318:	ffffb7ff 	.word	0xffffb7ff

0800631c <usart1_transmit_dma>:
 *            contain the data that you want to send over USART2.
 * @param size Size of the data to be transmitted, specifying the number of
 *             bytes in the buffer to send.
 * @retval None
 */
void usart1_transmit_dma(uint8_t *buf, uint16_t size) {
 800631c:	b570      	push	{r4, r5, r6, lr}
 800631e:	000c      	movs	r4, r1
  // Check if the transmission is idle
  if (g_uart_out_transmit_complete) {
 8006320:	4b1e      	ldr	r3, [pc, #120]	@ (800639c <usart1_transmit_dma+0x80>)
 8006322:	781b      	ldrb	r3, [r3, #0]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d010      	beq.n	800634a <usart1_transmit_dma+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 8006328:	b672      	cpsid	i
    __disable_irq(); // Disable interrupts to protect the critical section
    g_uart_out_transmit_complete = 0; // Mark transmission as in progress
 800632a:	4b1c      	ldr	r3, [pc, #112]	@ (800639c <usart1_transmit_dma+0x80>)
 800632c:	2200      	movs	r2, #0
 800632e:	701a      	strb	r2, [r3, #0]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8006330:	4a1b      	ldr	r2, [pc, #108]	@ (80063a0 <usart1_transmit_dma+0x84>)
 8006332:	60d0      	str	r0, [r2, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8006334:	6853      	ldr	r3, [r2, #4]
 8006336:	0c1b      	lsrs	r3, r3, #16
 8006338:	0419      	lsls	r1, r3, #16
 800633a:	4321      	orrs	r1, r4
 800633c:	6051      	str	r1, [r2, #4]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 800633e:	6813      	ldr	r3, [r2, #0]
 8006340:	2101      	movs	r1, #1
 8006342:	430b      	orrs	r3, r1
 8006344:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006346:	b662      	cpsie	i
      tx_out_buffer.tail = (tx_out_buffer.tail + 1) % MAX_QUEUE_SIZE;
      tx_out_buffer.packet_count++;
      __enable_irq(); // Re-enable interrupts after critical section
    }
  }
}
 8006348:	bd70      	pop	{r4, r5, r6, pc}
    if (tx_out_buffer.packet_count < MAX_QUEUE_SIZE && size < BUFFER_SIZE) {
 800634a:	4b16      	ldr	r3, [pc, #88]	@ (80063a4 <usart1_transmit_dma+0x88>)
 800634c:	22c2      	movs	r2, #194	@ 0xc2
 800634e:	0092      	lsls	r2, r2, #2
 8006350:	5c9b      	ldrb	r3, [r3, r2]
 8006352:	2b02      	cmp	r3, #2
 8006354:	d8f8      	bhi.n	8006348 <usart1_transmit_dma+0x2c>
 8006356:	29ff      	cmp	r1, #255	@ 0xff
 8006358:	d8f6      	bhi.n	8006348 <usart1_transmit_dma+0x2c>
  __ASM volatile ("cpsid i" : : : "memory");
 800635a:	b672      	cpsid	i
      memcpy(tx_out_buffer.send_queue[tx_out_buffer.tail].data, buf, size);
 800635c:	4d11      	ldr	r5, [pc, #68]	@ (80063a4 <usart1_transmit_dma+0x88>)
 800635e:	4e12      	ldr	r6, [pc, #72]	@ (80063a8 <usart1_transmit_dma+0x8c>)
 8006360:	5daa      	ldrb	r2, [r5, r6]
 8006362:	01d3      	lsls	r3, r2, #7
 8006364:	189b      	adds	r3, r3, r2
 8006366:	005b      	lsls	r3, r3, #1
 8006368:	195b      	adds	r3, r3, r5
 800636a:	000a      	movs	r2, r1
 800636c:	0001      	movs	r1, r0
 800636e:	0018      	movs	r0, r3
 8006370:	f003 fa04 	bl	800977c <memcpy>
      tx_out_buffer.send_queue[tx_out_buffer.tail].length = size;
 8006374:	5da8      	ldrb	r0, [r5, r6]
 8006376:	01c3      	lsls	r3, r0, #7
 8006378:	181b      	adds	r3, r3, r0
 800637a:	005b      	lsls	r3, r3, #1
 800637c:	18eb      	adds	r3, r5, r3
 800637e:	3301      	adds	r3, #1
 8006380:	33ff      	adds	r3, #255	@ 0xff
 8006382:	801c      	strh	r4, [r3, #0]
      tx_out_buffer.tail = (tx_out_buffer.tail + 1) % MAX_QUEUE_SIZE;
 8006384:	3001      	adds	r0, #1
 8006386:	2103      	movs	r1, #3
 8006388:	f7fc f82e 	bl	80023e8 <__aeabi_idivmod>
 800638c:	55a9      	strb	r1, [r5, r6]
      tx_out_buffer.packet_count++;
 800638e:	22c2      	movs	r2, #194	@ 0xc2
 8006390:	0092      	lsls	r2, r2, #2
 8006392:	5cab      	ldrb	r3, [r5, r2]
 8006394:	3301      	adds	r3, #1
 8006396:	54ab      	strb	r3, [r5, r2]
  __ASM volatile ("cpsie i" : : : "memory");
 8006398:	b662      	cpsie	i
}
 800639a:	e7d5      	b.n	8006348 <usart1_transmit_dma+0x2c>
 800639c:	200000c4 	.word	0x200000c4
 80063a0:	4002001c 	.word	0x4002001c
 80063a4:	20000ef0 	.word	0x20000ef0
 80063a8:	00000307 	.word	0x00000307

080063ac <usart2_transmit_dma>:
 *            contain the data that you want to send over USART1.
 * @param size Size of the data to be transmitted, specifying the number of
 *             bytes in the buffer to send.
 * @retval None
 */
void usart2_transmit_dma(uint8_t *buf, uint16_t size) {
 80063ac:	b570      	push	{r4, r5, r6, lr}
 80063ae:	000c      	movs	r4, r1
  // Check if the previous transmission is complete
  if (g_uart_in_transmit_complete) {
 80063b0:	4b1e      	ldr	r3, [pc, #120]	@ (800642c <usart2_transmit_dma+0x80>)
 80063b2:	781b      	ldrb	r3, [r3, #0]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d010      	beq.n	80063da <usart2_transmit_dma+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 80063b8:	b672      	cpsid	i
    __disable_irq(); // Disable interrupts to protect the critical section
    g_uart_in_transmit_complete = 0; // Mark transmission as in progress
 80063ba:	4b1c      	ldr	r3, [pc, #112]	@ (800642c <usart2_transmit_dma+0x80>)
 80063bc:	2200      	movs	r2, #0
 80063be:	701a      	strb	r2, [r3, #0]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 80063c0:	4a1b      	ldr	r2, [pc, #108]	@ (8006430 <usart2_transmit_dma+0x84>)
 80063c2:	60d0      	str	r0, [r2, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 80063c4:	6853      	ldr	r3, [r2, #4]
 80063c6:	0c1b      	lsrs	r3, r3, #16
 80063c8:	0419      	lsls	r1, r3, #16
 80063ca:	4321      	orrs	r1, r4
 80063cc:	6051      	str	r1, [r2, #4]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 80063ce:	6813      	ldr	r3, [r2, #0]
 80063d0:	2101      	movs	r1, #1
 80063d2:	430b      	orrs	r3, r1
 80063d4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80063d6:	b662      	cpsie	i
      tx_in_buffer.packet_count++;

      __enable_irq(); // Re-enable interrupts after critical section
    }
  }
}
 80063d8:	bd70      	pop	{r4, r5, r6, pc}
    if (tx_in_buffer.packet_count < MAX_QUEUE_SIZE && size < BUFFER_SIZE) {
 80063da:	4b16      	ldr	r3, [pc, #88]	@ (8006434 <usart2_transmit_dma+0x88>)
 80063dc:	22c2      	movs	r2, #194	@ 0xc2
 80063de:	0092      	lsls	r2, r2, #2
 80063e0:	5c9b      	ldrb	r3, [r3, r2]
 80063e2:	2b02      	cmp	r3, #2
 80063e4:	d8f8      	bhi.n	80063d8 <usart2_transmit_dma+0x2c>
 80063e6:	29ff      	cmp	r1, #255	@ 0xff
 80063e8:	d8f6      	bhi.n	80063d8 <usart2_transmit_dma+0x2c>
  __ASM volatile ("cpsid i" : : : "memory");
 80063ea:	b672      	cpsid	i
      memcpy(tx_in_buffer.send_queue[tx_in_buffer.tail].data, buf, size);
 80063ec:	4d11      	ldr	r5, [pc, #68]	@ (8006434 <usart2_transmit_dma+0x88>)
 80063ee:	4e12      	ldr	r6, [pc, #72]	@ (8006438 <usart2_transmit_dma+0x8c>)
 80063f0:	5daa      	ldrb	r2, [r5, r6]
 80063f2:	01d3      	lsls	r3, r2, #7
 80063f4:	189b      	adds	r3, r3, r2
 80063f6:	005b      	lsls	r3, r3, #1
 80063f8:	195b      	adds	r3, r3, r5
 80063fa:	000a      	movs	r2, r1
 80063fc:	0001      	movs	r1, r0
 80063fe:	0018      	movs	r0, r3
 8006400:	f003 f9bc 	bl	800977c <memcpy>
      tx_in_buffer.send_queue[tx_in_buffer.tail].length = size;
 8006404:	5da8      	ldrb	r0, [r5, r6]
 8006406:	01c3      	lsls	r3, r0, #7
 8006408:	181b      	adds	r3, r3, r0
 800640a:	005b      	lsls	r3, r3, #1
 800640c:	18eb      	adds	r3, r5, r3
 800640e:	3301      	adds	r3, #1
 8006410:	33ff      	adds	r3, #255	@ 0xff
 8006412:	801c      	strh	r4, [r3, #0]
      tx_in_buffer.tail = (tx_in_buffer.tail + 1) % MAX_QUEUE_SIZE;
 8006414:	3001      	adds	r0, #1
 8006416:	2103      	movs	r1, #3
 8006418:	f7fb ffe6 	bl	80023e8 <__aeabi_idivmod>
 800641c:	55a9      	strb	r1, [r5, r6]
      tx_in_buffer.packet_count++;
 800641e:	22c2      	movs	r2, #194	@ 0xc2
 8006420:	0092      	lsls	r2, r2, #2
 8006422:	5cab      	ldrb	r3, [r5, r2]
 8006424:	3301      	adds	r3, #1
 8006426:	54ab      	strb	r3, [r5, r2]
  __ASM volatile ("cpsie i" : : : "memory");
 8006428:	b662      	cpsie	i
}
 800642a:	e7d5      	b.n	80063d8 <usart2_transmit_dma+0x2c>
 800642c:	200000c5 	.word	0x200000c5
 8006430:	40020044 	.word	0x40020044
 8006434:	200011fc 	.word	0x200011fc
 8006438:	00000307 	.word	0x00000307

0800643c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800643c:	480d      	ldr	r0, [pc, #52]	@ (8006474 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800643e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8006440:	f7ff fc1a 	bl	8005c78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006444:	480c      	ldr	r0, [pc, #48]	@ (8006478 <LoopForever+0x6>)
  ldr r1, =_edata
 8006446:	490d      	ldr	r1, [pc, #52]	@ (800647c <LoopForever+0xa>)
  ldr r2, =_sidata
 8006448:	4a0d      	ldr	r2, [pc, #52]	@ (8006480 <LoopForever+0xe>)
  movs r3, #0
 800644a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800644c:	e002      	b.n	8006454 <LoopCopyDataInit>

0800644e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800644e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006450:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006452:	3304      	adds	r3, #4

08006454 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006454:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006456:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006458:	d3f9      	bcc.n	800644e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800645a:	4a0a      	ldr	r2, [pc, #40]	@ (8006484 <LoopForever+0x12>)
  ldr r4, =_ebss
 800645c:	4c0a      	ldr	r4, [pc, #40]	@ (8006488 <LoopForever+0x16>)
  movs r3, #0
 800645e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006460:	e001      	b.n	8006466 <LoopFillZerobss>

08006462 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006462:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006464:	3204      	adds	r2, #4

08006466 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006466:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006468:	d3fb      	bcc.n	8006462 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800646a:	f003 f961 	bl	8009730 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800646e:	f7ff f857 	bl	8005520 <main>

08006472 <LoopForever>:

LoopForever:
  b LoopForever
 8006472:	e7fe      	b.n	8006472 <LoopForever>
  ldr   r0, =_estack
 8006474:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8006478:	200000c0 	.word	0x200000c0
  ldr r1, =_edata
 800647c:	20000174 	.word	0x20000174
  ldr r2, =_sidata
 8006480:	08009a18 	.word	0x08009a18
  ldr r2, =_sbss
 8006484:	20000174 	.word	0x20000174
  ldr r4, =_ebss
 8006488:	20001670 	.word	0x20001670

0800648c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800648c:	e7fe      	b.n	800648c <ADC1_IRQHandler>

0800648e <get_page>:
 * @param addr The memory address to check.
 * @retval The page number corresponding to the provided address.
 */
static uint32_t get_page(uint32_t addr)
{
    return (addr - STM32G0xx_FLASH_PAGE0_STARTADDR) / STM32G0xx_PAGE_SIZE; // Return the page number
 800648e:	23f8      	movs	r3, #248	@ 0xf8
 8006490:	061b      	lsls	r3, r3, #24
 8006492:	469c      	mov	ip, r3
 8006494:	4460      	add	r0, ip
 8006496:	0ac0      	lsrs	r0, r0, #11
}
 8006498:	4770      	bx	lr

0800649a <set_byte_in_uint64>:
 * @param byte_index The index of the byte to modify (0-7).
 * @param new_value The new byte value to set (0-255).
 * @retval None
 */
static void set_byte_in_uint64(uint64_t *data, uint8_t byte_index, uint8_t new_value)
{
 800649a:	b570      	push	{r4, r5, r6, lr}
    // Clear the byte at the specified index
    *data &= ~((uint64_t)(0xFF) << (byte_index * 8)); // Clear the byte
 800649c:	6804      	ldr	r4, [r0, #0]
 800649e:	6843      	ldr	r3, [r0, #4]
 80064a0:	00c9      	lsls	r1, r1, #3
 80064a2:	000e      	movs	r6, r1
 80064a4:	3e20      	subs	r6, #32
 80064a6:	d413      	bmi.n	80064d0 <set_byte_in_uint64+0x36>
 80064a8:	25ff      	movs	r5, #255	@ 0xff
 80064aa:	40b5      	lsls	r5, r6
 80064ac:	26ff      	movs	r6, #255	@ 0xff
 80064ae:	408e      	lsls	r6, r1
 80064b0:	43b4      	bics	r4, r6
 80064b2:	43ab      	bics	r3, r5
 80064b4:	6004      	str	r4, [r0, #0]
 80064b6:	6043      	str	r3, [r0, #4]
    // Set the new byte value
    *data |= (uint64_t)new_value << (byte_index * 8); // Update the byte
 80064b8:	000d      	movs	r5, r1
 80064ba:	3d20      	subs	r5, #32
 80064bc:	d40d      	bmi.n	80064da <set_byte_in_uint64+0x40>
 80064be:	0016      	movs	r6, r2
 80064c0:	40ae      	lsls	r6, r5
 80064c2:	0035      	movs	r5, r6
 80064c4:	408a      	lsls	r2, r1
 80064c6:	4314      	orrs	r4, r2
 80064c8:	6004      	str	r4, [r0, #0]
 80064ca:	432b      	orrs	r3, r5
 80064cc:	6043      	str	r3, [r0, #4]
}
 80064ce:	bd70      	pop	{r4, r5, r6, pc}
    *data &= ~((uint64_t)(0xFF) << (byte_index * 8)); // Clear the byte
 80064d0:	2620      	movs	r6, #32
 80064d2:	1a76      	subs	r6, r6, r1
 80064d4:	25ff      	movs	r5, #255	@ 0xff
 80064d6:	40f5      	lsrs	r5, r6
 80064d8:	e7e8      	b.n	80064ac <set_byte_in_uint64+0x12>
    *data |= (uint64_t)new_value << (byte_index * 8); // Update the byte
 80064da:	2520      	movs	r5, #32
 80064dc:	1a6d      	subs	r5, r5, r1
 80064de:	0016      	movs	r6, r2
 80064e0:	40ee      	lsrs	r6, r5
 80064e2:	0035      	movs	r5, r6
 80064e4:	e7ee      	b.n	80064c4 <set_byte_in_uint64+0x2a>

080064e6 <my_flash_read_double_word>:
 * @param address The memory address from which to read.
 * @retval The 64-bit value read from the memory address.
 */
static uint64_t my_flash_read_double_word(uint32_t address)
{
    return *((__IO uint64_t *)(address)); // Read and return the 64-bit value
 80064e6:	6841      	ldr	r1, [r0, #4]
 80064e8:	6800      	ldr	r0, [r0, #0]
}
 80064ea:	4770      	bx	lr

080064ec <my_flash_earse_pages>:
 * 
 * @param page_address The address of the page to be erased.
 * @retval Success status (true if successful, false otherwise).
 */
static bool my_flash_earse_pages(uint32_t page_address)
{
 80064ec:	b510      	push	{r4, lr}
 80064ee:	b086      	sub	sp, #24
    uint32_t page_error = 0; // Variable to hold error information if the erase fails
 80064f0:	2300      	movs	r3, #0
 80064f2:	9305      	str	r3, [sp, #20]
    FLASH_EraseInitTypeDef my_flash; // Structure for flash erase initialization
    
    my_flash.TypeErase = FLASH_TYPEERASE_PAGES; // Specify that we are erasing pages
 80064f4:	3302      	adds	r3, #2
 80064f6:	9301      	str	r3, [sp, #4]
    my_flash.Page = get_page(page_address); // Get the page number based on the address
 80064f8:	f7ff ffc9 	bl	800648e <get_page>
 80064fc:	9003      	str	r0, [sp, #12]
    my_flash.NbPages = 1; // Specify that we want to erase one page
 80064fe:	2301      	movs	r3, #1
 8006500:	9304      	str	r3, [sp, #16]
    
    HAL_FLASH_Unlock(); // Unlock the flash memory for write access
 8006502:	f001 f847 	bl	8007594 <HAL_FLASH_Unlock>
    HAL_StatusTypeDef status = HAL_FLASHEx_Erase(&my_flash, &page_error); // Perform the erase operation
 8006506:	a905      	add	r1, sp, #20
 8006508:	a801      	add	r0, sp, #4
 800650a:	f001 f8f1 	bl	80076f0 <HAL_FLASHEx_Erase>
 800650e:	0004      	movs	r4, r0
    HAL_FLASH_Lock(); // Lock the flash memory again
 8006510:	f001 f8c0 	bl	8007694 <HAL_FLASH_Lock>
    
    // Return true if the erase was successful, false otherwise
    return (status == HAL_OK) ? true : false;
 8006514:	4263      	negs	r3, r4
 8006516:	415c      	adcs	r4, r3
 8006518:	b2e0      	uxtb	r0, r4
}
 800651a:	b006      	add	sp, #24
 800651c:	bd10      	pop	{r4, pc}

0800651e <my_flash_write_double_word>:
 * @param address The memory address to which the data will be written.
 * @param data The 64-bit data to be written.
 * @retval true if the write operation is successful, false otherwise.
 */
static bool my_flash_write_double_word(uint32_t address, uint64_t data)
{
 800651e:	b570      	push	{r4, r5, r6, lr}
 8006520:	0004      	movs	r4, r0
 8006522:	0016      	movs	r6, r2
 8006524:	001d      	movs	r5, r3
    HAL_FLASH_Unlock(); // Unlock the flash memory for writing
 8006526:	f001 f835 	bl	8007594 <HAL_FLASH_Unlock>
    HAL_StatusTypeDef status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, address, data); // Program the double word
 800652a:	0032      	movs	r2, r6
 800652c:	002b      	movs	r3, r5
 800652e:	0021      	movs	r1, r4
 8006530:	2001      	movs	r0, #1
 8006532:	f001 f87d 	bl	8007630 <HAL_FLASH_Program>
 8006536:	0004      	movs	r4, r0
    HAL_FLASH_Lock(); // Lock the flash memory again
 8006538:	f001 f8ac 	bl	8007694 <HAL_FLASH_Lock>

    return (status == HAL_OK); // Return success status
 800653c:	4263      	negs	r3, r4
 800653e:	415c      	adcs	r4, r3
 8006540:	b2e0      	uxtb	r0, r4
}
 8006542:	bd70      	pop	{r4, r5, r6, pc}

08006544 <get_rgb_light>:
 * @param None
 * @retval The current RGB brightness value.
 */
uint8_t get_rgb_light(void)
{
    return *((__IO uint8_t *)(RGB_LIGHT_ADDR)); // Read and return the current RGB brightness value
 8006544:	4b01      	ldr	r3, [pc, #4]	@ (800654c <get_rgb_light+0x8>)
 8006546:	7818      	ldrb	r0, [r3, #0]
 8006548:	b2c0      	uxtb	r0, r0
}
 800654a:	4770      	bx	lr
 800654c:	0800c001 	.word	0x0800c001

08006550 <set_rgb_light>:
{
 8006550:	b530      	push	{r4, r5, lr}
 8006552:	b083      	sub	sp, #12
 8006554:	0004      	movs	r4, r0
    uint64_t temp = my_flash_read_double_word(STM32G0xx_FLASH_PAGE24_STARTADDR); // Read current RGB light data
 8006556:	4d0e      	ldr	r5, [pc, #56]	@ (8006590 <set_rgb_light+0x40>)
 8006558:	0028      	movs	r0, r5
 800655a:	f7ff ffc4 	bl	80064e6 <my_flash_read_double_word>
 800655e:	9000      	str	r0, [sp, #0]
 8006560:	9101      	str	r1, [sp, #4]
    set_byte_in_uint64(&temp, 1, data); // Modify the brightness byte
 8006562:	0022      	movs	r2, r4
 8006564:	2101      	movs	r1, #1
 8006566:	4668      	mov	r0, sp
 8006568:	f7ff ff97 	bl	800649a <set_byte_in_uint64>
    my_flash_earse_pages(STM32G0xx_FLASH_PAGE24_STARTADDR); // Erase the flash page
 800656c:	0028      	movs	r0, r5
 800656e:	f7ff ffbd 	bl	80064ec <my_flash_earse_pages>
    while (!my_flash_write_double_word(STM32G0xx_FLASH_PAGE24_STARTADDR, temp))
 8006572:	9a00      	ldr	r2, [sp, #0]
 8006574:	9b01      	ldr	r3, [sp, #4]
 8006576:	4806      	ldr	r0, [pc, #24]	@ (8006590 <set_rgb_light+0x40>)
 8006578:	f7ff ffd1 	bl	800651e <my_flash_write_double_word>
 800657c:	2800      	cmp	r0, #0
 800657e:	d0f8      	beq.n	8006572 <set_rgb_light+0x22>
    return (get_rgb_light() == data);
 8006580:	f7ff ffe0 	bl	8006544 <get_rgb_light>
 8006584:	1b00      	subs	r0, r0, r4
 8006586:	4243      	negs	r3, r0
 8006588:	4158      	adcs	r0, r3
 800658a:	b2c0      	uxtb	r0, r0
}
 800658c:	b003      	add	sp, #12
 800658e:	bd30      	pop	{r4, r5, pc}
 8006590:	0800c000 	.word	0x0800c000

08006594 <get_bootloader_version>:
 * @param None
 * @retval The bootloader version number.
 */
uint8_t get_bootloader_version(void)
{
    return *((__IO uint8_t *)(BOOTLOADER_VERSION_ADDR)); // Read and return the bootloader version number
 8006594:	4b01      	ldr	r3, [pc, #4]	@ (800659c <get_bootloader_version+0x8>)
 8006596:	7818      	ldrb	r0, [r3, #0]
 8006598:	b2c0      	uxtb	r0, r0
}
 800659a:	4770      	bx	lr
 800659c:	08001fff 	.word	0x08001fff

080065a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80065a0:	b510      	push	{r4, lr}
 80065a2:	0004      	movs	r4, r0
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80065a4:	4b11      	ldr	r3, [pc, #68]	@ (80065ec <HAL_InitTick+0x4c>)
 80065a6:	7819      	ldrb	r1, [r3, #0]
 80065a8:	2900      	cmp	r1, #0
 80065aa:	d101      	bne.n	80065b0 <HAL_InitTick+0x10>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 80065ac:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80065ae:	bd10      	pop	{r4, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80065b0:	20fa      	movs	r0, #250	@ 0xfa
 80065b2:	0080      	lsls	r0, r0, #2
 80065b4:	f7fb fda8 	bl	8002108 <__udivsi3>
 80065b8:	0001      	movs	r1, r0
 80065ba:	4b0d      	ldr	r3, [pc, #52]	@ (80065f0 <HAL_InitTick+0x50>)
 80065bc:	6818      	ldr	r0, [r3, #0]
 80065be:	f7fb fda3 	bl	8002108 <__udivsi3>
 80065c2:	f000 fdcd 	bl	8007160 <HAL_SYSTICK_Config>
 80065c6:	2800      	cmp	r0, #0
 80065c8:	d10d      	bne.n	80065e6 <HAL_InitTick+0x46>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80065ca:	2c03      	cmp	r4, #3
 80065cc:	d901      	bls.n	80065d2 <HAL_InitTick+0x32>
        status = HAL_ERROR;
 80065ce:	2001      	movs	r0, #1
 80065d0:	e7ed      	b.n	80065ae <HAL_InitTick+0xe>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80065d2:	3001      	adds	r0, #1
 80065d4:	2200      	movs	r2, #0
 80065d6:	0021      	movs	r1, r4
 80065d8:	4240      	negs	r0, r0
 80065da:	f000 fdb1 	bl	8007140 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80065de:	4b05      	ldr	r3, [pc, #20]	@ (80065f4 <HAL_InitTick+0x54>)
 80065e0:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 80065e2:	2000      	movs	r0, #0
 80065e4:	e7e3      	b.n	80065ae <HAL_InitTick+0xe>
      status = HAL_ERROR;
 80065e6:	2001      	movs	r0, #1
 80065e8:	e7e1      	b.n	80065ae <HAL_InitTick+0xe>
 80065ea:	46c0      	nop			@ (mov r8, r8)
 80065ec:	200000e4 	.word	0x200000e4
 80065f0:	200000e0 	.word	0x200000e0
 80065f4:	200000e8 	.word	0x200000e8

080065f8 <HAL_Init>:
{
 80065f8:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80065fa:	4a08      	ldr	r2, [pc, #32]	@ (800661c <HAL_Init+0x24>)
 80065fc:	6811      	ldr	r1, [r2, #0]
 80065fe:	2380      	movs	r3, #128	@ 0x80
 8006600:	005b      	lsls	r3, r3, #1
 8006602:	430b      	orrs	r3, r1
 8006604:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006606:	2003      	movs	r0, #3
 8006608:	f7ff ffca 	bl	80065a0 <HAL_InitTick>
 800660c:	1e04      	subs	r4, r0, #0
 800660e:	d002      	beq.n	8006616 <HAL_Init+0x1e>
    status = HAL_ERROR;
 8006610:	2401      	movs	r4, #1
}
 8006612:	0020      	movs	r0, r4
 8006614:	bd10      	pop	{r4, pc}
  HAL_MspInit();
 8006616:	f7ff f885 	bl	8005724 <HAL_MspInit>
 800661a:	e7fa      	b.n	8006612 <HAL_Init+0x1a>
 800661c:	40022000 	.word	0x40022000

08006620 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8006620:	4b03      	ldr	r3, [pc, #12]	@ (8006630 <HAL_IncTick+0x10>)
 8006622:	781b      	ldrb	r3, [r3, #0]
 8006624:	4a03      	ldr	r2, [pc, #12]	@ (8006634 <HAL_IncTick+0x14>)
 8006626:	6811      	ldr	r1, [r2, #0]
 8006628:	185b      	adds	r3, r3, r1
 800662a:	6013      	str	r3, [r2, #0]
}
 800662c:	4770      	bx	lr
 800662e:	46c0      	nop			@ (mov r8, r8)
 8006630:	200000e4 	.word	0x200000e4
 8006634:	20001508 	.word	0x20001508

08006638 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8006638:	4b01      	ldr	r3, [pc, #4]	@ (8006640 <HAL_GetTick+0x8>)
 800663a:	6818      	ldr	r0, [r3, #0]
}
 800663c:	4770      	bx	lr
 800663e:	46c0      	nop			@ (mov r8, r8)
 8006640:	20001508 	.word	0x20001508

08006644 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006644:	b570      	push	{r4, r5, r6, lr}
 8006646:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8006648:	f7ff fff6 	bl	8006638 <HAL_GetTick>
 800664c:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800664e:	1c63      	adds	r3, r4, #1
 8006650:	d002      	beq.n	8006658 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8006652:	4b04      	ldr	r3, [pc, #16]	@ (8006664 <HAL_Delay+0x20>)
 8006654:	781b      	ldrb	r3, [r3, #0]
 8006656:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006658:	f7ff ffee 	bl	8006638 <HAL_GetTick>
 800665c:	1b40      	subs	r0, r0, r5
 800665e:	42a0      	cmp	r0, r4
 8006660:	d3fa      	bcc.n	8006658 <HAL_Delay+0x14>
  {
  }
}
 8006662:	bd70      	pop	{r4, r5, r6, pc}
 8006664:	200000e4 	.word	0x200000e4

08006668 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006668:	b530      	push	{r4, r5, lr}
 800666a:	b083      	sub	sp, #12
 800666c:	0004      	movs	r4, r0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr1 = 0UL;
  uint32_t tmp_cfgr2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800666e:	2300      	movs	r3, #0
 8006670:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8006672:	2800      	cmp	r0, #0
 8006674:	d100      	bne.n	8006678 <HAL_ADC_Init+0x10>
 8006676:	e106      	b.n	8006886 <HAL_ADC_Init+0x21e>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006678:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800667a:	2b00      	cmp	r3, #0
 800667c:	d013      	beq.n	80066a6 <HAL_ADC_Init+0x3e>

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800667e:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006680:	689a      	ldr	r2, [r3, #8]
 8006682:	00d2      	lsls	r2, r2, #3
 8006684:	d41c      	bmi.n	80066c0 <HAL_ADC_Init+0x58>
  MODIFY_REG(ADCx->CR,
 8006686:	6899      	ldr	r1, [r3, #8]
 8006688:	4a80      	ldr	r2, [pc, #512]	@ (800688c <HAL_ADC_Init+0x224>)
 800668a:	4011      	ands	r1, r2
 800668c:	2280      	movs	r2, #128	@ 0x80
 800668e:	0552      	lsls	r2, r2, #21
 8006690:	430a      	orrs	r2, r1
 8006692:	609a      	str	r2, [r3, #8]
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006694:	4b7e      	ldr	r3, [pc, #504]	@ (8006890 <HAL_ADC_Init+0x228>)
 8006696:	6818      	ldr	r0, [r3, #0]
 8006698:	497e      	ldr	r1, [pc, #504]	@ (8006894 <HAL_ADC_Init+0x22c>)
 800669a:	f7fb fd35 	bl	8002108 <__udivsi3>
 800669e:	3001      	adds	r0, #1
 80066a0:	0040      	lsls	r0, r0, #1
 80066a2:	9001      	str	r0, [sp, #4]
    while (wait_loop_index != 0UL)
 80066a4:	e009      	b.n	80066ba <HAL_ADC_Init+0x52>
    HAL_ADC_MspInit(hadc);
 80066a6:	f7fe fcdd 	bl	8005064 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80066aa:	2300      	movs	r3, #0
 80066ac:	65e3      	str	r3, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 80066ae:	2254      	movs	r2, #84	@ 0x54
 80066b0:	54a3      	strb	r3, [r4, r2]
 80066b2:	e7e4      	b.n	800667e <HAL_ADC_Init+0x16>
    {
      wait_loop_index--;
 80066b4:	9b01      	ldr	r3, [sp, #4]
 80066b6:	3b01      	subs	r3, #1
 80066b8:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80066ba:	9b01      	ldr	r3, [sp, #4]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d1f9      	bne.n	80066b4 <HAL_ADC_Init+0x4c>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80066c0:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80066c2:	689a      	ldr	r2, [r3, #8]
 80066c4:	00d2      	lsls	r2, r2, #3
 80066c6:	d500      	bpl.n	80066ca <HAL_ADC_Init+0x62>
 80066c8:	e09d      	b.n	8006806 <HAL_ADC_Init+0x19e>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80066ca:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80066cc:	2110      	movs	r1, #16
 80066ce:	430a      	orrs	r2, r1
 80066d0:	65a2      	str	r2, [r4, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80066d2:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80066d4:	390f      	subs	r1, #15
 80066d6:	430a      	orrs	r2, r1
 80066d8:	65e2      	str	r2, [r4, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80066da:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80066dc:	689a      	ldr	r2, [r3, #8]
 80066de:	2104      	movs	r1, #4
 80066e0:	000d      	movs	r5, r1
 80066e2:	4015      	ands	r5, r2
 80066e4:	4211      	tst	r1, r2
 80066e6:	d000      	beq.n	80066ea <HAL_ADC_Init+0x82>
 80066e8:	2501      	movs	r5, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80066ea:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80066ec:	06d2      	lsls	r2, r2, #27
 80066ee:	d500      	bpl.n	80066f2 <HAL_ADC_Init+0x8a>
 80066f0:	e0c2      	b.n	8006878 <HAL_ADC_Init+0x210>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80066f2:	2d00      	cmp	r5, #0
 80066f4:	d000      	beq.n	80066f8 <HAL_ADC_Init+0x90>
 80066f6:	e0bf      	b.n	8006878 <HAL_ADC_Init+0x210>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80066f8:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80066fa:	4967      	ldr	r1, [pc, #412]	@ (8006898 <HAL_ADC_Init+0x230>)
 80066fc:	400a      	ands	r2, r1
 80066fe:	3106      	adds	r1, #6
 8006700:	31ff      	adds	r1, #255	@ 0xff
 8006702:	430a      	orrs	r2, r1
 8006704:	65a2      	str	r2, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006706:	689a      	ldr	r2, [r3, #8]
 8006708:	07d2      	lsls	r2, r2, #31
 800670a:	d452      	bmi.n	80067b2 <HAL_ADC_Init+0x14a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800670c:	68a2      	ldr	r2, [r4, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800670e:	7e21      	ldrb	r1, [r4, #24]
 8006710:	0389      	lsls	r1, r1, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8006712:	430a      	orrs	r2, r1
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8006714:	7e61      	ldrb	r1, [r4, #25]
 8006716:	03c9      	lsls	r1, r1, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8006718:	430a      	orrs	r2, r1
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800671a:	7ea5      	ldrb	r5, [r4, #26]
 800671c:	0369      	lsls	r1, r5, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800671e:	430a      	orrs	r2, r1
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8006720:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006722:	2900      	cmp	r1, #0
 8006724:	d001      	beq.n	800672a <HAL_ADC_Init+0xc2>
 8006726:	2180      	movs	r1, #128	@ 0x80
 8006728:	0149      	lsls	r1, r1, #5
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800672a:	430a      	orrs	r2, r1
                    hadc->Init.DataAlign                                           |
 800672c:	68e1      	ldr	r1, [r4, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800672e:	430a      	orrs	r2, r1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8006730:	6921      	ldr	r1, [r4, #16]
 8006732:	2900      	cmp	r1, #0
 8006734:	db69      	blt.n	800680a <HAL_ADC_Init+0x1a2>
 8006736:	2180      	movs	r1, #128	@ 0x80
 8006738:	0389      	lsls	r1, r1, #14
                    hadc->Init.DataAlign                                           |
 800673a:	430a      	orrs	r2, r1
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800673c:	212c      	movs	r1, #44	@ 0x2c
 800673e:	5c61      	ldrb	r1, [r4, r1]
 8006740:	0049      	lsls	r1, r1, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8006742:	430a      	orrs	r2, r1

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006744:	2120      	movs	r1, #32
 8006746:	5c61      	ldrb	r1, [r4, r1]
 8006748:	2901      	cmp	r1, #1
 800674a:	d061      	beq.n	8006810 <HAL_ADC_Init+0x1a8>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800674c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800674e:	2900      	cmp	r1, #0
 8006750:	d005      	beq.n	800675e <HAL_ADC_Init+0xf6>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8006752:	25e0      	movs	r5, #224	@ 0xe0
 8006754:	006d      	lsls	r5, r5, #1
 8006756:	4029      	ands	r1, r5
                      hadc->Init.ExternalTrigConvEdge);
 8006758:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800675a:	4329      	orrs	r1, r5
 800675c:	430a      	orrs	r2, r1
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800675e:	68d9      	ldr	r1, [r3, #12]
 8006760:	4d4e      	ldr	r5, [pc, #312]	@ (800689c <HAL_ADC_Init+0x234>)
 8006762:	4029      	ands	r1, r5
 8006764:	430a      	orrs	r2, r1
 8006766:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006768:	6863      	ldr	r3, [r4, #4]
 800676a:	0f9b      	lsrs	r3, r3, #30
 800676c:	079b      	lsls	r3, r3, #30
                    hadc->Init.TriggerFrequencyMode
 800676e:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006770:	431a      	orrs	r2, r3
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8006772:	213c      	movs	r1, #60	@ 0x3c
 8006774:	5c61      	ldrb	r1, [r4, r1]
 8006776:	2901      	cmp	r1, #1
 8006778:	d059      	beq.n	800682e <HAL_ADC_Init+0x1c6>
                      hadc->Init.Oversampling.RightBitShift |
                      hadc->Init.Oversampling.TriggeredMode
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800677a:	6821      	ldr	r1, [r4, #0]
 800677c:	690b      	ldr	r3, [r1, #16]
 800677e:	4d48      	ldr	r5, [pc, #288]	@ (80068a0 <HAL_ADC_Init+0x238>)
 8006780:	402b      	ands	r3, r5
 8006782:	4313      	orrs	r3, r2
 8006784:	610b      	str	r3, [r1, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8006786:	6863      	ldr	r3, [r4, #4]
 8006788:	22c0      	movs	r2, #192	@ 0xc0
 800678a:	0612      	lsls	r2, r2, #24
 800678c:	4293      	cmp	r3, r2
 800678e:	d010      	beq.n	80067b2 <HAL_ADC_Init+0x14a>
 8006790:	2280      	movs	r2, #128	@ 0x80
 8006792:	05d2      	lsls	r2, r2, #23
 8006794:	4293      	cmp	r3, r2
 8006796:	d00c      	beq.n	80067b2 <HAL_ADC_Init+0x14a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8006798:	2280      	movs	r2, #128	@ 0x80
 800679a:	0612      	lsls	r2, r2, #24
 800679c:	4293      	cmp	r3, r2
 800679e:	d008      	beq.n	80067b2 <HAL_ADC_Init+0x14a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80067a0:	4940      	ldr	r1, [pc, #256]	@ (80068a4 <HAL_ADC_Init+0x23c>)
 80067a2:	680a      	ldr	r2, [r1, #0]
 80067a4:	4d40      	ldr	r5, [pc, #256]	@ (80068a8 <HAL_ADC_Init+0x240>)
 80067a6:	402a      	ands	r2, r5
 80067a8:	25f0      	movs	r5, #240	@ 0xf0
 80067aa:	03ad      	lsls	r5, r5, #14
 80067ac:	402b      	ands	r3, r5
 80067ae:	4313      	orrs	r3, r2
 80067b0:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80067b2:	6821      	ldr	r1, [r4, #0]
 80067b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  MODIFY_REG(ADCx->SMPR,
 80067b6:	694a      	ldr	r2, [r1, #20]
 80067b8:	2507      	movs	r5, #7
 80067ba:	43aa      	bics	r2, r5
 80067bc:	4313      	orrs	r3, r2
 80067be:	614b      	str	r3, [r1, #20]
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80067c0:	6821      	ldr	r1, [r4, #0]
 80067c2:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80067c4:	694b      	ldr	r3, [r1, #20]
 80067c6:	3569      	adds	r5, #105	@ 0x69
 80067c8:	43ab      	bics	r3, r5
 80067ca:	0112      	lsls	r2, r2, #4
 80067cc:	4313      	orrs	r3, r2
 80067ce:	614b      	str	r3, [r1, #20]
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80067d0:	6923      	ldr	r3, [r4, #16]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d135      	bne.n	8006842 <HAL_ADC_Init+0x1da>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80067d6:	6822      	ldr	r2, [r4, #0]
 80067d8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80067da:	3b10      	subs	r3, #16
 80067dc:	430b      	orrs	r3, r1
 80067de:	6293      	str	r3, [r2, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80067e0:	6823      	ldr	r3, [r4, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80067e2:	695a      	ldr	r2, [r3, #20]
 80067e4:	2307      	movs	r3, #7
 80067e6:	4013      	ands	r3, r2
        == hadc->Init.SamplingTimeCommon1)
 80067e8:	6b62      	ldr	r2, [r4, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80067ea:	429a      	cmp	r2, r3
 80067ec:	d03b      	beq.n	8006866 <HAL_ADC_Init+0x1fe>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80067ee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80067f0:	2212      	movs	r2, #18
 80067f2:	4393      	bics	r3, r2
 80067f4:	3a02      	subs	r2, #2
 80067f6:	4313      	orrs	r3, r2
 80067f8:	65a3      	str	r3, [r4, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80067fa:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80067fc:	3a0f      	subs	r2, #15
 80067fe:	4313      	orrs	r3, r2
 8006800:	65e3      	str	r3, [r4, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8006802:	2001      	movs	r0, #1
 8006804:	e03d      	b.n	8006882 <HAL_ADC_Init+0x21a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006806:	2000      	movs	r0, #0
 8006808:	e768      	b.n	80066dc <HAL_ADC_Init+0x74>
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800680a:	0049      	lsls	r1, r1, #1
 800680c:	0849      	lsrs	r1, r1, #1
 800680e:	e794      	b.n	800673a <HAL_ADC_Init+0xd2>
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8006810:	2d00      	cmp	r5, #0
 8006812:	d103      	bne.n	800681c <HAL_ADC_Init+0x1b4>
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8006814:	2180      	movs	r1, #128	@ 0x80
 8006816:	0249      	lsls	r1, r1, #9
 8006818:	430a      	orrs	r2, r1
 800681a:	e797      	b.n	800674c <HAL_ADC_Init+0xe4>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800681c:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800681e:	2520      	movs	r5, #32
 8006820:	4329      	orrs	r1, r5
 8006822:	65a1      	str	r1, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006824:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8006826:	3d1f      	subs	r5, #31
 8006828:	4329      	orrs	r1, r5
 800682a:	65e1      	str	r1, [r4, #92]	@ 0x5c
 800682c:	e78e      	b.n	800674c <HAL_ADC_Init+0xe4>
                      hadc->Init.Oversampling.Ratio         |
 800682e:	6c21      	ldr	r1, [r4, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006830:	430b      	orrs	r3, r1
                      hadc->Init.Oversampling.RightBitShift |
 8006832:	6c61      	ldr	r1, [r4, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8006834:	430b      	orrs	r3, r1
                      hadc->Init.Oversampling.TriggeredMode
 8006836:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8006838:	430b      	orrs	r3, r1
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 800683a:	4313      	orrs	r3, r2
 800683c:	2201      	movs	r2, #1
 800683e:	431a      	orrs	r2, r3
 8006840:	e79b      	b.n	800677a <HAL_ADC_Init+0x112>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006842:	2280      	movs	r2, #128	@ 0x80
 8006844:	0392      	lsls	r2, r2, #14
 8006846:	4293      	cmp	r3, r2
 8006848:	d1ca      	bne.n	80067e0 <HAL_ADC_Init+0x178>
      MODIFY_REG(hadc->Instance->CHSELR,
 800684a:	6821      	ldr	r1, [r4, #0]
 800684c:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 800684e:	69e3      	ldr	r3, [r4, #28]
 8006850:	3b01      	subs	r3, #1
 8006852:	009b      	lsls	r3, r3, #2
 8006854:	221c      	movs	r2, #28
 8006856:	401a      	ands	r2, r3
 8006858:	2310      	movs	r3, #16
 800685a:	425b      	negs	r3, r3
 800685c:	4093      	lsls	r3, r2
 800685e:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8006860:	4313      	orrs	r3, r2
 8006862:	628b      	str	r3, [r1, #40]	@ 0x28
 8006864:	e7bc      	b.n	80067e0 <HAL_ADC_Init+0x178>
      ADC_CLEAR_ERRORCODE(hadc);
 8006866:	2300      	movs	r3, #0
 8006868:	65e3      	str	r3, [r4, #92]	@ 0x5c
      ADC_STATE_CLR_SET(hadc->State,
 800686a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800686c:	2203      	movs	r2, #3
 800686e:	4393      	bics	r3, r2
 8006870:	3a02      	subs	r2, #2
 8006872:	4313      	orrs	r3, r2
 8006874:	65a3      	str	r3, [r4, #88]	@ 0x58
 8006876:	e004      	b.n	8006882 <HAL_ADC_Init+0x21a>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006878:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800687a:	2210      	movs	r2, #16
 800687c:	4313      	orrs	r3, r2
 800687e:	65a3      	str	r3, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006880:	2001      	movs	r0, #1
  }

  return tmp_hal_status;
}
 8006882:	b003      	add	sp, #12
 8006884:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8006886:	2001      	movs	r0, #1
 8006888:	e7fb      	b.n	8006882 <HAL_ADC_Init+0x21a>
 800688a:	46c0      	nop			@ (mov r8, r8)
 800688c:	6fffffe8 	.word	0x6fffffe8
 8006890:	200000e0 	.word	0x200000e0
 8006894:	00030d40 	.word	0x00030d40
 8006898:	fffffefd 	.word	0xfffffefd
 800689c:	ffde0201 	.word	0xffde0201
 80068a0:	1ffffc02 	.word	0x1ffffc02
 80068a4:	40012708 	.word	0x40012708
 80068a8:	ffc3ffff 	.word	0xffc3ffff

080068ac <HAL_ADC_ConvHalfCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80068ac:	4770      	bx	lr

080068ae <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80068ae:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80068b0:	6a80      	ldr	r0, [r0, #40]	@ 0x28

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80068b2:	f7ff fffb 	bl	80068ac <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80068b6:	bd10      	pop	{r4, pc}

080068b8 <HAL_ADC_ErrorCallback>:
}
 80068b8:	4770      	bx	lr

080068ba <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80068ba:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80068bc:	6a80      	ldr	r0, [r0, #40]	@ 0x28

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80068be:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 80068c0:	2240      	movs	r2, #64	@ 0x40
 80068c2:	4313      	orrs	r3, r2
 80068c4:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80068c6:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 80068c8:	3a3c      	subs	r2, #60	@ 0x3c
 80068ca:	4313      	orrs	r3, r2
 80068cc:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80068ce:	f7ff fff3 	bl	80068b8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80068d2:	bd10      	pop	{r4, pc}

080068d4 <ADC_DMAConvCplt>:
{
 80068d4:	b510      	push	{r4, lr}
 80068d6:	0003      	movs	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80068d8:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80068da:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 80068dc:	2150      	movs	r1, #80	@ 0x50
 80068de:	4211      	tst	r1, r2
 80068e0:	d12a      	bne.n	8006938 <ADC_DMAConvCplt+0x64>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80068e2:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 80068e4:	2380      	movs	r3, #128	@ 0x80
 80068e6:	009b      	lsls	r3, r3, #2
 80068e8:	4313      	orrs	r3, r2
 80068ea:	6583      	str	r3, [r0, #88]	@ 0x58
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80068ec:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80068ee:	68d9      	ldr	r1, [r3, #12]
 80068f0:	22c0      	movs	r2, #192	@ 0xc0
 80068f2:	0112      	lsls	r2, r2, #4
 80068f4:	4211      	tst	r1, r2
 80068f6:	d113      	bne.n	8006920 <ADC_DMAConvCplt+0x4c>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80068f8:	7e82      	ldrb	r2, [r0, #26]
 80068fa:	2a00      	cmp	r2, #0
 80068fc:	d110      	bne.n	8006920 <ADC_DMAConvCplt+0x4c>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	0712      	lsls	r2, r2, #28
 8006902:	d50d      	bpl.n	8006920 <ADC_DMAConvCplt+0x4c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006904:	689a      	ldr	r2, [r3, #8]
 8006906:	0752      	lsls	r2, r2, #29
 8006908:	d40d      	bmi.n	8006926 <ADC_DMAConvCplt+0x52>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800690a:	685a      	ldr	r2, [r3, #4]
 800690c:	210c      	movs	r1, #12
 800690e:	438a      	bics	r2, r1
 8006910:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8006912:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8006914:	4a0e      	ldr	r2, [pc, #56]	@ (8006950 <ADC_DMAConvCplt+0x7c>)
 8006916:	4013      	ands	r3, r2
 8006918:	3204      	adds	r2, #4
 800691a:	32ff      	adds	r2, #255	@ 0xff
 800691c:	4313      	orrs	r3, r2
 800691e:	6583      	str	r3, [r0, #88]	@ 0x58
    HAL_ADC_ConvCpltCallback(hadc);
 8006920:	f7fe f824 	bl	800496c <HAL_ADC_ConvCpltCallback>
}
 8006924:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006926:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8006928:	2220      	movs	r2, #32
 800692a:	4313      	orrs	r3, r2
 800692c:	6583      	str	r3, [r0, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800692e:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8006930:	3a1f      	subs	r2, #31
 8006932:	4313      	orrs	r3, r2
 8006934:	65c3      	str	r3, [r0, #92]	@ 0x5c
 8006936:	e7f3      	b.n	8006920 <ADC_DMAConvCplt+0x4c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006938:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 800693a:	06d2      	lsls	r2, r2, #27
 800693c:	d404      	bmi.n	8006948 <ADC_DMAConvCplt+0x74>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800693e:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8006940:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006942:	0018      	movs	r0, r3
 8006944:	4790      	blx	r2
}
 8006946:	e7ed      	b.n	8006924 <ADC_DMAConvCplt+0x50>
      HAL_ADC_ErrorCallback(hadc);
 8006948:	f7ff ffb6 	bl	80068b8 <HAL_ADC_ErrorCallback>
 800694c:	e7ea      	b.n	8006924 <ADC_DMAConvCplt+0x50>
 800694e:	46c0      	nop			@ (mov r8, r8)
 8006950:	fffffefe 	.word	0xfffffefe

08006954 <HAL_ADC_ConfigChannel>:
{
 8006954:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006956:	b083      	sub	sp, #12
 8006958:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 800695a:	2300      	movs	r3, #0
 800695c:	9301      	str	r3, [sp, #4]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800695e:	6905      	ldr	r5, [r0, #16]
  __HAL_LOCK(hadc);
 8006960:	3354      	adds	r3, #84	@ 0x54
 8006962:	5cc3      	ldrb	r3, [r0, r3]
 8006964:	2b01      	cmp	r3, #1
 8006966:	d100      	bne.n	800696a <HAL_ADC_ConfigChannel+0x16>
 8006968:	e12f      	b.n	8006bca <HAL_ADC_ConfigChannel+0x276>
 800696a:	2354      	movs	r3, #84	@ 0x54
 800696c:	2201      	movs	r2, #1
 800696e:	54c2      	strb	r2, [r0, r3]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006970:	6800      	ldr	r0, [r0, #0]
 8006972:	6883      	ldr	r3, [r0, #8]
 8006974:	3203      	adds	r2, #3
 8006976:	0016      	movs	r6, r2
 8006978:	401e      	ands	r6, r3
 800697a:	421a      	tst	r2, r3
 800697c:	d009      	beq.n	8006992 <HAL_ADC_ConfigChannel+0x3e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800697e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006980:	321c      	adds	r2, #28
 8006982:	4313      	orrs	r3, r2
 8006984:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8006986:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8006988:	2354      	movs	r3, #84	@ 0x54
 800698a:	2200      	movs	r2, #0
 800698c:	54e2      	strb	r2, [r4, r3]
}
 800698e:	b003      	add	sp, #12
 8006990:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (pConfig->Rank != ADC_RANK_NONE)
 8006992:	684b      	ldr	r3, [r1, #4]
 8006994:	2b02      	cmp	r3, #2
 8006996:	d100      	bne.n	800699a <HAL_ADC_ConfigChannel+0x46>
 8006998:	e0d5      	b.n	8006b46 <HAL_ADC_ConfigChannel+0x1f2>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800699a:	2280      	movs	r2, #128	@ 0x80
 800699c:	0612      	lsls	r2, r2, #24
 800699e:	4295      	cmp	r5, r2
 80069a0:	d025      	beq.n	80069ee <HAL_ADC_ConfigChannel+0x9a>
 80069a2:	4a8b      	ldr	r2, [pc, #556]	@ (8006bd0 <HAL_ADC_ConfigChannel+0x27c>)
 80069a4:	4295      	cmp	r5, r2
 80069a6:	d022      	beq.n	80069ee <HAL_ADC_ConfigChannel+0x9a>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80069a8:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80069aa:	271f      	movs	r7, #31
 80069ac:	401f      	ands	r7, r3
 80069ae:	250f      	movs	r5, #15
 80069b0:	40bd      	lsls	r5, r7
 80069b2:	43aa      	bics	r2, r5
 80069b4:	680b      	ldr	r3, [r1, #0]
 80069b6:	035d      	lsls	r5, r3, #13
 80069b8:	d12f      	bne.n	8006a1a <HAL_ADC_ConfigChannel+0xc6>
 80069ba:	0e9b      	lsrs	r3, r3, #26
 80069bc:	261f      	movs	r6, #31
 80069be:	401e      	ands	r6, r3
 80069c0:	40be      	lsls	r6, r7
 80069c2:	4332      	orrs	r2, r6
 80069c4:	6622      	str	r2, [r4, #96]	@ 0x60
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80069c6:	684d      	ldr	r5, [r1, #4]
 80069c8:	08ab      	lsrs	r3, r5, #2
 80069ca:	3301      	adds	r3, #1
 80069cc:	69e2      	ldr	r2, [r4, #28]
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d813      	bhi.n	80069fa <HAL_ADC_ConfigChannel+0xa6>
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80069d2:	680e      	ldr	r6, [r1, #0]
  MODIFY_REG(ADCx->CHSELR,
 80069d4:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 80069d6:	231f      	movs	r3, #31
 80069d8:	401d      	ands	r5, r3
 80069da:	3b10      	subs	r3, #16
 80069dc:	001f      	movs	r7, r3
 80069de:	40af      	lsls	r7, r5
 80069e0:	43ba      	bics	r2, r7
 80069e2:	0eb6      	lsrs	r6, r6, #26
 80069e4:	4033      	ands	r3, r6
 80069e6:	40ab      	lsls	r3, r5
 80069e8:	4313      	orrs	r3, r2
 80069ea:	6283      	str	r3, [r0, #40]	@ 0x28
}
 80069ec:	e005      	b.n	80069fa <HAL_ADC_ConfigChannel+0xa6>
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80069ee:	680b      	ldr	r3, [r1, #0]
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80069f0:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 80069f2:	035b      	lsls	r3, r3, #13
 80069f4:	0b5b      	lsrs	r3, r3, #13
 80069f6:	4313      	orrs	r3, r2
 80069f8:	6283      	str	r3, [r0, #40]	@ 0x28
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80069fa:	6820      	ldr	r0, [r4, #0]
 80069fc:	680b      	ldr	r3, [r1, #0]
 80069fe:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(ADCx->SMPR,
 8006a00:	6942      	ldr	r2, [r0, #20]
 8006a02:	021b      	lsls	r3, r3, #8
 8006a04:	439a      	bics	r2, r3
 8006a06:	402b      	ands	r3, r5
 8006a08:	4d72      	ldr	r5, [pc, #456]	@ (8006bd4 <HAL_ADC_ConfigChannel+0x280>)
 8006a0a:	402b      	ands	r3, r5
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	6143      	str	r3, [r0, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006a10:	680b      	ldr	r3, [r1, #0]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	db4f      	blt.n	8006ab6 <HAL_ADC_ConfigChannel+0x162>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006a16:	2000      	movs	r0, #0
 8006a18:	e7b6      	b.n	8006988 <HAL_ADC_ConfigChannel+0x34>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8006a1a:	07dd      	lsls	r5, r3, #31
 8006a1c:	d4d0      	bmi.n	80069c0 <HAL_ADC_ConfigChannel+0x6c>
 8006a1e:	079d      	lsls	r5, r3, #30
 8006a20:	d427      	bmi.n	8006a72 <HAL_ADC_ConfigChannel+0x11e>
 8006a22:	075d      	lsls	r5, r3, #29
 8006a24:	d427      	bmi.n	8006a76 <HAL_ADC_ConfigChannel+0x122>
 8006a26:	071d      	lsls	r5, r3, #28
 8006a28:	d427      	bmi.n	8006a7a <HAL_ADC_ConfigChannel+0x126>
 8006a2a:	06dd      	lsls	r5, r3, #27
 8006a2c:	d427      	bmi.n	8006a7e <HAL_ADC_ConfigChannel+0x12a>
 8006a2e:	069d      	lsls	r5, r3, #26
 8006a30:	d427      	bmi.n	8006a82 <HAL_ADC_ConfigChannel+0x12e>
 8006a32:	065d      	lsls	r5, r3, #25
 8006a34:	d427      	bmi.n	8006a86 <HAL_ADC_ConfigChannel+0x132>
 8006a36:	061d      	lsls	r5, r3, #24
 8006a38:	d427      	bmi.n	8006a8a <HAL_ADC_ConfigChannel+0x136>
 8006a3a:	05dd      	lsls	r5, r3, #23
 8006a3c:	d427      	bmi.n	8006a8e <HAL_ADC_ConfigChannel+0x13a>
 8006a3e:	059d      	lsls	r5, r3, #22
 8006a40:	d427      	bmi.n	8006a92 <HAL_ADC_ConfigChannel+0x13e>
 8006a42:	055d      	lsls	r5, r3, #21
 8006a44:	d427      	bmi.n	8006a96 <HAL_ADC_ConfigChannel+0x142>
 8006a46:	051d      	lsls	r5, r3, #20
 8006a48:	d427      	bmi.n	8006a9a <HAL_ADC_ConfigChannel+0x146>
 8006a4a:	04dd      	lsls	r5, r3, #19
 8006a4c:	d427      	bmi.n	8006a9e <HAL_ADC_ConfigChannel+0x14a>
 8006a4e:	049d      	lsls	r5, r3, #18
 8006a50:	d427      	bmi.n	8006aa2 <HAL_ADC_ConfigChannel+0x14e>
 8006a52:	045d      	lsls	r5, r3, #17
 8006a54:	d427      	bmi.n	8006aa6 <HAL_ADC_ConfigChannel+0x152>
 8006a56:	041d      	lsls	r5, r3, #16
 8006a58:	d427      	bmi.n	8006aaa <HAL_ADC_ConfigChannel+0x156>
 8006a5a:	03dd      	lsls	r5, r3, #15
 8006a5c:	d427      	bmi.n	8006aae <HAL_ADC_ConfigChannel+0x15a>
 8006a5e:	039d      	lsls	r5, r3, #14
 8006a60:	d427      	bmi.n	8006ab2 <HAL_ADC_ConfigChannel+0x15e>
 8006a62:	2580      	movs	r5, #128	@ 0x80
 8006a64:	02ed      	lsls	r5, r5, #11
 8006a66:	001e      	movs	r6, r3
 8006a68:	402e      	ands	r6, r5
 8006a6a:	422b      	tst	r3, r5
 8006a6c:	d0a8      	beq.n	80069c0 <HAL_ADC_ConfigChannel+0x6c>
 8006a6e:	2612      	movs	r6, #18
 8006a70:	e7a6      	b.n	80069c0 <HAL_ADC_ConfigChannel+0x6c>
 8006a72:	2601      	movs	r6, #1
 8006a74:	e7a4      	b.n	80069c0 <HAL_ADC_ConfigChannel+0x6c>
 8006a76:	2602      	movs	r6, #2
 8006a78:	e7a2      	b.n	80069c0 <HAL_ADC_ConfigChannel+0x6c>
 8006a7a:	2603      	movs	r6, #3
 8006a7c:	e7a0      	b.n	80069c0 <HAL_ADC_ConfigChannel+0x6c>
 8006a7e:	2604      	movs	r6, #4
 8006a80:	e79e      	b.n	80069c0 <HAL_ADC_ConfigChannel+0x6c>
 8006a82:	2605      	movs	r6, #5
 8006a84:	e79c      	b.n	80069c0 <HAL_ADC_ConfigChannel+0x6c>
 8006a86:	2606      	movs	r6, #6
 8006a88:	e79a      	b.n	80069c0 <HAL_ADC_ConfigChannel+0x6c>
 8006a8a:	2607      	movs	r6, #7
 8006a8c:	e798      	b.n	80069c0 <HAL_ADC_ConfigChannel+0x6c>
 8006a8e:	2608      	movs	r6, #8
 8006a90:	e796      	b.n	80069c0 <HAL_ADC_ConfigChannel+0x6c>
 8006a92:	2609      	movs	r6, #9
 8006a94:	e794      	b.n	80069c0 <HAL_ADC_ConfigChannel+0x6c>
 8006a96:	260a      	movs	r6, #10
 8006a98:	e792      	b.n	80069c0 <HAL_ADC_ConfigChannel+0x6c>
 8006a9a:	260b      	movs	r6, #11
 8006a9c:	e790      	b.n	80069c0 <HAL_ADC_ConfigChannel+0x6c>
 8006a9e:	260c      	movs	r6, #12
 8006aa0:	e78e      	b.n	80069c0 <HAL_ADC_ConfigChannel+0x6c>
 8006aa2:	260d      	movs	r6, #13
 8006aa4:	e78c      	b.n	80069c0 <HAL_ADC_ConfigChannel+0x6c>
 8006aa6:	260e      	movs	r6, #14
 8006aa8:	e78a      	b.n	80069c0 <HAL_ADC_ConfigChannel+0x6c>
 8006aaa:	260f      	movs	r6, #15
 8006aac:	e788      	b.n	80069c0 <HAL_ADC_ConfigChannel+0x6c>
 8006aae:	2610      	movs	r6, #16
 8006ab0:	e786      	b.n	80069c0 <HAL_ADC_ConfigChannel+0x6c>
 8006ab2:	2611      	movs	r6, #17
 8006ab4:	e784      	b.n	80069c0 <HAL_ADC_ConfigChannel+0x6c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006ab6:	4a48      	ldr	r2, [pc, #288]	@ (8006bd8 <HAL_ADC_ConfigChannel+0x284>)
 8006ab8:	6811      	ldr	r1, [r2, #0]
 8006aba:	22e0      	movs	r2, #224	@ 0xe0
 8006abc:	0452      	lsls	r2, r2, #17
 8006abe:	400a      	ands	r2, r1
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006ac0:	4846      	ldr	r0, [pc, #280]	@ (8006bdc <HAL_ADC_ConfigChannel+0x288>)
 8006ac2:	4283      	cmp	r3, r0
 8006ac4:	d007      	beq.n	8006ad6 <HAL_ADC_ConfigChannel+0x182>
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8006ac6:	4846      	ldr	r0, [pc, #280]	@ (8006be0 <HAL_ADC_ConfigChannel+0x28c>)
 8006ac8:	4283      	cmp	r3, r0
 8006aca:	d022      	beq.n	8006b12 <HAL_ADC_ConfigChannel+0x1be>
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8006acc:	4845      	ldr	r0, [pc, #276]	@ (8006be4 <HAL_ADC_ConfigChannel+0x290>)
 8006ace:	4283      	cmp	r3, r0
 8006ad0:	d02c      	beq.n	8006b2c <HAL_ADC_ConfigChannel+0x1d8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006ad2:	2000      	movs	r0, #0
 8006ad4:	e758      	b.n	8006988 <HAL_ADC_ConfigChannel+0x34>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006ad6:	0208      	lsls	r0, r1, #8
 8006ad8:	d4f5      	bmi.n	8006ac6 <HAL_ADC_ConfigChannel+0x172>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006ada:	2380      	movs	r3, #128	@ 0x80
 8006adc:	041b      	lsls	r3, r3, #16
 8006ade:	4313      	orrs	r3, r2
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006ae0:	493d      	ldr	r1, [pc, #244]	@ (8006bd8 <HAL_ADC_ConfigChannel+0x284>)
 8006ae2:	680a      	ldr	r2, [r1, #0]
 8006ae4:	4840      	ldr	r0, [pc, #256]	@ (8006be8 <HAL_ADC_ConfigChannel+0x294>)
 8006ae6:	4002      	ands	r2, r0
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	600b      	str	r3, [r1, #0]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006aec:	4b3f      	ldr	r3, [pc, #252]	@ (8006bec <HAL_ADC_ConfigChannel+0x298>)
 8006aee:	6818      	ldr	r0, [r3, #0]
 8006af0:	493f      	ldr	r1, [pc, #252]	@ (8006bf0 <HAL_ADC_ConfigChannel+0x29c>)
 8006af2:	f7fb fb09 	bl	8002108 <__udivsi3>
 8006af6:	3001      	adds	r0, #1
 8006af8:	0043      	lsls	r3, r0, #1
 8006afa:	181b      	adds	r3, r3, r0
 8006afc:	009b      	lsls	r3, r3, #2
 8006afe:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 8006b00:	e002      	b.n	8006b08 <HAL_ADC_ConfigChannel+0x1b4>
            wait_loop_index--;
 8006b02:	9b01      	ldr	r3, [sp, #4]
 8006b04:	3b01      	subs	r3, #1
 8006b06:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 8006b08:	9b01      	ldr	r3, [sp, #4]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d1f9      	bne.n	8006b02 <HAL_ADC_ConfigChannel+0x1ae>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b0e:	2000      	movs	r0, #0
 8006b10:	e73a      	b.n	8006988 <HAL_ADC_ConfigChannel+0x34>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006b12:	01c8      	lsls	r0, r1, #7
 8006b14:	d4da      	bmi.n	8006acc <HAL_ADC_ConfigChannel+0x178>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006b16:	2380      	movs	r3, #128	@ 0x80
 8006b18:	045b      	lsls	r3, r3, #17
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	492e      	ldr	r1, [pc, #184]	@ (8006bd8 <HAL_ADC_ConfigChannel+0x284>)
 8006b1e:	680a      	ldr	r2, [r1, #0]
 8006b20:	4831      	ldr	r0, [pc, #196]	@ (8006be8 <HAL_ADC_ConfigChannel+0x294>)
 8006b22:	4002      	ands	r2, r0
 8006b24:	4313      	orrs	r3, r2
 8006b26:	600b      	str	r3, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b28:	2000      	movs	r0, #0
}
 8006b2a:	e72d      	b.n	8006988 <HAL_ADC_ConfigChannel+0x34>
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8006b2c:	0249      	lsls	r1, r1, #9
 8006b2e:	d44a      	bmi.n	8006bc6 <HAL_ADC_ConfigChannel+0x272>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006b30:	2380      	movs	r3, #128	@ 0x80
 8006b32:	03db      	lsls	r3, r3, #15
 8006b34:	4313      	orrs	r3, r2
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006b36:	4928      	ldr	r1, [pc, #160]	@ (8006bd8 <HAL_ADC_ConfigChannel+0x284>)
 8006b38:	680a      	ldr	r2, [r1, #0]
 8006b3a:	482b      	ldr	r0, [pc, #172]	@ (8006be8 <HAL_ADC_ConfigChannel+0x294>)
 8006b3c:	4002      	ands	r2, r0
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	600b      	str	r3, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b42:	2000      	movs	r0, #0
}
 8006b44:	e720      	b.n	8006988 <HAL_ADC_ConfigChannel+0x34>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006b46:	2380      	movs	r3, #128	@ 0x80
 8006b48:	061b      	lsls	r3, r3, #24
 8006b4a:	429d      	cmp	r5, r3
 8006b4c:	d002      	beq.n	8006b54 <HAL_ADC_ConfigChannel+0x200>
 8006b4e:	4b20      	ldr	r3, [pc, #128]	@ (8006bd0 <HAL_ADC_ConfigChannel+0x27c>)
 8006b50:	429d      	cmp	r5, r3
 8006b52:	d105      	bne.n	8006b60 <HAL_ADC_ConfigChannel+0x20c>
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8006b54:	680b      	ldr	r3, [r1, #0]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8006b56:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8006b58:	035b      	lsls	r3, r3, #13
 8006b5a:	0b5b      	lsrs	r3, r3, #13
 8006b5c:	439a      	bics	r2, r3
 8006b5e:	6282      	str	r2, [r0, #40]	@ 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006b60:	680b      	ldr	r3, [r1, #0]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	db01      	blt.n	8006b6a <HAL_ADC_ConfigChannel+0x216>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b66:	2000      	movs	r0, #0
 8006b68:	e70e      	b.n	8006988 <HAL_ADC_ConfigChannel+0x34>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006b6a:	4a1b      	ldr	r2, [pc, #108]	@ (8006bd8 <HAL_ADC_ConfigChannel+0x284>)
 8006b6c:	6812      	ldr	r2, [r2, #0]
        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006b6e:	491b      	ldr	r1, [pc, #108]	@ (8006bdc <HAL_ADC_ConfigChannel+0x288>)
 8006b70:	428b      	cmp	r3, r1
 8006b72:	d007      	beq.n	8006b84 <HAL_ADC_ConfigChannel+0x230>
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8006b74:	491a      	ldr	r1, [pc, #104]	@ (8006be0 <HAL_ADC_ConfigChannel+0x28c>)
 8006b76:	428b      	cmp	r3, r1
 8006b78:	d00f      	beq.n	8006b9a <HAL_ADC_ConfigChannel+0x246>
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8006b7a:	491a      	ldr	r1, [pc, #104]	@ (8006be4 <HAL_ADC_ConfigChannel+0x290>)
 8006b7c:	428b      	cmp	r3, r1
 8006b7e:	d017      	beq.n	8006bb0 <HAL_ADC_ConfigChannel+0x25c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b80:	2000      	movs	r0, #0
 8006b82:	e701      	b.n	8006988 <HAL_ADC_ConfigChannel+0x34>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006b84:	23a0      	movs	r3, #160	@ 0xa0
 8006b86:	045b      	lsls	r3, r3, #17
 8006b88:	401a      	ands	r2, r3
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006b8a:	4913      	ldr	r1, [pc, #76]	@ (8006bd8 <HAL_ADC_ConfigChannel+0x284>)
 8006b8c:	680b      	ldr	r3, [r1, #0]
 8006b8e:	4816      	ldr	r0, [pc, #88]	@ (8006be8 <HAL_ADC_ConfigChannel+0x294>)
 8006b90:	4003      	ands	r3, r0
 8006b92:	431a      	orrs	r2, r3
 8006b94:	600a      	str	r2, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b96:	2000      	movs	r0, #0
}
 8006b98:	e6f6      	b.n	8006988 <HAL_ADC_ConfigChannel+0x34>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006b9a:	23c0      	movs	r3, #192	@ 0xc0
 8006b9c:	041b      	lsls	r3, r3, #16
 8006b9e:	401a      	ands	r2, r3
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006ba0:	490d      	ldr	r1, [pc, #52]	@ (8006bd8 <HAL_ADC_ConfigChannel+0x284>)
 8006ba2:	680b      	ldr	r3, [r1, #0]
 8006ba4:	4810      	ldr	r0, [pc, #64]	@ (8006be8 <HAL_ADC_ConfigChannel+0x294>)
 8006ba6:	4003      	ands	r3, r0
 8006ba8:	431a      	orrs	r2, r3
 8006baa:	600a      	str	r2, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006bac:	2000      	movs	r0, #0
}
 8006bae:	e6eb      	b.n	8006988 <HAL_ADC_ConfigChannel+0x34>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006bb0:	23c0      	movs	r3, #192	@ 0xc0
 8006bb2:	045b      	lsls	r3, r3, #17
 8006bb4:	401a      	ands	r2, r3
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006bb6:	4908      	ldr	r1, [pc, #32]	@ (8006bd8 <HAL_ADC_ConfigChannel+0x284>)
 8006bb8:	680b      	ldr	r3, [r1, #0]
 8006bba:	480b      	ldr	r0, [pc, #44]	@ (8006be8 <HAL_ADC_ConfigChannel+0x294>)
 8006bbc:	4003      	ands	r3, r0
 8006bbe:	431a      	orrs	r2, r3
 8006bc0:	600a      	str	r2, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006bc2:	2000      	movs	r0, #0
}
 8006bc4:	e6e0      	b.n	8006988 <HAL_ADC_ConfigChannel+0x34>
 8006bc6:	2000      	movs	r0, #0
 8006bc8:	e6de      	b.n	8006988 <HAL_ADC_ConfigChannel+0x34>
  __HAL_LOCK(hadc);
 8006bca:	2002      	movs	r0, #2
 8006bcc:	e6df      	b.n	800698e <HAL_ADC_ConfigChannel+0x3a>
 8006bce:	46c0      	nop			@ (mov r8, r8)
 8006bd0:	80000004 	.word	0x80000004
 8006bd4:	07ffff00 	.word	0x07ffff00
 8006bd8:	40012708 	.word	0x40012708
 8006bdc:	b0001000 	.word	0xb0001000
 8006be0:	b8004000 	.word	0xb8004000
 8006be4:	b4002000 	.word	0xb4002000
 8006be8:	fe3fffff 	.word	0xfe3fffff
 8006bec:	200000e0 	.word	0x200000e0
 8006bf0:	00030d40 	.word	0x00030d40

08006bf4 <ADC_ConversionStop>:
{
 8006bf4:	b570      	push	{r4, r5, r6, lr}
 8006bf6:	0004      	movs	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8006bf8:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006bfa:	6893      	ldr	r3, [r2, #8]
 8006bfc:	075b      	lsls	r3, r3, #29
 8006bfe:	d524      	bpl.n	8006c4a <ADC_ConversionStop+0x56>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006c00:	6893      	ldr	r3, [r2, #8]
 8006c02:	079b      	lsls	r3, r3, #30
 8006c04:	d405      	bmi.n	8006c12 <ADC_ConversionStop+0x1e>
  MODIFY_REG(ADCx->CR,
 8006c06:	6893      	ldr	r3, [r2, #8]
 8006c08:	4911      	ldr	r1, [pc, #68]	@ (8006c50 <ADC_ConversionStop+0x5c>)
 8006c0a:	400b      	ands	r3, r1
 8006c0c:	2110      	movs	r1, #16
 8006c0e:	430b      	orrs	r3, r1
 8006c10:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8006c12:	f7ff fd11 	bl	8006638 <HAL_GetTick>
 8006c16:	0005      	movs	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8006c18:	6823      	ldr	r3, [r4, #0]
 8006c1a:	689b      	ldr	r3, [r3, #8]
 8006c1c:	075b      	lsls	r3, r3, #29
 8006c1e:	d512      	bpl.n	8006c46 <ADC_ConversionStop+0x52>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8006c20:	f7ff fd0a 	bl	8006638 <HAL_GetTick>
 8006c24:	1b40      	subs	r0, r0, r5
 8006c26:	2802      	cmp	r0, #2
 8006c28:	d9f6      	bls.n	8006c18 <ADC_ConversionStop+0x24>
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8006c2a:	6823      	ldr	r3, [r4, #0]
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	075b      	lsls	r3, r3, #29
 8006c30:	d5f2      	bpl.n	8006c18 <ADC_ConversionStop+0x24>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006c32:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006c34:	2210      	movs	r2, #16
 8006c36:	4313      	orrs	r3, r2
 8006c38:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006c3a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006c3c:	3a0f      	subs	r2, #15
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 8006c42:	2001      	movs	r0, #1
 8006c44:	e002      	b.n	8006c4c <ADC_ConversionStop+0x58>
  return HAL_OK;
 8006c46:	2000      	movs	r0, #0
 8006c48:	e000      	b.n	8006c4c <ADC_ConversionStop+0x58>
 8006c4a:	2000      	movs	r0, #0
}
 8006c4c:	bd70      	pop	{r4, r5, r6, pc}
 8006c4e:	46c0      	nop			@ (mov r8, r8)
 8006c50:	7fffffe8 	.word	0x7fffffe8

08006c54 <ADC_Enable>:
{
 8006c54:	b530      	push	{r4, r5, lr}
 8006c56:	b083      	sub	sp, #12
 8006c58:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	9301      	str	r3, [sp, #4]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006c5e:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006c60:	689a      	ldr	r2, [r3, #8]
 8006c62:	07d2      	lsls	r2, r2, #31
 8006c64:	d44f      	bmi.n	8006d06 <ADC_Enable+0xb2>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8006c66:	6899      	ldr	r1, [r3, #8]
 8006c68:	4a28      	ldr	r2, [pc, #160]	@ (8006d0c <ADC_Enable+0xb8>)
 8006c6a:	4211      	tst	r1, r2
 8006c6c:	d111      	bne.n	8006c92 <ADC_Enable+0x3e>
  MODIFY_REG(ADCx->CR,
 8006c6e:	689a      	ldr	r2, [r3, #8]
 8006c70:	4927      	ldr	r1, [pc, #156]	@ (8006d10 <ADC_Enable+0xbc>)
 8006c72:	400a      	ands	r2, r1
 8006c74:	2101      	movs	r1, #1
 8006c76:	430a      	orrs	r2, r1
 8006c78:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006c7a:	4b26      	ldr	r3, [pc, #152]	@ (8006d14 <ADC_Enable+0xc0>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8006c7e:	021b      	lsls	r3, r3, #8
 8006c80:	d517      	bpl.n	8006cb2 <ADC_Enable+0x5e>
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006c82:	4b25      	ldr	r3, [pc, #148]	@ (8006d18 <ADC_Enable+0xc4>)
 8006c84:	6818      	ldr	r0, [r3, #0]
 8006c86:	4925      	ldr	r1, [pc, #148]	@ (8006d1c <ADC_Enable+0xc8>)
 8006c88:	f7fb fa3e 	bl	8002108 <__udivsi3>
 8006c8c:	3001      	adds	r0, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8006c8e:	9001      	str	r0, [sp, #4]
      while (wait_loop_index != 0UL)
 8006c90:	e00c      	b.n	8006cac <ADC_Enable+0x58>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006c92:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8006c94:	2210      	movs	r2, #16
 8006c96:	4313      	orrs	r3, r2
 8006c98:	6583      	str	r3, [r0, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006c9a:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8006c9c:	3a0f      	subs	r2, #15
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	65c3      	str	r3, [r0, #92]	@ 0x5c
      return HAL_ERROR;
 8006ca2:	2001      	movs	r0, #1
 8006ca4:	e030      	b.n	8006d08 <ADC_Enable+0xb4>
        wait_loop_index--;
 8006ca6:	9b01      	ldr	r3, [sp, #4]
 8006ca8:	3b01      	subs	r3, #1
 8006caa:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8006cac:	9b01      	ldr	r3, [sp, #4]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d1f9      	bne.n	8006ca6 <ADC_Enable+0x52>
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8006cb2:	7e63      	ldrb	r3, [r4, #25]
 8006cb4:	2b01      	cmp	r3, #1
 8006cb6:	d101      	bne.n	8006cbc <ADC_Enable+0x68>
  return HAL_OK;
 8006cb8:	2000      	movs	r0, #0
 8006cba:	e025      	b.n	8006d08 <ADC_Enable+0xb4>
      tickstart = HAL_GetTick();
 8006cbc:	f7ff fcbc 	bl	8006638 <HAL_GetTick>
 8006cc0:	0005      	movs	r5, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006cc2:	6823      	ldr	r3, [r4, #0]
 8006cc4:	681a      	ldr	r2, [r3, #0]
 8006cc6:	07d2      	lsls	r2, r2, #31
 8006cc8:	d41b      	bmi.n	8006d02 <ADC_Enable+0xae>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006cca:	689a      	ldr	r2, [r3, #8]
 8006ccc:	07d2      	lsls	r2, r2, #31
 8006cce:	d405      	bmi.n	8006cdc <ADC_Enable+0x88>
  MODIFY_REG(ADCx->CR,
 8006cd0:	689a      	ldr	r2, [r3, #8]
 8006cd2:	490f      	ldr	r1, [pc, #60]	@ (8006d10 <ADC_Enable+0xbc>)
 8006cd4:	400a      	ands	r2, r1
 8006cd6:	2101      	movs	r1, #1
 8006cd8:	430a      	orrs	r2, r1
 8006cda:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006cdc:	f7ff fcac 	bl	8006638 <HAL_GetTick>
 8006ce0:	1b40      	subs	r0, r0, r5
 8006ce2:	2802      	cmp	r0, #2
 8006ce4:	d9ed      	bls.n	8006cc2 <ADC_Enable+0x6e>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006ce6:	6823      	ldr	r3, [r4, #0]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	07db      	lsls	r3, r3, #31
 8006cec:	d4e9      	bmi.n	8006cc2 <ADC_Enable+0x6e>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006cee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006cf0:	2210      	movs	r2, #16
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	65a3      	str	r3, [r4, #88]	@ 0x58
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006cf6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006cf8:	3a0f      	subs	r2, #15
 8006cfa:	4313      	orrs	r3, r2
 8006cfc:	65e3      	str	r3, [r4, #92]	@ 0x5c
            return HAL_ERROR;
 8006cfe:	2001      	movs	r0, #1
 8006d00:	e002      	b.n	8006d08 <ADC_Enable+0xb4>
  return HAL_OK;
 8006d02:	2000      	movs	r0, #0
 8006d04:	e000      	b.n	8006d08 <ADC_Enable+0xb4>
 8006d06:	2000      	movs	r0, #0
}
 8006d08:	b003      	add	sp, #12
 8006d0a:	bd30      	pop	{r4, r5, pc}
 8006d0c:	80000017 	.word	0x80000017
 8006d10:	7fffffe8 	.word	0x7fffffe8
 8006d14:	40012708 	.word	0x40012708
 8006d18:	200000e0 	.word	0x200000e0
 8006d1c:	00030d40 	.word	0x00030d40

08006d20 <HAL_ADC_Start_DMA>:
{
 8006d20:	b570      	push	{r4, r5, r6, lr}
 8006d22:	0004      	movs	r4, r0
 8006d24:	000d      	movs	r5, r1
 8006d26:	0016      	movs	r6, r2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006d28:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006d2a:	6893      	ldr	r3, [r2, #8]
 8006d2c:	075b      	lsls	r3, r3, #29
 8006d2e:	d447      	bmi.n	8006dc0 <HAL_ADC_Start_DMA+0xa0>
    __HAL_LOCK(hadc);
 8006d30:	2354      	movs	r3, #84	@ 0x54
 8006d32:	5cc3      	ldrb	r3, [r0, r3]
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	d045      	beq.n	8006dc4 <HAL_ADC_Start_DMA+0xa4>
 8006d38:	2301      	movs	r3, #1
 8006d3a:	2154      	movs	r1, #84	@ 0x54
 8006d3c:	5443      	strb	r3, [r0, r1]
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8006d3e:	68d1      	ldr	r1, [r2, #12]
 8006d40:	420b      	tst	r3, r1
 8006d42:	d10d      	bne.n	8006d60 <HAL_ADC_Start_DMA+0x40>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006d44:	6893      	ldr	r3, [r2, #8]
 8006d46:	07db      	lsls	r3, r3, #31
 8006d48:	d505      	bpl.n	8006d56 <HAL_ADC_Start_DMA+0x36>
  MODIFY_REG(ADCx->CR,
 8006d4a:	6893      	ldr	r3, [r2, #8]
 8006d4c:	491e      	ldr	r1, [pc, #120]	@ (8006dc8 <HAL_ADC_Start_DMA+0xa8>)
 8006d4e:	400b      	ands	r3, r1
 8006d50:	2102      	movs	r1, #2
 8006d52:	430b      	orrs	r3, r1
 8006d54:	6093      	str	r3, [r2, #8]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8006d56:	6822      	ldr	r2, [r4, #0]
 8006d58:	68d3      	ldr	r3, [r2, #12]
 8006d5a:	2101      	movs	r1, #1
 8006d5c:	430b      	orrs	r3, r1
 8006d5e:	60d3      	str	r3, [r2, #12]
    tmp_hal_status = ADC_Enable(hadc);
 8006d60:	0020      	movs	r0, r4
 8006d62:	f7ff ff77 	bl	8006c54 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8006d66:	2800      	cmp	r0, #0
 8006d68:	d12b      	bne.n	8006dc2 <HAL_ADC_Start_DMA+0xa2>
      ADC_STATE_CLR_SET(hadc->State,
 8006d6a:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8006d6c:	4b17      	ldr	r3, [pc, #92]	@ (8006dcc <HAL_ADC_Start_DMA+0xac>)
 8006d6e:	401a      	ands	r2, r3
 8006d70:	2380      	movs	r3, #128	@ 0x80
 8006d72:	005b      	lsls	r3, r3, #1
 8006d74:	4313      	orrs	r3, r2
 8006d76:	65a3      	str	r3, [r4, #88]	@ 0x58
      ADC_CLEAR_ERRORCODE(hadc);
 8006d78:	2300      	movs	r3, #0
 8006d7a:	65e3      	str	r3, [r4, #92]	@ 0x5c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006d7c:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8006d7e:	4914      	ldr	r1, [pc, #80]	@ (8006dd0 <HAL_ADC_Start_DMA+0xb0>)
 8006d80:	62d1      	str	r1, [r2, #44]	@ 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006d82:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8006d84:	4913      	ldr	r1, [pc, #76]	@ (8006dd4 <HAL_ADC_Start_DMA+0xb4>)
 8006d86:	6311      	str	r1, [r2, #48]	@ 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006d88:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8006d8a:	4913      	ldr	r1, [pc, #76]	@ (8006dd8 <HAL_ADC_Start_DMA+0xb8>)
 8006d8c:	6351      	str	r1, [r2, #52]	@ 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006d8e:	6822      	ldr	r2, [r4, #0]
 8006d90:	211c      	movs	r1, #28
 8006d92:	6011      	str	r1, [r2, #0]
      __HAL_UNLOCK(hadc);
 8006d94:	2254      	movs	r2, #84	@ 0x54
 8006d96:	54a3      	strb	r3, [r4, r2]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006d98:	6822      	ldr	r2, [r4, #0]
 8006d9a:	6853      	ldr	r3, [r2, #4]
 8006d9c:	390c      	subs	r1, #12
 8006d9e:	430b      	orrs	r3, r1
 8006da0:	6053      	str	r3, [r2, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006da2:	6821      	ldr	r1, [r4, #0]
 8006da4:	3140      	adds	r1, #64	@ 0x40
 8006da6:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8006da8:	0033      	movs	r3, r6
 8006daa:	002a      	movs	r2, r5
 8006dac:	f000 face 	bl	800734c <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 8006db0:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8006db2:	6893      	ldr	r3, [r2, #8]
 8006db4:	4904      	ldr	r1, [pc, #16]	@ (8006dc8 <HAL_ADC_Start_DMA+0xa8>)
 8006db6:	400b      	ands	r3, r1
 8006db8:	2104      	movs	r1, #4
 8006dba:	430b      	orrs	r3, r1
 8006dbc:	6093      	str	r3, [r2, #8]
}
 8006dbe:	e000      	b.n	8006dc2 <HAL_ADC_Start_DMA+0xa2>
    tmp_hal_status = HAL_BUSY;
 8006dc0:	2002      	movs	r0, #2
}
 8006dc2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LOCK(hadc);
 8006dc4:	2002      	movs	r0, #2
 8006dc6:	e7fc      	b.n	8006dc2 <HAL_ADC_Start_DMA+0xa2>
 8006dc8:	7fffffe8 	.word	0x7fffffe8
 8006dcc:	fffff0fe 	.word	0xfffff0fe
 8006dd0:	080068d5 	.word	0x080068d5
 8006dd4:	080068af 	.word	0x080068af
 8006dd8:	080068bb 	.word	0x080068bb

08006ddc <ADC_Disable>:
{
 8006ddc:	b570      	push	{r4, r5, r6, lr}
 8006dde:	0004      	movs	r4, r0
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8006de0:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006de2:	689a      	ldr	r2, [r3, #8]
 8006de4:	2102      	movs	r1, #2
 8006de6:	0008      	movs	r0, r1
 8006de8:	4010      	ands	r0, r2
 8006dea:	4211      	tst	r1, r2
 8006dec:	d000      	beq.n	8006df0 <ADC_Disable+0x14>
 8006dee:	2001      	movs	r0, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006df0:	689a      	ldr	r2, [r3, #8]
 8006df2:	07d2      	lsls	r2, r2, #31
 8006df4:	d535      	bpl.n	8006e62 <ADC_Disable+0x86>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006df6:	2800      	cmp	r0, #0
 8006df8:	d135      	bne.n	8006e66 <ADC_Disable+0x8a>
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8006dfa:	6899      	ldr	r1, [r3, #8]
 8006dfc:	2205      	movs	r2, #5
 8006dfe:	400a      	ands	r2, r1
 8006e00:	2a01      	cmp	r2, #1
 8006e02:	d009      	beq.n	8006e18 <ADC_Disable+0x3c>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e04:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006e06:	2210      	movs	r2, #16
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e0c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006e0e:	3a0f      	subs	r2, #15
 8006e10:	4313      	orrs	r3, r2
 8006e12:	65e3      	str	r3, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 8006e14:	2001      	movs	r0, #1
 8006e16:	e025      	b.n	8006e64 <ADC_Disable+0x88>
  MODIFY_REG(ADCx->CR,
 8006e18:	689a      	ldr	r2, [r3, #8]
 8006e1a:	4914      	ldr	r1, [pc, #80]	@ (8006e6c <ADC_Disable+0x90>)
 8006e1c:	400a      	ands	r2, r1
 8006e1e:	2102      	movs	r1, #2
 8006e20:	430a      	orrs	r2, r1
 8006e22:	609a      	str	r2, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006e24:	6823      	ldr	r3, [r4, #0]
 8006e26:	2203      	movs	r2, #3
 8006e28:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8006e2a:	f7ff fc05 	bl	8006638 <HAL_GetTick>
 8006e2e:	0005      	movs	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006e30:	6823      	ldr	r3, [r4, #0]
 8006e32:	689b      	ldr	r3, [r3, #8]
 8006e34:	07db      	lsls	r3, r3, #31
 8006e36:	d512      	bpl.n	8006e5e <ADC_Disable+0x82>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006e38:	f7ff fbfe 	bl	8006638 <HAL_GetTick>
 8006e3c:	1b40      	subs	r0, r0, r5
 8006e3e:	2802      	cmp	r0, #2
 8006e40:	d9f6      	bls.n	8006e30 <ADC_Disable+0x54>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006e42:	6823      	ldr	r3, [r4, #0]
 8006e44:	689b      	ldr	r3, [r3, #8]
 8006e46:	07db      	lsls	r3, r3, #31
 8006e48:	d5f2      	bpl.n	8006e30 <ADC_Disable+0x54>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e4a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006e4c:	2210      	movs	r2, #16
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e52:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006e54:	3a0f      	subs	r2, #15
 8006e56:	4313      	orrs	r3, r2
 8006e58:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 8006e5a:	2001      	movs	r0, #1
 8006e5c:	e002      	b.n	8006e64 <ADC_Disable+0x88>
  return HAL_OK;
 8006e5e:	2000      	movs	r0, #0
 8006e60:	e000      	b.n	8006e64 <ADC_Disable+0x88>
 8006e62:	2000      	movs	r0, #0
}
 8006e64:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8006e66:	2000      	movs	r0, #0
 8006e68:	e7fc      	b.n	8006e64 <ADC_Disable+0x88>
 8006e6a:	46c0      	nop			@ (mov r8, r8)
 8006e6c:	7fffffe8 	.word	0x7fffffe8

08006e70 <HAL_ADC_DeInit>:
{
 8006e70:	b570      	push	{r4, r5, r6, lr}
 8006e72:	1e04      	subs	r4, r0, #0
  if (hadc == NULL)
 8006e74:	d04b      	beq.n	8006f0e <HAL_ADC_DeInit+0x9e>
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8006e76:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8006e78:	2202      	movs	r2, #2
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	6583      	str	r3, [r0, #88]	@ 0x58
  tmp_hal_status = ADC_ConversionStop(hadc);
 8006e7e:	f7ff feb9 	bl	8006bf4 <ADC_ConversionStop>
 8006e82:	1e05      	subs	r5, r0, #0
  if (tmp_hal_status == HAL_OK)
 8006e84:	d036      	beq.n	8006ef4 <HAL_ADC_DeInit+0x84>
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8006e86:	6822      	ldr	r2, [r4, #0]
 8006e88:	6853      	ldr	r3, [r2, #4]
 8006e8a:	4922      	ldr	r1, [pc, #136]	@ (8006f14 <HAL_ADC_DeInit+0xa4>)
 8006e8c:	400b      	ands	r3, r1
 8006e8e:	6053      	str	r3, [r2, #4]
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8006e90:	6823      	ldr	r3, [r4, #0]
 8006e92:	4a21      	ldr	r2, [pc, #132]	@ (8006f18 <HAL_ADC_DeInit+0xa8>)
 8006e94:	601a      	str	r2, [r3, #0]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8006e96:	6822      	ldr	r2, [r4, #0]
 8006e98:	68d3      	ldr	r3, [r2, #12]
 8006e9a:	4920      	ldr	r1, [pc, #128]	@ (8006f1c <HAL_ADC_DeInit+0xac>)
 8006e9c:	400b      	ands	r3, r1
 8006e9e:	60d3      	str	r3, [r2, #12]
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8006ea0:	6822      	ldr	r2, [r4, #0]
 8006ea2:	6953      	ldr	r3, [r2, #20]
 8006ea4:	2107      	movs	r1, #7
 8006ea6:	438b      	bics	r3, r1
 8006ea8:	6153      	str	r3, [r2, #20]
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8006eaa:	6823      	ldr	r3, [r4, #0]
 8006eac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006eae:	2600      	movs	r6, #0
 8006eb0:	629e      	str	r6, [r3, #40]	@ 0x28
  hadc->Instance->AWD1TR &= ~(ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1);
 8006eb2:	6821      	ldr	r1, [r4, #0]
 8006eb4:	6a0b      	ldr	r3, [r1, #32]
 8006eb6:	4a1a      	ldr	r2, [pc, #104]	@ (8006f20 <HAL_ADC_DeInit+0xb0>)
 8006eb8:	4013      	ands	r3, r2
 8006eba:	620b      	str	r3, [r1, #32]
  hadc->Instance->AWD2TR &= ~(ADC_AWD2TR_HT2 | ADC_AWD2TR_LT2);
 8006ebc:	6821      	ldr	r1, [r4, #0]
 8006ebe:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8006ec0:	4013      	ands	r3, r2
 8006ec2:	624b      	str	r3, [r1, #36]	@ 0x24
  hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3);
 8006ec4:	6821      	ldr	r1, [r4, #0]
 8006ec6:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8006ec8:	4013      	ands	r3, r2
 8006eca:	62cb      	str	r3, [r1, #44]	@ 0x2c
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8006ecc:	6822      	ldr	r2, [r4, #0]
 8006ece:	6913      	ldr	r3, [r2, #16]
 8006ed0:	009b      	lsls	r3, r3, #2
 8006ed2:	089b      	lsrs	r3, r3, #2
 8006ed4:	6113      	str	r3, [r2, #16]
  ADC1_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8006ed6:	4a13      	ldr	r2, [pc, #76]	@ (8006f24 <HAL_ADC_DeInit+0xb4>)
 8006ed8:	6813      	ldr	r3, [r2, #0]
 8006eda:	4913      	ldr	r1, [pc, #76]	@ (8006f28 <HAL_ADC_DeInit+0xb8>)
 8006edc:	400b      	ands	r3, r1
 8006ede:	6013      	str	r3, [r2, #0]
  HAL_ADC_MspDeInit(hadc);
 8006ee0:	0020      	movs	r0, r4
 8006ee2:	f7fe f951 	bl	8005188 <HAL_ADC_MspDeInit>
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8006ee6:	6626      	str	r6, [r4, #96]	@ 0x60
  ADC_CLEAR_ERRORCODE(hadc);
 8006ee8:	65e6      	str	r6, [r4, #92]	@ 0x5c
  hadc->State = HAL_ADC_STATE_RESET;
 8006eea:	65a6      	str	r6, [r4, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 8006eec:	2354      	movs	r3, #84	@ 0x54
 8006eee:	54e6      	strb	r6, [r4, r3]
}
 8006ef0:	0028      	movs	r0, r5
 8006ef2:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = ADC_Disable(hadc);
 8006ef4:	0020      	movs	r0, r4
 8006ef6:	f7ff ff71 	bl	8006ddc <ADC_Disable>
 8006efa:	1e05      	subs	r5, r0, #0
    if (tmp_hal_status == HAL_OK)
 8006efc:	d101      	bne.n	8006f02 <HAL_ADC_DeInit+0x92>
      hadc->State = HAL_ADC_STATE_READY;
 8006efe:	2301      	movs	r3, #1
 8006f00:	65a3      	str	r3, [r4, #88]	@ 0x58
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8006f02:	6822      	ldr	r2, [r4, #0]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8006f04:	6893      	ldr	r3, [r2, #8]
 8006f06:	4909      	ldr	r1, [pc, #36]	@ (8006f2c <HAL_ADC_DeInit+0xbc>)
 8006f08:	400b      	ands	r3, r1
 8006f0a:	6093      	str	r3, [r2, #8]
}
 8006f0c:	e7bb      	b.n	8006e86 <HAL_ADC_DeInit+0x16>
    return HAL_ERROR;
 8006f0e:	2501      	movs	r5, #1
 8006f10:	e7ee      	b.n	8006ef0 <HAL_ADC_DeInit+0x80>
 8006f12:	46c0      	nop			@ (mov r8, r8)
 8006f14:	fffffc60 	.word	0xfffffc60
 8006f18:	0000039f 	.word	0x0000039f
 8006f1c:	831e0200 	.word	0x831e0200
 8006f20:	f000f000 	.word	0xf000f000
 8006f24:	40012708 	.word	0x40012708
 8006f28:	fe03ffff 	.word	0xfe03ffff
 8006f2c:	6fffffe8 	.word	0x6fffffe8

08006f30 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8006f30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f32:	b083      	sub	sp, #12
 8006f34:	0004      	movs	r4, r0
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8006f36:	2300      	movs	r3, #0
 8006f38:	9301      	str	r3, [sp, #4]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8006f3a:	3354      	adds	r3, #84	@ 0x54
 8006f3c:	5cc3      	ldrb	r3, [r0, r3]
 8006f3e:	2b01      	cmp	r3, #1
 8006f40:	d100      	bne.n	8006f44 <HAL_ADCEx_Calibration_Start+0x14>
 8006f42:	e0a2      	b.n	800708a <HAL_ADCEx_Calibration_Start+0x15a>
 8006f44:	2601      	movs	r6, #1
 8006f46:	2354      	movs	r3, #84	@ 0x54
 8006f48:	54c6      	strb	r6, [r0, r3]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8006f4a:	f7ff ff47 	bl	8006ddc <ADC_Disable>
 8006f4e:	0005      	movs	r5, r0

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006f50:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006f52:	689a      	ldr	r2, [r3, #8]
 8006f54:	0031      	movs	r1, r6
 8006f56:	4011      	ands	r1, r2
 8006f58:	4216      	tst	r6, r2
 8006f5a:	d009      	beq.n	8006f70 <HAL_ADCEx_Calibration_Start+0x40>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f5c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006f5e:	2210      	movs	r2, #16
 8006f60:	4313      	orrs	r3, r2
 8006f62:	65a3      	str	r3, [r4, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8006f64:	2354      	movs	r3, #84	@ 0x54
 8006f66:	2200      	movs	r2, #0
 8006f68:	54e2      	strb	r2, [r4, r3]

  return tmp_hal_status;
}
 8006f6a:	0028      	movs	r0, r5
 8006f6c:	b003      	add	sp, #12
 8006f6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ADC_STATE_CLR_SET(hadc->State,
 8006f70:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8006f72:	4847      	ldr	r0, [pc, #284]	@ (8007090 <HAL_ADCEx_Calibration_Start+0x160>)
 8006f74:	4002      	ands	r2, r0
 8006f76:	3006      	adds	r0, #6
 8006f78:	30ff      	adds	r0, #255	@ 0xff
 8006f7a:	4302      	orrs	r2, r0
 8006f7c:	65a2      	str	r2, [r4, #88]	@ 0x58
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8006f7e:	68de      	ldr	r6, [r3, #12]
 8006f80:	4a44      	ldr	r2, [pc, #272]	@ (8007094 <HAL_ADCEx_Calibration_Start+0x164>)
 8006f82:	4016      	ands	r6, r2
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8006f84:	68da      	ldr	r2, [r3, #12]
 8006f86:	4844      	ldr	r0, [pc, #272]	@ (8007098 <HAL_ADCEx_Calibration_Start+0x168>)
 8006f88:	4002      	ands	r2, r0
 8006f8a:	60da      	str	r2, [r3, #12]
  uint32_t calibration_factor_accumulated = 0;
 8006f8c:	0008      	movs	r0, r1
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8006f8e:	e005      	b.n	8006f9c <HAL_ADCEx_Calibration_Start+0x6c>
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8006f90:	22b4      	movs	r2, #180	@ 0xb4
 8006f92:	589a      	ldr	r2, [r3, r2]
 8006f94:	237f      	movs	r3, #127	@ 0x7f
 8006f96:	4013      	ands	r3, r2
      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8006f98:	18c0      	adds	r0, r0, r3
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8006f9a:	3101      	adds	r1, #1
 8006f9c:	2907      	cmp	r1, #7
 8006f9e:	d81c      	bhi.n	8006fda <HAL_ADCEx_Calibration_Start+0xaa>
      LL_ADC_StartCalibration(hadc->Instance);
 8006fa0:	6827      	ldr	r7, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8006fa2:	68ba      	ldr	r2, [r7, #8]
 8006fa4:	4b3d      	ldr	r3, [pc, #244]	@ (800709c <HAL_ADCEx_Calibration_Start+0x16c>)
 8006fa6:	401a      	ands	r2, r3
 8006fa8:	3318      	adds	r3, #24
 8006faa:	4313      	orrs	r3, r2
 8006fac:	60bb      	str	r3, [r7, #8]
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006fae:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8006fb0:	689a      	ldr	r2, [r3, #8]
 8006fb2:	2a00      	cmp	r2, #0
 8006fb4:	daec      	bge.n	8006f90 <HAL_ADCEx_Calibration_Start+0x60>
        wait_loop_index++;
 8006fb6:	9b01      	ldr	r3, [sp, #4]
 8006fb8:	3301      	adds	r3, #1
 8006fba:	9301      	str	r3, [sp, #4]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8006fbc:	9a01      	ldr	r2, [sp, #4]
 8006fbe:	4b38      	ldr	r3, [pc, #224]	@ (80070a0 <HAL_ADCEx_Calibration_Start+0x170>)
 8006fc0:	429a      	cmp	r2, r3
 8006fc2:	d9f4      	bls.n	8006fae <HAL_ADCEx_Calibration_Start+0x7e>
          ADC_STATE_CLR_SET(hadc->State,
 8006fc4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006fc6:	2212      	movs	r2, #18
 8006fc8:	4393      	bics	r3, r2
 8006fca:	3a02      	subs	r2, #2
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	65a3      	str	r3, [r4, #88]	@ 0x58
          __HAL_UNLOCK(hadc);
 8006fd0:	2354      	movs	r3, #84	@ 0x54
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	54e2      	strb	r2, [r4, r3]
          return HAL_ERROR;
 8006fd6:	2501      	movs	r5, #1
 8006fd8:	e7c7      	b.n	8006f6a <HAL_ADCEx_Calibration_Start+0x3a>
    calibration_factor_accumulated /= calibration_index;
 8006fda:	f7fb f895 	bl	8002108 <__udivsi3>
    LL_ADC_Enable(hadc->Instance);
 8006fde:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8006fe0:	6893      	ldr	r3, [r2, #8]
 8006fe2:	492e      	ldr	r1, [pc, #184]	@ (800709c <HAL_ADCEx_Calibration_Start+0x16c>)
 8006fe4:	400b      	ands	r3, r1
 8006fe6:	2101      	movs	r1, #1
 8006fe8:	430b      	orrs	r3, r1
 8006fea:	6093      	str	r3, [r2, #8]
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 8006fec:	6822      	ldr	r2, [r4, #0]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 8006fee:	6911      	ldr	r1, [r2, #16]
 8006ff0:	2380      	movs	r3, #128	@ 0x80
 8006ff2:	05db      	lsls	r3, r3, #23
 8006ff4:	4299      	cmp	r1, r3
 8006ff6:	d217      	bcs.n	8007028 <HAL_ADCEx_Calibration_Start+0xf8>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 8006ff8:	4b2a      	ldr	r3, [pc, #168]	@ (80070a4 <HAL_ADCEx_Calibration_Start+0x174>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	21f0      	movs	r1, #240	@ 0xf0
 8006ffe:	0389      	lsls	r1, r1, #14
 8007000:	400b      	ands	r3, r1
      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 8007002:	21e0      	movs	r1, #224	@ 0xe0
 8007004:	0349      	lsls	r1, r1, #13
 8007006:	428b      	cmp	r3, r1
 8007008:	d30e      	bcc.n	8007028 <HAL_ADCEx_Calibration_Start+0xf8>
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 800700a:	0c9b      	lsrs	r3, r3, #18
 800700c:	3b03      	subs	r3, #3
 800700e:	2101      	movs	r1, #1
 8007010:	4099      	lsls	r1, r3
 8007012:	9100      	str	r1, [sp, #0]
        delay_cpu_cycles >>= 1UL;
 8007014:	9b00      	ldr	r3, [sp, #0]
 8007016:	085b      	lsrs	r3, r3, #1
 8007018:	9300      	str	r3, [sp, #0]
        while (delay_cpu_cycles != 0UL)
 800701a:	e002      	b.n	8007022 <HAL_ADCEx_Calibration_Start+0xf2>
          delay_cpu_cycles--;
 800701c:	9b00      	ldr	r3, [sp, #0]
 800701e:	3b01      	subs	r3, #1
 8007020:	9300      	str	r3, [sp, #0]
        while (delay_cpu_cycles != 0UL)
 8007022:	9b00      	ldr	r3, [sp, #0]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d1f9      	bne.n	800701c <HAL_ADCEx_Calibration_Start+0xec>
  MODIFY_REG(ADCx->CALFACT,
 8007028:	21b4      	movs	r1, #180	@ 0xb4
 800702a:	5853      	ldr	r3, [r2, r1]
 800702c:	277f      	movs	r7, #127	@ 0x7f
 800702e:	43bb      	bics	r3, r7
 8007030:	4318      	orrs	r0, r3
 8007032:	5050      	str	r0, [r2, r1]
    LL_ADC_Disable(hadc->Instance);
 8007034:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8007036:	6893      	ldr	r3, [r2, #8]
 8007038:	4918      	ldr	r1, [pc, #96]	@ (800709c <HAL_ADCEx_Calibration_Start+0x16c>)
 800703a:	400b      	ands	r3, r1
 800703c:	2102      	movs	r1, #2
 800703e:	430b      	orrs	r3, r1
 8007040:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8007042:	f7ff faf9 	bl	8006638 <HAL_GetTick>
 8007046:	0007      	movs	r7, r0
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007048:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800704a:	689a      	ldr	r2, [r3, #8]
 800704c:	07d2      	lsls	r2, r2, #31
 800704e:	d409      	bmi.n	8007064 <HAL_ADCEx_Calibration_Start+0x134>
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8007050:	68da      	ldr	r2, [r3, #12]
 8007052:	4332      	orrs	r2, r6
 8007054:	60da      	str	r2, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 8007056:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007058:	2203      	movs	r2, #3
 800705a:	4393      	bics	r3, r2
 800705c:	3a02      	subs	r2, #2
 800705e:	4313      	orrs	r3, r2
 8007060:	65a3      	str	r3, [r4, #88]	@ 0x58
 8007062:	e77f      	b.n	8006f64 <HAL_ADCEx_Calibration_Start+0x34>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007064:	f7ff fae8 	bl	8006638 <HAL_GetTick>
 8007068:	1bc0      	subs	r0, r0, r7
 800706a:	2802      	cmp	r0, #2
 800706c:	d9ec      	bls.n	8007048 <HAL_ADCEx_Calibration_Start+0x118>
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800706e:	6823      	ldr	r3, [r4, #0]
 8007070:	689b      	ldr	r3, [r3, #8]
 8007072:	07db      	lsls	r3, r3, #31
 8007074:	d5e8      	bpl.n	8007048 <HAL_ADCEx_Calibration_Start+0x118>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007076:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007078:	2210      	movs	r2, #16
 800707a:	4313      	orrs	r3, r2
 800707c:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800707e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8007080:	3a0f      	subs	r2, #15
 8007082:	4313      	orrs	r3, r2
 8007084:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 8007086:	2501      	movs	r5, #1
 8007088:	e76f      	b.n	8006f6a <HAL_ADCEx_Calibration_Start+0x3a>
  __HAL_LOCK(hadc);
 800708a:	2502      	movs	r5, #2
 800708c:	e76d      	b.n	8006f6a <HAL_ADCEx_Calibration_Start+0x3a>
 800708e:	46c0      	nop			@ (mov r8, r8)
 8007090:	fffffefd 	.word	0xfffffefd
 8007094:	00008003 	.word	0x00008003
 8007098:	ffff7ffc 	.word	0xffff7ffc
 800709c:	7fffffe8 	.word	0x7fffffe8
 80070a0:	0002f1ff 	.word	0x0002f1ff
 80070a4:	40012708 	.word	0x40012708

080070a8 <__NVIC_SetPriority>:
{
 80070a8:	b570      	push	{r4, r5, r6, lr}
  if ((int32_t)(IRQn) >= 0)
 80070aa:	2800      	cmp	r0, #0
 80070ac:	db11      	blt.n	80070d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80070ae:	0883      	lsrs	r3, r0, #2
 80070b0:	4d13      	ldr	r5, [pc, #76]	@ (8007100 <__NVIC_SetPriority+0x58>)
 80070b2:	33c0      	adds	r3, #192	@ 0xc0
 80070b4:	009b      	lsls	r3, r3, #2
 80070b6:	595c      	ldr	r4, [r3, r5]
 80070b8:	2203      	movs	r2, #3
 80070ba:	4010      	ands	r0, r2
 80070bc:	00c0      	lsls	r0, r0, #3
 80070be:	32fc      	adds	r2, #252	@ 0xfc
 80070c0:	0016      	movs	r6, r2
 80070c2:	4086      	lsls	r6, r0
 80070c4:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80070c6:	0189      	lsls	r1, r1, #6
 80070c8:	400a      	ands	r2, r1
 80070ca:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80070cc:	4322      	orrs	r2, r4
 80070ce:	515a      	str	r2, [r3, r5]
}
 80070d0:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80070d2:	230f      	movs	r3, #15
 80070d4:	4003      	ands	r3, r0
 80070d6:	3b08      	subs	r3, #8
 80070d8:	089b      	lsrs	r3, r3, #2
 80070da:	3306      	adds	r3, #6
 80070dc:	009b      	lsls	r3, r3, #2
 80070de:	4a09      	ldr	r2, [pc, #36]	@ (8007104 <__NVIC_SetPriority+0x5c>)
 80070e0:	4694      	mov	ip, r2
 80070e2:	4463      	add	r3, ip
 80070e4:	685c      	ldr	r4, [r3, #4]
 80070e6:	2203      	movs	r2, #3
 80070e8:	4010      	ands	r0, r2
 80070ea:	00c0      	lsls	r0, r0, #3
 80070ec:	32fc      	adds	r2, #252	@ 0xfc
 80070ee:	0015      	movs	r5, r2
 80070f0:	4085      	lsls	r5, r0
 80070f2:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80070f4:	0189      	lsls	r1, r1, #6
 80070f6:	400a      	ands	r2, r1
 80070f8:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80070fa:	4322      	orrs	r2, r4
 80070fc:	605a      	str	r2, [r3, #4]
}
 80070fe:	e7e7      	b.n	80070d0 <__NVIC_SetPriority+0x28>
 8007100:	e000e100 	.word	0xe000e100
 8007104:	e000ed00 	.word	0xe000ed00

08007108 <SysTick_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007108:	3801      	subs	r0, #1
 800710a:	2380      	movs	r3, #128	@ 0x80
 800710c:	045b      	lsls	r3, r3, #17
 800710e:	4298      	cmp	r0, r3
 8007110:	d20f      	bcs.n	8007132 <SysTick_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007112:	4a09      	ldr	r2, [pc, #36]	@ (8007138 <SysTick_Config+0x30>)
 8007114:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007116:	4809      	ldr	r0, [pc, #36]	@ (800713c <SysTick_Config+0x34>)
 8007118:	6a03      	ldr	r3, [r0, #32]
 800711a:	021b      	lsls	r3, r3, #8
 800711c:	0a1b      	lsrs	r3, r3, #8
 800711e:	21c0      	movs	r1, #192	@ 0xc0
 8007120:	0609      	lsls	r1, r1, #24
 8007122:	430b      	orrs	r3, r1
 8007124:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007126:	2300      	movs	r3, #0
 8007128:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800712a:	3307      	adds	r3, #7
 800712c:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800712e:	2000      	movs	r0, #0
}
 8007130:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8007132:	2001      	movs	r0, #1
 8007134:	e7fc      	b.n	8007130 <SysTick_Config+0x28>
 8007136:	46c0      	nop			@ (mov r8, r8)
 8007138:	e000e010 	.word	0xe000e010
 800713c:	e000ed00 	.word	0xe000ed00

08007140 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007140:	b510      	push	{r4, lr}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8007142:	f7ff ffb1 	bl	80070a8 <__NVIC_SetPriority>
}
 8007146:	bd10      	pop	{r4, pc}

08007148 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8007148:	2800      	cmp	r0, #0
 800714a:	db05      	blt.n	8007158 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800714c:	221f      	movs	r2, #31
 800714e:	4002      	ands	r2, r0
 8007150:	2301      	movs	r3, #1
 8007152:	4093      	lsls	r3, r2
 8007154:	4a01      	ldr	r2, [pc, #4]	@ (800715c <HAL_NVIC_EnableIRQ+0x14>)
 8007156:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8007158:	4770      	bx	lr
 800715a:	46c0      	nop			@ (mov r8, r8)
 800715c:	e000e100 	.word	0xe000e100

08007160 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007160:	b510      	push	{r4, lr}
  return SysTick_Config(TicksNumb);
 8007162:	f7ff ffd1 	bl	8007108 <SysTick_Config>
}
 8007166:	bd10      	pop	{r4, pc}

08007168 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007168:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800716a:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 800716c:	6cc5      	ldr	r5, [r0, #76]	@ 0x4c
 800716e:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007170:	6d04      	ldr	r4, [r0, #80]	@ 0x50
 8007172:	2c00      	cmp	r4, #0
 8007174:	d002      	beq.n	800717c <DMA_SetConfig+0x14>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007176:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8007178:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 800717a:	6065      	str	r5, [r4, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800717c:	4f0b      	ldr	r7, [pc, #44]	@ (80071ac <DMA_SetConfig+0x44>)
 800717e:	687c      	ldr	r4, [r7, #4]
 8007180:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8007182:	261c      	movs	r6, #28
 8007184:	402e      	ands	r6, r5
 8007186:	2501      	movs	r5, #1
 8007188:	40b5      	lsls	r5, r6
 800718a:	432c      	orrs	r4, r5
 800718c:	607c      	str	r4, [r7, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800718e:	6804      	ldr	r4, [r0, #0]
 8007190:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007192:	6883      	ldr	r3, [r0, #8]
 8007194:	2b10      	cmp	r3, #16
 8007196:	d004      	beq.n	80071a2 <DMA_SetConfig+0x3a>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8007198:	6803      	ldr	r3, [r0, #0]
 800719a:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800719c:	6803      	ldr	r3, [r0, #0]
 800719e:	60da      	str	r2, [r3, #12]
  }
}
 80071a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = DstAddress;
 80071a2:	6803      	ldr	r3, [r0, #0]
 80071a4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 80071a6:	6803      	ldr	r3, [r0, #0]
 80071a8:	60d9      	str	r1, [r3, #12]
 80071aa:	e7f9      	b.n	80071a0 <DMA_SetConfig+0x38>
 80071ac:	40020000 	.word	0x40020000

080071b0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80071b0:	b510      	push	{r4, lr}
 80071b2:	0004      	movs	r4, r0
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80071b4:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80071b6:	089b      	lsrs	r3, r3, #2
 80071b8:	4a09      	ldr	r2, [pc, #36]	@ (80071e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>)
 80071ba:	4694      	mov	ip, r2
 80071bc:	4463      	add	r3, ip
 80071be:	009b      	lsls	r3, r3, #2
 80071c0:	6443      	str	r3, [r0, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80071c2:	6803      	ldr	r3, [r0, #0]
 80071c4:	20ff      	movs	r0, #255	@ 0xff
 80071c6:	4018      	ands	r0, r3
 80071c8:	3808      	subs	r0, #8
 80071ca:	2114      	movs	r1, #20
 80071cc:	f7fa ff9c 	bl	8002108 <__udivsi3>
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80071d0:	4b04      	ldr	r3, [pc, #16]	@ (80071e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x34>)
 80071d2:	64a3      	str	r3, [r4, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80071d4:	231f      	movs	r3, #31
 80071d6:	4018      	ands	r0, r3
 80071d8:	3b1e      	subs	r3, #30
 80071da:	4083      	lsls	r3, r0
 80071dc:	64e3      	str	r3, [r4, #76]	@ 0x4c
}
 80071de:	bd10      	pop	{r4, pc}
 80071e0:	10008200 	.word	0x10008200
 80071e4:	40020880 	.word	0x40020880

080071e8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80071e8:	6842      	ldr	r2, [r0, #4]
 80071ea:	233f      	movs	r3, #63	@ 0x3f
 80071ec:	4013      	ands	r3, r2

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80071ee:	4a06      	ldr	r2, [pc, #24]	@ (8007208 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x20>)
 80071f0:	189a      	adds	r2, r3, r2
 80071f2:	0092      	lsls	r2, r2, #2
 80071f4:	6502      	str	r2, [r0, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80071f6:	4a05      	ldr	r2, [pc, #20]	@ (800720c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 80071f8:	6542      	str	r2, [r0, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80071fa:	3b01      	subs	r3, #1
 80071fc:	2203      	movs	r2, #3
 80071fe:	401a      	ands	r2, r3
 8007200:	2301      	movs	r3, #1
 8007202:	4093      	lsls	r3, r2
 8007204:	6583      	str	r3, [r0, #88]	@ 0x58
}
 8007206:	4770      	bx	lr
 8007208:	1000823f 	.word	0x1000823f
 800720c:	40020940 	.word	0x40020940

08007210 <HAL_DMA_Init>:
{
 8007210:	b570      	push	{r4, r5, r6, lr}
 8007212:	1e04      	subs	r4, r0, #0
  if (hdma == NULL)
 8007214:	d04d      	beq.n	80072b2 <HAL_DMA_Init+0xa2>
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007216:	6805      	ldr	r5, [r0, #0]
 8007218:	4b27      	ldr	r3, [pc, #156]	@ (80072b8 <HAL_DMA_Init+0xa8>)
 800721a:	18e8      	adds	r0, r5, r3
 800721c:	2114      	movs	r1, #20
 800721e:	f7fa ff73 	bl	8002108 <__udivsi3>
 8007222:	0080      	lsls	r0, r0, #2
 8007224:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8007226:	2325      	movs	r3, #37	@ 0x25
 8007228:	2202      	movs	r2, #2
 800722a:	54e2      	strb	r2, [r4, r3]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800722c:	682b      	ldr	r3, [r5, #0]
 800722e:	4a23      	ldr	r2, [pc, #140]	@ (80072bc <HAL_DMA_Init+0xac>)
 8007230:	4013      	ands	r3, r2
 8007232:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8007234:	6821      	ldr	r1, [r4, #0]
 8007236:	680a      	ldr	r2, [r1, #0]
 8007238:	68a3      	ldr	r3, [r4, #8]
 800723a:	68e0      	ldr	r0, [r4, #12]
 800723c:	4303      	orrs	r3, r0
 800723e:	6920      	ldr	r0, [r4, #16]
 8007240:	4303      	orrs	r3, r0
 8007242:	6960      	ldr	r0, [r4, #20]
 8007244:	4303      	orrs	r3, r0
 8007246:	69a0      	ldr	r0, [r4, #24]
 8007248:	4303      	orrs	r3, r0
 800724a:	69e0      	ldr	r0, [r4, #28]
 800724c:	4303      	orrs	r3, r0
 800724e:	6a20      	ldr	r0, [r4, #32]
 8007250:	4303      	orrs	r3, r0
 8007252:	4313      	orrs	r3, r2
 8007254:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007256:	0020      	movs	r0, r4
 8007258:	f7ff ffaa 	bl	80071b0 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800725c:	68a2      	ldr	r2, [r4, #8]
 800725e:	2380      	movs	r3, #128	@ 0x80
 8007260:	01db      	lsls	r3, r3, #7
 8007262:	429a      	cmp	r2, r3
 8007264:	d018      	beq.n	8007298 <HAL_DMA_Init+0x88>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007266:	6861      	ldr	r1, [r4, #4]
 8007268:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800726a:	233f      	movs	r3, #63	@ 0x3f
 800726c:	400b      	ands	r3, r1
 800726e:	6013      	str	r3, [r2, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007270:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8007272:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8007274:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007276:	6863      	ldr	r3, [r4, #4]
 8007278:	3b01      	subs	r3, #1
 800727a:	2b03      	cmp	r3, #3
 800727c:	d90f      	bls.n	800729e <HAL_DMA_Init+0x8e>
    hdma->DMAmuxRequestGen = 0U;
 800727e:	2300      	movs	r3, #0
 8007280:	6523      	str	r3, [r4, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8007282:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007284:	65a3      	str	r3, [r4, #88]	@ 0x58
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007286:	2300      	movs	r3, #0
 8007288:	63e3      	str	r3, [r4, #60]	@ 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 800728a:	2225      	movs	r2, #37	@ 0x25
 800728c:	2101      	movs	r1, #1
 800728e:	54a1      	strb	r1, [r4, r2]
  __HAL_UNLOCK(hdma);
 8007290:	3a01      	subs	r2, #1
 8007292:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8007294:	2000      	movs	r0, #0
}
 8007296:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007298:	2300      	movs	r3, #0
 800729a:	6063      	str	r3, [r4, #4]
 800729c:	e7e3      	b.n	8007266 <HAL_DMA_Init+0x56>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800729e:	0020      	movs	r0, r4
 80072a0:	f7ff ffa2 	bl	80071e8 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80072a4:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80072a6:	2200      	movs	r2, #0
 80072a8:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80072aa:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80072ac:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80072ae:	605a      	str	r2, [r3, #4]
 80072b0:	e7e9      	b.n	8007286 <HAL_DMA_Init+0x76>
    return HAL_ERROR;
 80072b2:	2001      	movs	r0, #1
 80072b4:	e7ef      	b.n	8007296 <HAL_DMA_Init+0x86>
 80072b6:	46c0      	nop			@ (mov r8, r8)
 80072b8:	bffdfff8 	.word	0xbffdfff8
 80072bc:	ffff800f 	.word	0xffff800f

080072c0 <HAL_DMA_DeInit>:
{
 80072c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072c2:	1e04      	subs	r4, r0, #0
  if (NULL == hdma)
 80072c4:	d03b      	beq.n	800733e <HAL_DMA_DeInit+0x7e>
  __HAL_DMA_DISABLE(hdma);
 80072c6:	6802      	ldr	r2, [r0, #0]
 80072c8:	6813      	ldr	r3, [r2, #0]
 80072ca:	2501      	movs	r5, #1
 80072cc:	43ab      	bics	r3, r5
 80072ce:	6013      	str	r3, [r2, #0]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80072d0:	6807      	ldr	r7, [r0, #0]
 80072d2:	4b1c      	ldr	r3, [pc, #112]	@ (8007344 <HAL_DMA_DeInit+0x84>)
 80072d4:	18f8      	adds	r0, r7, r3
 80072d6:	2114      	movs	r1, #20
 80072d8:	f7fa ff16 	bl	8002108 <__udivsi3>
 80072dc:	0080      	lsls	r0, r0, #2
 80072de:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->Instance->CCR = 0U;
 80072e0:	2600      	movs	r6, #0
 80072e2:	603e      	str	r6, [r7, #0]
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80072e4:	4918      	ldr	r1, [pc, #96]	@ (8007348 <HAL_DMA_DeInit+0x88>)
 80072e6:	684b      	ldr	r3, [r1, #4]
 80072e8:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 80072ea:	221c      	movs	r2, #28
 80072ec:	4002      	ands	r2, r0
 80072ee:	4095      	lsls	r5, r2
 80072f0:	432b      	orrs	r3, r5
 80072f2:	604b      	str	r3, [r1, #4]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80072f4:	0020      	movs	r0, r4
 80072f6:	f7ff ff5b 	bl	80071b0 <DMA_CalcDMAMUXChannelBaseAndMask>
  hdma->DMAmuxChannel->CCR = 0U;
 80072fa:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80072fc:	601e      	str	r6, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80072fe:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8007300:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8007302:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007304:	6863      	ldr	r3, [r4, #4]
 8007306:	3b01      	subs	r3, #1
 8007308:	2b03      	cmp	r3, #3
 800730a:	d90e      	bls.n	800732a <HAL_DMA_DeInit+0x6a>
  hdma->DMAmuxRequestGen = 0U;
 800730c:	2300      	movs	r3, #0
 800730e:	6523      	str	r3, [r4, #80]	@ 0x50
  hdma->DMAmuxRequestGenStatus = 0U;
 8007310:	6563      	str	r3, [r4, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8007312:	65a3      	str	r3, [r4, #88]	@ 0x58
  hdma->XferCpltCallback = NULL;
 8007314:	62e3      	str	r3, [r4, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8007316:	6323      	str	r3, [r4, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8007318:	6363      	str	r3, [r4, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 800731a:	63a3      	str	r3, [r4, #56]	@ 0x38
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800731c:	63e3      	str	r3, [r4, #60]	@ 0x3c
  hdma->State = HAL_DMA_STATE_RESET;
 800731e:	2225      	movs	r2, #37	@ 0x25
 8007320:	54a3      	strb	r3, [r4, r2]
  __HAL_UNLOCK(hdma);
 8007322:	3a01      	subs	r2, #1
 8007324:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8007326:	2000      	movs	r0, #0
}
 8007328:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800732a:	0020      	movs	r0, r4
 800732c:	f7ff ff5c 	bl	80071e8 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007330:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8007332:	2200      	movs	r2, #0
 8007334:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007336:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007338:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800733a:	605a      	str	r2, [r3, #4]
 800733c:	e7e6      	b.n	800730c <HAL_DMA_DeInit+0x4c>
    return HAL_ERROR;
 800733e:	2001      	movs	r0, #1
 8007340:	e7f2      	b.n	8007328 <HAL_DMA_DeInit+0x68>
 8007342:	46c0      	nop			@ (mov r8, r8)
 8007344:	bffdfff8 	.word	0xbffdfff8
 8007348:	40020000 	.word	0x40020000

0800734c <HAL_DMA_Start_IT>:
{
 800734c:	b570      	push	{r4, r5, r6, lr}
 800734e:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 8007350:	2024      	movs	r0, #36	@ 0x24
 8007352:	5c20      	ldrb	r0, [r4, r0]
 8007354:	2801      	cmp	r0, #1
 8007356:	d045      	beq.n	80073e4 <HAL_DMA_Start_IT+0x98>
 8007358:	2024      	movs	r0, #36	@ 0x24
 800735a:	2501      	movs	r5, #1
 800735c:	5425      	strb	r5, [r4, r0]
  if (hdma->State == HAL_DMA_STATE_READY)
 800735e:	3001      	adds	r0, #1
 8007360:	5c20      	ldrb	r0, [r4, r0]
 8007362:	2801      	cmp	r0, #1
 8007364:	d006      	beq.n	8007374 <HAL_DMA_Start_IT+0x28>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007366:	2380      	movs	r3, #128	@ 0x80
 8007368:	63e3      	str	r3, [r4, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 800736a:	3b5c      	subs	r3, #92	@ 0x5c
 800736c:	2200      	movs	r2, #0
 800736e:	54e2      	strb	r2, [r4, r3]
    status = HAL_ERROR;
 8007370:	2001      	movs	r0, #1
}
 8007372:	bd70      	pop	{r4, r5, r6, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8007374:	3024      	adds	r0, #36	@ 0x24
 8007376:	3501      	adds	r5, #1
 8007378:	5425      	strb	r5, [r4, r0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800737a:	2000      	movs	r0, #0
 800737c:	63e0      	str	r0, [r4, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 800737e:	6825      	ldr	r5, [r4, #0]
 8007380:	6828      	ldr	r0, [r5, #0]
 8007382:	2601      	movs	r6, #1
 8007384:	43b0      	bics	r0, r6
 8007386:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007388:	0020      	movs	r0, r4
 800738a:	f7ff feed 	bl	8007168 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 800738e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8007390:	2b00      	cmp	r3, #0
 8007392:	d01c      	beq.n	80073ce <HAL_DMA_Start_IT+0x82>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007394:	6822      	ldr	r2, [r4, #0]
 8007396:	6813      	ldr	r3, [r2, #0]
 8007398:	210e      	movs	r1, #14
 800739a:	430b      	orrs	r3, r1
 800739c:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800739e:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80073a0:	6813      	ldr	r3, [r2, #0]
 80073a2:	03db      	lsls	r3, r3, #15
 80073a4:	d504      	bpl.n	80073b0 <HAL_DMA_Start_IT+0x64>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80073a6:	6811      	ldr	r1, [r2, #0]
 80073a8:	2380      	movs	r3, #128	@ 0x80
 80073aa:	005b      	lsls	r3, r3, #1
 80073ac:	430b      	orrs	r3, r1
 80073ae:	6013      	str	r3, [r2, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 80073b0:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d004      	beq.n	80073c0 <HAL_DMA_Start_IT+0x74>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80073b6:	6819      	ldr	r1, [r3, #0]
 80073b8:	2280      	movs	r2, #128	@ 0x80
 80073ba:	0052      	lsls	r2, r2, #1
 80073bc:	430a      	orrs	r2, r1
 80073be:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 80073c0:	6822      	ldr	r2, [r4, #0]
 80073c2:	6813      	ldr	r3, [r2, #0]
 80073c4:	2101      	movs	r1, #1
 80073c6:	430b      	orrs	r3, r1
 80073c8:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80073ca:	2000      	movs	r0, #0
 80073cc:	e7d1      	b.n	8007372 <HAL_DMA_Start_IT+0x26>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80073ce:	6822      	ldr	r2, [r4, #0]
 80073d0:	6813      	ldr	r3, [r2, #0]
 80073d2:	2104      	movs	r1, #4
 80073d4:	438b      	bics	r3, r1
 80073d6:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80073d8:	6822      	ldr	r2, [r4, #0]
 80073da:	6813      	ldr	r3, [r2, #0]
 80073dc:	3106      	adds	r1, #6
 80073de:	430b      	orrs	r3, r1
 80073e0:	6013      	str	r3, [r2, #0]
 80073e2:	e7dc      	b.n	800739e <HAL_DMA_Start_IT+0x52>
  __HAL_LOCK(hdma);
 80073e4:	2002      	movs	r0, #2
 80073e6:	e7c4      	b.n	8007372 <HAL_DMA_Start_IT+0x26>

080073e8 <HAL_DMA_IRQHandler>:
{
 80073e8:	b570      	push	{r4, r5, r6, lr}
  uint32_t flag_it = DMA1->ISR;
 80073ea:	4b31      	ldr	r3, [pc, #196]	@ (80074b0 <HAL_DMA_IRQHandler+0xc8>)
 80073ec:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80073ee:	6804      	ldr	r4, [r0, #0]
 80073f0:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80073f2:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80073f4:	231c      	movs	r3, #28
 80073f6:	4013      	ands	r3, r2
 80073f8:	2204      	movs	r2, #4
 80073fa:	409a      	lsls	r2, r3
 80073fc:	4211      	tst	r1, r2
 80073fe:	d016      	beq.n	800742e <HAL_DMA_IRQHandler+0x46>
 8007400:	076a      	lsls	r2, r5, #29
 8007402:	d514      	bpl.n	800742e <HAL_DMA_IRQHandler+0x46>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007404:	6823      	ldr	r3, [r4, #0]
 8007406:	069b      	lsls	r3, r3, #26
 8007408:	d403      	bmi.n	8007412 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800740a:	6823      	ldr	r3, [r4, #0]
 800740c:	2204      	movs	r2, #4
 800740e:	4393      	bics	r3, r2
 8007410:	6023      	str	r3, [r4, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8007412:	4c27      	ldr	r4, [pc, #156]	@ (80074b0 <HAL_DMA_IRQHandler+0xc8>)
 8007414:	6863      	ldr	r3, [r4, #4]
 8007416:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8007418:	211c      	movs	r1, #28
 800741a:	4011      	ands	r1, r2
 800741c:	2204      	movs	r2, #4
 800741e:	408a      	lsls	r2, r1
 8007420:	4313      	orrs	r3, r2
 8007422:	6063      	str	r3, [r4, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 8007424:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8007426:	2b00      	cmp	r3, #0
 8007428:	d000      	beq.n	800742c <HAL_DMA_IRQHandler+0x44>
        hdma->XferHalfCpltCallback(hdma);
 800742a:	4798      	blx	r3
}
 800742c:	bd70      	pop	{r4, r5, r6, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800742e:	2202      	movs	r2, #2
 8007430:	409a      	lsls	r2, r3
 8007432:	4211      	tst	r1, r2
 8007434:	d01c      	beq.n	8007470 <HAL_DMA_IRQHandler+0x88>
 8007436:	07aa      	lsls	r2, r5, #30
 8007438:	d51a      	bpl.n	8007470 <HAL_DMA_IRQHandler+0x88>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800743a:	6823      	ldr	r3, [r4, #0]
 800743c:	069b      	lsls	r3, r3, #26
 800743e:	d406      	bmi.n	800744e <HAL_DMA_IRQHandler+0x66>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007440:	6823      	ldr	r3, [r4, #0]
 8007442:	220a      	movs	r2, #10
 8007444:	4393      	bics	r3, r2
 8007446:	6023      	str	r3, [r4, #0]
        hdma->State = HAL_DMA_STATE_READY;
 8007448:	2325      	movs	r3, #37	@ 0x25
 800744a:	3a09      	subs	r2, #9
 800744c:	54c2      	strb	r2, [r0, r3]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800744e:	4c18      	ldr	r4, [pc, #96]	@ (80074b0 <HAL_DMA_IRQHandler+0xc8>)
 8007450:	6863      	ldr	r3, [r4, #4]
 8007452:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8007454:	211c      	movs	r1, #28
 8007456:	4011      	ands	r1, r2
 8007458:	2202      	movs	r2, #2
 800745a:	408a      	lsls	r2, r1
 800745c:	4313      	orrs	r3, r2
 800745e:	6063      	str	r3, [r4, #4]
      __HAL_UNLOCK(hdma);
 8007460:	2324      	movs	r3, #36	@ 0x24
 8007462:	2200      	movs	r2, #0
 8007464:	54c2      	strb	r2, [r0, r3]
      if (hdma->XferCpltCallback != NULL)
 8007466:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8007468:	2b00      	cmp	r3, #0
 800746a:	d0df      	beq.n	800742c <HAL_DMA_IRQHandler+0x44>
        hdma->XferCpltCallback(hdma);
 800746c:	4798      	blx	r3
 800746e:	e7dd      	b.n	800742c <HAL_DMA_IRQHandler+0x44>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8007470:	2208      	movs	r2, #8
 8007472:	409a      	lsls	r2, r3
 8007474:	4211      	tst	r1, r2
 8007476:	d0d9      	beq.n	800742c <HAL_DMA_IRQHandler+0x44>
 8007478:	072d      	lsls	r5, r5, #28
 800747a:	d5d7      	bpl.n	800742c <HAL_DMA_IRQHandler+0x44>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800747c:	6823      	ldr	r3, [r4, #0]
 800747e:	220e      	movs	r2, #14
 8007480:	4393      	bics	r3, r2
 8007482:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8007484:	4c0a      	ldr	r4, [pc, #40]	@ (80074b0 <HAL_DMA_IRQHandler+0xc8>)
 8007486:	6862      	ldr	r2, [r4, #4]
 8007488:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800748a:	211c      	movs	r1, #28
 800748c:	4019      	ands	r1, r3
 800748e:	2301      	movs	r3, #1
 8007490:	001d      	movs	r5, r3
 8007492:	408d      	lsls	r5, r1
 8007494:	432a      	orrs	r2, r5
 8007496:	6062      	str	r2, [r4, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007498:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 800749a:	2225      	movs	r2, #37	@ 0x25
 800749c:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 800749e:	3323      	adds	r3, #35	@ 0x23
 80074a0:	2200      	movs	r2, #0
 80074a2:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferErrorCallback != NULL)
 80074a4:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d0c0      	beq.n	800742c <HAL_DMA_IRQHandler+0x44>
      hdma->XferErrorCallback(hdma);
 80074aa:	4798      	blx	r3
  return;
 80074ac:	e7be      	b.n	800742c <HAL_DMA_IRQHandler+0x44>
 80074ae:	46c0      	nop			@ (mov r8, r8)
 80074b0:	40020000 	.word	0x40020000

080074b4 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80074b4:	b530      	push	{r4, r5, lr}
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80074b6:	4c05      	ldr	r4, [pc, #20]	@ (80074cc <FLASH_Program_DoubleWord+0x18>)
 80074b8:	6961      	ldr	r1, [r4, #20]
 80074ba:	2501      	movs	r5, #1
 80074bc:	4329      	orrs	r1, r5
 80074be:	6161      	str	r1, [r4, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 80074c0:	6002      	str	r2, [r0, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80074c2:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80074c6:	6043      	str	r3, [r0, #4]
}
 80074c8:	bd30      	pop	{r4, r5, pc}
 80074ca:	46c0      	nop			@ (mov r8, r8)
 80074cc:	40022000 	.word	0x40022000

080074d0 <HAL_FLASH_EndOfOperationCallback>:
}
 80074d0:	4770      	bx	lr

080074d2 <HAL_FLASH_OperationErrorCallback>:
}
 80074d2:	4770      	bx	lr

080074d4 <HAL_FLASH_IRQHandler>:
{
 80074d4:	b510      	push	{r4, lr}
  error = (FLASH->SR & FLASH_SR_ERRORS);
 80074d6:	4b2a      	ldr	r3, [pc, #168]	@ (8007580 <HAL_FLASH_IRQHandler+0xac>)
 80074d8:	691b      	ldr	r3, [r3, #16]
 80074da:	4a2a      	ldr	r2, [pc, #168]	@ (8007584 <HAL_FLASH_IRQHandler+0xb0>)
 80074dc:	4013      	ands	r3, r2
  if ((pFlash.ProcedureOnGoing & FLASH_TYPEERASE_MASS) != 0x00U)
 80074de:	4a2a      	ldr	r2, [pc, #168]	@ (8007588 <HAL_FLASH_IRQHandler+0xb4>)
 80074e0:	6892      	ldr	r2, [r2, #8]
 80074e2:	0751      	lsls	r1, r2, #29
 80074e4:	d521      	bpl.n	800752a <HAL_FLASH_IRQHandler+0x56>
    param = pFlash.Banks;
 80074e6:	4a28      	ldr	r2, [pc, #160]	@ (8007588 <HAL_FLASH_IRQHandler+0xb4>)
 80074e8:	6914      	ldr	r4, [r2, #16]
  if (error != 0x00U)
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d12a      	bne.n	8007544 <HAL_FLASH_IRQHandler+0x70>
  if ((FLASH->SR & FLASH_SR_EOP) != 0x00U)
 80074ee:	4b24      	ldr	r3, [pc, #144]	@ (8007580 <HAL_FLASH_IRQHandler+0xac>)
 80074f0:	691b      	ldr	r3, [r3, #16]
 80074f2:	07db      	lsls	r3, r3, #31
 80074f4:	d50c      	bpl.n	8007510 <HAL_FLASH_IRQHandler+0x3c>
    FLASH->SR = FLASH_SR_EOP;
 80074f6:	4b22      	ldr	r3, [pc, #136]	@ (8007580 <HAL_FLASH_IRQHandler+0xac>)
 80074f8:	2201      	movs	r2, #1
 80074fa:	611a      	str	r2, [r3, #16]
    if (pFlash.ProcedureOnGoing == FLASH_TYPEERASE_PAGES)
 80074fc:	4b22      	ldr	r3, [pc, #136]	@ (8007588 <HAL_FLASH_IRQHandler+0xb4>)
 80074fe:	689b      	ldr	r3, [r3, #8]
 8007500:	2b02      	cmp	r3, #2
 8007502:	d02c      	beq.n	800755e <HAL_FLASH_IRQHandler+0x8a>
      pFlash.ProcedureOnGoing = FLASH_TYPENONE;
 8007504:	4b20      	ldr	r3, [pc, #128]	@ (8007588 <HAL_FLASH_IRQHandler+0xb4>)
 8007506:	2200      	movs	r2, #0
 8007508:	609a      	str	r2, [r3, #8]
    HAL_FLASH_EndOfOperationCallback(param);
 800750a:	0020      	movs	r0, r4
 800750c:	f7ff ffe0 	bl	80074d0 <HAL_FLASH_EndOfOperationCallback>
  if (pFlash.ProcedureOnGoing == FLASH_TYPENONE)
 8007510:	4b1d      	ldr	r3, [pc, #116]	@ (8007588 <HAL_FLASH_IRQHandler+0xb4>)
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d107      	bne.n	8007528 <HAL_FLASH_IRQHandler+0x54>
    FLASH->CR &= ~(FLASH_CR_EOPIE | FLASH_CR_ERRIE);
 8007518:	4a19      	ldr	r2, [pc, #100]	@ (8007580 <HAL_FLASH_IRQHandler+0xac>)
 800751a:	6953      	ldr	r3, [r2, #20]
 800751c:	491b      	ldr	r1, [pc, #108]	@ (800758c <HAL_FLASH_IRQHandler+0xb8>)
 800751e:	400b      	ands	r3, r1
 8007520:	6153      	str	r3, [r2, #20]
    __HAL_UNLOCK(&pFlash);
 8007522:	4b19      	ldr	r3, [pc, #100]	@ (8007588 <HAL_FLASH_IRQHandler+0xb4>)
 8007524:	2200      	movs	r2, #0
 8007526:	701a      	strb	r2, [r3, #0]
}
 8007528:	bd10      	pop	{r4, pc}
    CLEAR_BIT(FLASH->CR, pFlash.ProcedureOnGoing);
 800752a:	4815      	ldr	r0, [pc, #84]	@ (8007580 <HAL_FLASH_IRQHandler+0xac>)
 800752c:	6941      	ldr	r1, [r0, #20]
 800752e:	4391      	bics	r1, r2
 8007530:	6141      	str	r1, [r0, #20]
    if ((pFlash.ProcedureOnGoing & (FLASH_TYPEPROGRAM_DOUBLEWORD | FLASH_TYPEPROGRAM_FAST)) != 0x00U)
 8007532:	4917      	ldr	r1, [pc, #92]	@ (8007590 <HAL_FLASH_IRQHandler+0xbc>)
 8007534:	420a      	tst	r2, r1
 8007536:	d002      	beq.n	800753e <HAL_FLASH_IRQHandler+0x6a>
      param = pFlash.Address;
 8007538:	4a13      	ldr	r2, [pc, #76]	@ (8007588 <HAL_FLASH_IRQHandler+0xb4>)
 800753a:	68d4      	ldr	r4, [r2, #12]
 800753c:	e7d5      	b.n	80074ea <HAL_FLASH_IRQHandler+0x16>
      param = pFlash.Page;
 800753e:	4a12      	ldr	r2, [pc, #72]	@ (8007588 <HAL_FLASH_IRQHandler+0xb4>)
 8007540:	6954      	ldr	r4, [r2, #20]
 8007542:	e7d2      	b.n	80074ea <HAL_FLASH_IRQHandler+0x16>
    pFlash.ErrorCode |= error;
 8007544:	4a10      	ldr	r2, [pc, #64]	@ (8007588 <HAL_FLASH_IRQHandler+0xb4>)
 8007546:	6851      	ldr	r1, [r2, #4]
 8007548:	430b      	orrs	r3, r1
 800754a:	6053      	str	r3, [r2, #4]
    FLASH->SR = FLASH_SR_ERRORS;
 800754c:	4b0c      	ldr	r3, [pc, #48]	@ (8007580 <HAL_FLASH_IRQHandler+0xac>)
 800754e:	490d      	ldr	r1, [pc, #52]	@ (8007584 <HAL_FLASH_IRQHandler+0xb0>)
 8007550:	6119      	str	r1, [r3, #16]
    pFlash.ProcedureOnGoing = FLASH_TYPENONE;
 8007552:	2300      	movs	r3, #0
 8007554:	6093      	str	r3, [r2, #8]
    HAL_FLASH_OperationErrorCallback(param);
 8007556:	0020      	movs	r0, r4
 8007558:	f7ff ffbb 	bl	80074d2 <HAL_FLASH_OperationErrorCallback>
 800755c:	e7c7      	b.n	80074ee <HAL_FLASH_IRQHandler+0x1a>
      pFlash.NbPagesToErase--;
 800755e:	4a0a      	ldr	r2, [pc, #40]	@ (8007588 <HAL_FLASH_IRQHandler+0xb4>)
 8007560:	6993      	ldr	r3, [r2, #24]
 8007562:	3b01      	subs	r3, #1
 8007564:	6193      	str	r3, [r2, #24]
      if (pFlash.NbPagesToErase != 0x00U)
 8007566:	2b00      	cmp	r3, #0
 8007568:	d103      	bne.n	8007572 <HAL_FLASH_IRQHandler+0x9e>
        pFlash.ProcedureOnGoing = FLASH_TYPENONE;
 800756a:	4b07      	ldr	r3, [pc, #28]	@ (8007588 <HAL_FLASH_IRQHandler+0xb4>)
 800756c:	2200      	movs	r2, #0
 800756e:	609a      	str	r2, [r3, #8]
 8007570:	e7cb      	b.n	800750a <HAL_FLASH_IRQHandler+0x36>
        pFlash.Page++;
 8007572:	6951      	ldr	r1, [r2, #20]
 8007574:	3101      	adds	r1, #1
 8007576:	6151      	str	r1, [r2, #20]
        FLASH_PageErase(pFlash.Banks, pFlash.Page);
 8007578:	6910      	ldr	r0, [r2, #16]
 800757a:	f000 f8a9 	bl	80076d0 <FLASH_PageErase>
 800757e:	e7c4      	b.n	800750a <HAL_FLASH_IRQHandler+0x36>
 8007580:	40022000 	.word	0x40022000
 8007584:	0000c3fa 	.word	0x0000c3fa
 8007588:	2000150c 	.word	0x2000150c
 800758c:	fcffffff 	.word	0xfcffffff
 8007590:	00040001 	.word	0x00040001

08007594 <HAL_FLASH_Unlock>:
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8007594:	4b08      	ldr	r3, [pc, #32]	@ (80075b8 <HAL_FLASH_Unlock+0x24>)
 8007596:	695b      	ldr	r3, [r3, #20]
 8007598:	2b00      	cmp	r3, #0
 800759a:	db01      	blt.n	80075a0 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 800759c:	2000      	movs	r0, #0
}
 800759e:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80075a0:	4b05      	ldr	r3, [pc, #20]	@ (80075b8 <HAL_FLASH_Unlock+0x24>)
 80075a2:	4a06      	ldr	r2, [pc, #24]	@ (80075bc <HAL_FLASH_Unlock+0x28>)
 80075a4:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80075a6:	4a06      	ldr	r2, [pc, #24]	@ (80075c0 <HAL_FLASH_Unlock+0x2c>)
 80075a8:	609a      	str	r2, [r3, #8]
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 80075aa:	695b      	ldr	r3, [r3, #20]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	db01      	blt.n	80075b4 <HAL_FLASH_Unlock+0x20>
  HAL_StatusTypeDef status = HAL_OK;
 80075b0:	2000      	movs	r0, #0
 80075b2:	e7f4      	b.n	800759e <HAL_FLASH_Unlock+0xa>
      status = HAL_ERROR;
 80075b4:	2001      	movs	r0, #1
 80075b6:	e7f2      	b.n	800759e <HAL_FLASH_Unlock+0xa>
 80075b8:	40022000 	.word	0x40022000
 80075bc:	45670123 	.word	0x45670123
 80075c0:	cdef89ab 	.word	0xcdef89ab

080075c4 <FLASH_WaitForLastOperation>:
{
 80075c4:	b570      	push	{r4, r5, r6, lr}
 80075c6:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80075c8:	f7ff f836 	bl	8006638 <HAL_GetTick>
 80075cc:	0005      	movs	r5, r0
  while ((FLASH->SR & error) != 0x00U)
 80075ce:	4b14      	ldr	r3, [pc, #80]	@ (8007620 <FLASH_WaitForLastOperation+0x5c>)
 80075d0:	691b      	ldr	r3, [r3, #16]
 80075d2:	03db      	lsls	r3, r3, #15
 80075d4:	d508      	bpl.n	80075e8 <FLASH_WaitForLastOperation+0x24>
    if(Timeout != HAL_MAX_DELAY)
 80075d6:	1c63      	adds	r3, r4, #1
 80075d8:	d0f9      	beq.n	80075ce <FLASH_WaitForLastOperation+0xa>
      if ((HAL_GetTick() - tickstart) >= Timeout)
 80075da:	f7ff f82d 	bl	8006638 <HAL_GetTick>
 80075de:	1b40      	subs	r0, r0, r5
 80075e0:	42a0      	cmp	r0, r4
 80075e2:	d3f4      	bcc.n	80075ce <FLASH_WaitForLastOperation+0xa>
        return HAL_TIMEOUT;
 80075e4:	2003      	movs	r0, #3
 80075e6:	e01a      	b.n	800761e <FLASH_WaitForLastOperation+0x5a>
  error = (FLASH->SR & FLASH_SR_ERRORS);
 80075e8:	490d      	ldr	r1, [pc, #52]	@ (8007620 <FLASH_WaitForLastOperation+0x5c>)
 80075ea:	690a      	ldr	r2, [r1, #16]
 80075ec:	4b0d      	ldr	r3, [pc, #52]	@ (8007624 <FLASH_WaitForLastOperation+0x60>)
 80075ee:	0016      	movs	r6, r2
 80075f0:	401e      	ands	r6, r3
  FLASH->SR = FLASH_SR_CLEAR;
 80075f2:	480d      	ldr	r0, [pc, #52]	@ (8007628 <FLASH_WaitForLastOperation+0x64>)
 80075f4:	6108      	str	r0, [r1, #16]
  if (error != 0x00U)
 80075f6:	421a      	tst	r2, r3
 80075f8:	d10c      	bne.n	8007614 <FLASH_WaitForLastOperation+0x50>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 80075fa:	4b09      	ldr	r3, [pc, #36]	@ (8007620 <FLASH_WaitForLastOperation+0x5c>)
 80075fc:	691b      	ldr	r3, [r3, #16]
 80075fe:	035b      	lsls	r3, r3, #13
 8007600:	d50c      	bpl.n	800761c <FLASH_WaitForLastOperation+0x58>
    if(Timeout != HAL_MAX_DELAY)
 8007602:	1c63      	adds	r3, r4, #1
 8007604:	d0f9      	beq.n	80075fa <FLASH_WaitForLastOperation+0x36>
      if ((HAL_GetTick() - tickstart) >= Timeout)
 8007606:	f7ff f817 	bl	8006638 <HAL_GetTick>
 800760a:	1b40      	subs	r0, r0, r5
 800760c:	42a0      	cmp	r0, r4
 800760e:	d3f4      	bcc.n	80075fa <FLASH_WaitForLastOperation+0x36>
        return HAL_TIMEOUT;
 8007610:	2003      	movs	r0, #3
 8007612:	e004      	b.n	800761e <FLASH_WaitForLastOperation+0x5a>
    pFlash.ErrorCode = error;
 8007614:	4b05      	ldr	r3, [pc, #20]	@ (800762c <FLASH_WaitForLastOperation+0x68>)
 8007616:	605e      	str	r6, [r3, #4]
    return HAL_ERROR;
 8007618:	2001      	movs	r0, #1
 800761a:	e000      	b.n	800761e <FLASH_WaitForLastOperation+0x5a>
  return HAL_OK;
 800761c:	2000      	movs	r0, #0
}
 800761e:	bd70      	pop	{r4, r5, r6, pc}
 8007620:	40022000 	.word	0x40022000
 8007624:	0000c3fa 	.word	0x0000c3fa
 8007628:	0000c3fb 	.word	0x0000c3fb
 800762c:	2000150c 	.word	0x2000150c

08007630 <HAL_FLASH_Program>:
{
 8007630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007632:	0007      	movs	r7, r0
 8007634:	000c      	movs	r4, r1
 8007636:	0015      	movs	r5, r2
 8007638:	001e      	movs	r6, r3
  __HAL_LOCK(&pFlash);
 800763a:	4b14      	ldr	r3, [pc, #80]	@ (800768c <HAL_FLASH_Program+0x5c>)
 800763c:	781b      	ldrb	r3, [r3, #0]
 800763e:	2b01      	cmp	r3, #1
 8007640:	d022      	beq.n	8007688 <HAL_FLASH_Program+0x58>
 8007642:	4b12      	ldr	r3, [pc, #72]	@ (800768c <HAL_FLASH_Program+0x5c>)
 8007644:	2201      	movs	r2, #1
 8007646:	701a      	strb	r2, [r3, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8007648:	2200      	movs	r2, #0
 800764a:	605a      	str	r2, [r3, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800764c:	20fa      	movs	r0, #250	@ 0xfa
 800764e:	0080      	lsls	r0, r0, #2
 8007650:	f7ff ffb8 	bl	80075c4 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8007654:	2800      	cmp	r0, #0
 8007656:	d10d      	bne.n	8007674 <HAL_FLASH_Program+0x44>
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8007658:	2f01      	cmp	r7, #1
 800765a:	d00f      	beq.n	800767c <HAL_FLASH_Program+0x4c>
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800765c:	0029      	movs	r1, r5
 800765e:	0020      	movs	r0, r4
 8007660:	f002 f8a2 	bl	80097a8 <__FLASH_Program_Fast_veneer>
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8007664:	20fa      	movs	r0, #250	@ 0xfa
 8007666:	0080      	lsls	r0, r0, #2
 8007668:	f7ff ffac 	bl	80075c4 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, TypeProgram);
 800766c:	4a08      	ldr	r2, [pc, #32]	@ (8007690 <HAL_FLASH_Program+0x60>)
 800766e:	6953      	ldr	r3, [r2, #20]
 8007670:	43bb      	bics	r3, r7
 8007672:	6153      	str	r3, [r2, #20]
  __HAL_UNLOCK(&pFlash);
 8007674:	4b05      	ldr	r3, [pc, #20]	@ (800768c <HAL_FLASH_Program+0x5c>)
 8007676:	2200      	movs	r2, #0
 8007678:	701a      	strb	r2, [r3, #0]
}
 800767a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      FLASH_Program_DoubleWord(Address, Data);
 800767c:	002a      	movs	r2, r5
 800767e:	0033      	movs	r3, r6
 8007680:	0020      	movs	r0, r4
 8007682:	f7ff ff17 	bl	80074b4 <FLASH_Program_DoubleWord>
 8007686:	e7ed      	b.n	8007664 <HAL_FLASH_Program+0x34>
  __HAL_LOCK(&pFlash);
 8007688:	2002      	movs	r0, #2
 800768a:	e7f6      	b.n	800767a <HAL_FLASH_Program+0x4a>
 800768c:	2000150c 	.word	0x2000150c
 8007690:	40022000 	.word	0x40022000

08007694 <HAL_FLASH_Lock>:
{
 8007694:	b510      	push	{r4, lr}
  (void)FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8007696:	20fa      	movs	r0, #250	@ 0xfa
 8007698:	0080      	lsls	r0, r0, #2
 800769a:	f7ff ff93 	bl	80075c4 <FLASH_WaitForLastOperation>
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800769e:	4b06      	ldr	r3, [pc, #24]	@ (80076b8 <HAL_FLASH_Lock+0x24>)
 80076a0:	6959      	ldr	r1, [r3, #20]
 80076a2:	2280      	movs	r2, #128	@ 0x80
 80076a4:	0612      	lsls	r2, r2, #24
 80076a6:	430a      	orrs	r2, r1
 80076a8:	615a      	str	r2, [r3, #20]
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 80076aa:	695b      	ldr	r3, [r3, #20]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	db01      	blt.n	80076b4 <HAL_FLASH_Lock+0x20>
  HAL_StatusTypeDef status = HAL_ERROR;
 80076b0:	2001      	movs	r0, #1
}
 80076b2:	bd10      	pop	{r4, pc}
    status = HAL_OK;
 80076b4:	2000      	movs	r0, #0
 80076b6:	e7fc      	b.n	80076b2 <HAL_FLASH_Lock+0x1e>
 80076b8:	40022000 	.word	0x40022000

080076bc <FLASH_MassErase>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Set the Mass Erase Bit and start bit */
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 80076bc:	4a03      	ldr	r2, [pc, #12]	@ (80076cc <FLASH_MassErase+0x10>)
 80076be:	6953      	ldr	r3, [r2, #20]
 80076c0:	4303      	orrs	r3, r0
 80076c2:	2080      	movs	r0, #128	@ 0x80
 80076c4:	0240      	lsls	r0, r0, #9
 80076c6:	4318      	orrs	r0, r3
 80076c8:	6150      	str	r0, [r2, #20]
}
 80076ca:	4770      	bx	lr
 80076cc:	40022000 	.word	0x40022000

080076d0 <FLASH_PageErase>:
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 80076d0:	4a04      	ldr	r2, [pc, #16]	@ (80076e4 <FLASH_PageErase+0x14>)
 80076d2:	6953      	ldr	r3, [r2, #20]
 80076d4:	4804      	ldr	r0, [pc, #16]	@ (80076e8 <FLASH_PageErase+0x18>)
 80076d6:	4003      	ands	r3, r0
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_DBANK_SUPPORT */

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 80076d8:	00c9      	lsls	r1, r1, #3
 80076da:	4319      	orrs	r1, r3
 80076dc:	4b03      	ldr	r3, [pc, #12]	@ (80076ec <FLASH_PageErase+0x1c>)
 80076de:	430b      	orrs	r3, r1
 80076e0:	6153      	str	r3, [r2, #20]
}
 80076e2:	4770      	bx	lr
 80076e4:	40022000 	.word	0x40022000
 80076e8:	ffffe007 	.word	0xffffe007
 80076ec:	00010002 	.word	0x00010002

080076f0 <HAL_FLASHEx_Erase>:
{
 80076f0:	b570      	push	{r4, r5, r6, lr}
 80076f2:	0004      	movs	r4, r0
 80076f4:	000e      	movs	r6, r1
  __HAL_LOCK(&pFlash);
 80076f6:	4b1e      	ldr	r3, [pc, #120]	@ (8007770 <HAL_FLASHEx_Erase+0x80>)
 80076f8:	781b      	ldrb	r3, [r3, #0]
 80076fa:	2b01      	cmp	r3, #1
 80076fc:	d036      	beq.n	800776c <HAL_FLASHEx_Erase+0x7c>
 80076fe:	4b1c      	ldr	r3, [pc, #112]	@ (8007770 <HAL_FLASHEx_Erase+0x80>)
 8007700:	2201      	movs	r2, #1
 8007702:	701a      	strb	r2, [r3, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8007704:	2200      	movs	r2, #0
 8007706:	605a      	str	r2, [r3, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8007708:	20fa      	movs	r0, #250	@ 0xfa
 800770a:	0080      	lsls	r0, r0, #2
 800770c:	f7ff ff5a 	bl	80075c4 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8007710:	2800      	cmp	r0, #0
 8007712:	d127      	bne.n	8007764 <HAL_FLASHEx_Erase+0x74>
    pEraseInit->Banks = FLASH_BANK_1;
 8007714:	2304      	movs	r3, #4
 8007716:	6063      	str	r3, [r4, #4]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 8007718:	6823      	ldr	r3, [r4, #0]
 800771a:	2b04      	cmp	r3, #4
 800771c:	d014      	beq.n	8007748 <HAL_FLASHEx_Erase+0x58>
      *PageError = 0xFFFFFFFFU;
 800771e:	2301      	movs	r3, #1
 8007720:	425b      	negs	r3, r3
 8007722:	6033      	str	r3, [r6, #0]
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8007724:	68a5      	ldr	r5, [r4, #8]
 8007726:	68a3      	ldr	r3, [r4, #8]
 8007728:	68e2      	ldr	r2, [r4, #12]
 800772a:	189b      	adds	r3, r3, r2
 800772c:	42ab      	cmp	r3, r5
 800772e:	d914      	bls.n	800775a <HAL_FLASHEx_Erase+0x6a>
        FLASH_PageErase(pEraseInit->Banks, index);
 8007730:	6860      	ldr	r0, [r4, #4]
 8007732:	0029      	movs	r1, r5
 8007734:	f7ff ffcc 	bl	80076d0 <FLASH_PageErase>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8007738:	20fa      	movs	r0, #250	@ 0xfa
 800773a:	0080      	lsls	r0, r0, #2
 800773c:	f7ff ff42 	bl	80075c4 <FLASH_WaitForLastOperation>
        if (status != HAL_OK)
 8007740:	2800      	cmp	r0, #0
 8007742:	d109      	bne.n	8007758 <HAL_FLASHEx_Erase+0x68>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8007744:	3501      	adds	r5, #1
 8007746:	e7ee      	b.n	8007726 <HAL_FLASHEx_Erase+0x36>
      FLASH_MassErase(pEraseInit->Banks);
 8007748:	3004      	adds	r0, #4
 800774a:	f7ff ffb7 	bl	80076bc <FLASH_MassErase>
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800774e:	20fa      	movs	r0, #250	@ 0xfa
 8007750:	0080      	lsls	r0, r0, #2
 8007752:	f7ff ff37 	bl	80075c4 <FLASH_WaitForLastOperation>
 8007756:	e005      	b.n	8007764 <HAL_FLASHEx_Erase+0x74>
          *PageError = index;
 8007758:	6035      	str	r5, [r6, #0]
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800775a:	4a06      	ldr	r2, [pc, #24]	@ (8007774 <HAL_FLASHEx_Erase+0x84>)
 800775c:	6953      	ldr	r3, [r2, #20]
 800775e:	2102      	movs	r1, #2
 8007760:	438b      	bics	r3, r1
 8007762:	6153      	str	r3, [r2, #20]
  __HAL_UNLOCK(&pFlash);
 8007764:	4b02      	ldr	r3, [pc, #8]	@ (8007770 <HAL_FLASHEx_Erase+0x80>)
 8007766:	2200      	movs	r2, #0
 8007768:	701a      	strb	r2, [r3, #0]
}
 800776a:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(&pFlash);
 800776c:	2002      	movs	r0, #2
 800776e:	e7fc      	b.n	800776a <HAL_FLASHEx_Erase+0x7a>
 8007770:	2000150c 	.word	0x2000150c
 8007774:	40022000 	.word	0x40022000

08007778 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007778:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t position = 0x00u;
 800777a:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800777c:	e059      	b.n	8007832 <HAL_GPIO_Init+0xba>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800777e:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007780:	005f      	lsls	r7, r3, #1
 8007782:	2403      	movs	r4, #3
 8007784:	40bc      	lsls	r4, r7
 8007786:	43a6      	bics	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007788:	68cc      	ldr	r4, [r1, #12]
 800778a:	40bc      	lsls	r4, r7
 800778c:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 800778e:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007790:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007792:	4394      	bics	r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007794:	684e      	ldr	r6, [r1, #4]
 8007796:	0936      	lsrs	r6, r6, #4
 8007798:	2201      	movs	r2, #1
 800779a:	4032      	ands	r2, r6
 800779c:	409a      	lsls	r2, r3
 800779e:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 80077a0:	6042      	str	r2, [r0, #4]
 80077a2:	e056      	b.n	8007852 <HAL_GPIO_Init+0xda>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80077a4:	08de      	lsrs	r6, r3, #3
 80077a6:	3608      	adds	r6, #8
 80077a8:	00b6      	lsls	r6, r6, #2
 80077aa:	5837      	ldr	r7, [r6, r0]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80077ac:	3205      	adds	r2, #5
 80077ae:	401a      	ands	r2, r3
 80077b0:	0092      	lsls	r2, r2, #2
 80077b2:	240f      	movs	r4, #15
 80077b4:	4094      	lsls	r4, r2
 80077b6:	43a7      	bics	r7, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80077b8:	690c      	ldr	r4, [r1, #16]
 80077ba:	4094      	lsls	r4, r2
 80077bc:	0022      	movs	r2, r4
 80077be:	433a      	orrs	r2, r7
        GPIOx->AFR[position >> 3u] = temp;
 80077c0:	5032      	str	r2, [r6, r0]
 80077c2:	e059      	b.n	8007878 <HAL_GPIO_Init+0x100>
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = EXTI->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80077c4:	2603      	movs	r6, #3
 80077c6:	e000      	b.n	80077ca <HAL_GPIO_Init+0x52>
 80077c8:	2600      	movs	r6, #0
 80077ca:	40a6      	lsls	r6, r4
 80077cc:	0034      	movs	r4, r6
 80077ce:	433c      	orrs	r4, r7
        EXTI->EXTICR[position >> 2u] = temp;
 80077d0:	4e42      	ldr	r6, [pc, #264]	@ (80078dc <HAL_GPIO_Init+0x164>)
 80077d2:	3218      	adds	r2, #24
 80077d4:	0092      	lsls	r2, r2, #2
 80077d6:	5194      	str	r4, [r2, r6]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80077d8:	6837      	ldr	r7, [r6, #0]
        temp &= ~(iocurrent);
 80077da:	43ea      	mvns	r2, r5
 80077dc:	003e      	movs	r6, r7
 80077de:	43ae      	bics	r6, r5
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80077e0:	684c      	ldr	r4, [r1, #4]
 80077e2:	02e4      	lsls	r4, r4, #11
 80077e4:	d501      	bpl.n	80077ea <HAL_GPIO_Init+0x72>
        {
          temp |= iocurrent;
 80077e6:	003e      	movs	r6, r7
 80077e8:	432e      	orrs	r6, r5
        }
        EXTI->RTSR1 = temp;
 80077ea:	4c3c      	ldr	r4, [pc, #240]	@ (80078dc <HAL_GPIO_Init+0x164>)
 80077ec:	6026      	str	r6, [r4, #0]

        temp = EXTI->FTSR1;
 80077ee:	6867      	ldr	r7, [r4, #4]
        temp &= ~(iocurrent);
 80077f0:	003e      	movs	r6, r7
 80077f2:	4016      	ands	r6, r2
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80077f4:	684c      	ldr	r4, [r1, #4]
 80077f6:	02a4      	lsls	r4, r4, #10
 80077f8:	d501      	bpl.n	80077fe <HAL_GPIO_Init+0x86>
        {
          temp |= iocurrent;
 80077fa:	003e      	movs	r6, r7
 80077fc:	432e      	orrs	r6, r5
        }
        EXTI->FTSR1 = temp;
 80077fe:	4c37      	ldr	r4, [pc, #220]	@ (80078dc <HAL_GPIO_Init+0x164>)
 8007800:	6066      	str	r6, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8007802:	2684      	movs	r6, #132	@ 0x84
 8007804:	59a7      	ldr	r7, [r4, r6]
        temp &= ~(iocurrent);
 8007806:	003e      	movs	r6, r7
 8007808:	4016      	ands	r6, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800780a:	684c      	ldr	r4, [r1, #4]
 800780c:	03a4      	lsls	r4, r4, #14
 800780e:	d501      	bpl.n	8007814 <HAL_GPIO_Init+0x9c>
        {
          temp |= iocurrent;
 8007810:	003e      	movs	r6, r7
 8007812:	432e      	orrs	r6, r5
        }
        EXTI->EMR1 = temp;
 8007814:	4c31      	ldr	r4, [pc, #196]	@ (80078dc <HAL_GPIO_Init+0x164>)
 8007816:	2784      	movs	r7, #132	@ 0x84
 8007818:	51e6      	str	r6, [r4, r7]

        temp = EXTI->IMR1;
 800781a:	2680      	movs	r6, #128	@ 0x80
 800781c:	59a6      	ldr	r6, [r4, r6]
        temp &= ~(iocurrent);
 800781e:	4032      	ands	r2, r6
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007820:	684c      	ldr	r4, [r1, #4]
 8007822:	03e4      	lsls	r4, r4, #15
 8007824:	d501      	bpl.n	800782a <HAL_GPIO_Init+0xb2>
        {
          temp |= iocurrent;
 8007826:	002a      	movs	r2, r5
 8007828:	4332      	orrs	r2, r6
        }
        EXTI->IMR1 = temp;
 800782a:	4d2c      	ldr	r5, [pc, #176]	@ (80078dc <HAL_GPIO_Init+0x164>)
 800782c:	2480      	movs	r4, #128	@ 0x80
 800782e:	512a      	str	r2, [r5, r4]
      }
    }

    position++;
 8007830:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007832:	680c      	ldr	r4, [r1, #0]
 8007834:	0022      	movs	r2, r4
 8007836:	40da      	lsrs	r2, r3
 8007838:	d04e      	beq.n	80078d8 <HAL_GPIO_Init+0x160>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800783a:	2201      	movs	r2, #1
 800783c:	409a      	lsls	r2, r3
 800783e:	0025      	movs	r5, r4
 8007840:	4015      	ands	r5, r2
    if (iocurrent != 0x00u)
 8007842:	4214      	tst	r4, r2
 8007844:	d0f4      	beq.n	8007830 <HAL_GPIO_Init+0xb8>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007846:	684e      	ldr	r6, [r1, #4]
 8007848:	2403      	movs	r4, #3
 800784a:	4034      	ands	r4, r6
 800784c:	3c01      	subs	r4, #1
 800784e:	2c01      	cmp	r4, #1
 8007850:	d995      	bls.n	800777e <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007852:	684c      	ldr	r4, [r1, #4]
 8007854:	2203      	movs	r2, #3
 8007856:	4022      	ands	r2, r4
 8007858:	2a03      	cmp	r2, #3
 800785a:	d008      	beq.n	800786e <HAL_GPIO_Init+0xf6>
        temp = GPIOx->PUPDR;
 800785c:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800785e:	005e      	lsls	r6, r3, #1
 8007860:	2203      	movs	r2, #3
 8007862:	40b2      	lsls	r2, r6
 8007864:	4394      	bics	r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8007866:	688a      	ldr	r2, [r1, #8]
 8007868:	40b2      	lsls	r2, r6
 800786a:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 800786c:	60c2      	str	r2, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800786e:	684c      	ldr	r4, [r1, #4]
 8007870:	2203      	movs	r2, #3
 8007872:	4022      	ands	r2, r4
 8007874:	2a02      	cmp	r2, #2
 8007876:	d095      	beq.n	80077a4 <HAL_GPIO_Init+0x2c>
      temp = GPIOx->MODER;
 8007878:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800787a:	005e      	lsls	r6, r3, #1
 800787c:	2203      	movs	r2, #3
 800787e:	0017      	movs	r7, r2
 8007880:	40b7      	lsls	r7, r6
 8007882:	43bc      	bics	r4, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007884:	684f      	ldr	r7, [r1, #4]
 8007886:	403a      	ands	r2, r7
 8007888:	40b2      	lsls	r2, r6
 800788a:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 800788c:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800788e:	684c      	ldr	r4, [r1, #4]
 8007890:	22c0      	movs	r2, #192	@ 0xc0
 8007892:	0292      	lsls	r2, r2, #10
 8007894:	4214      	tst	r4, r2
 8007896:	d0cb      	beq.n	8007830 <HAL_GPIO_Init+0xb8>
        temp = EXTI->EXTICR[position >> 2u];
 8007898:	089a      	lsrs	r2, r3, #2
 800789a:	0014      	movs	r4, r2
 800789c:	3418      	adds	r4, #24
 800789e:	00a4      	lsls	r4, r4, #2
 80078a0:	4e0e      	ldr	r6, [pc, #56]	@ (80078dc <HAL_GPIO_Init+0x164>)
 80078a2:	59a7      	ldr	r7, [r4, r6]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80078a4:	2403      	movs	r4, #3
 80078a6:	401c      	ands	r4, r3
 80078a8:	00e4      	lsls	r4, r4, #3
 80078aa:	260f      	movs	r6, #15
 80078ac:	40a6      	lsls	r6, r4
 80078ae:	43b7      	bics	r7, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80078b0:	26a0      	movs	r6, #160	@ 0xa0
 80078b2:	05f6      	lsls	r6, r6, #23
 80078b4:	42b0      	cmp	r0, r6
 80078b6:	d087      	beq.n	80077c8 <HAL_GPIO_Init+0x50>
 80078b8:	4e09      	ldr	r6, [pc, #36]	@ (80078e0 <HAL_GPIO_Init+0x168>)
 80078ba:	42b0      	cmp	r0, r6
 80078bc:	d008      	beq.n	80078d0 <HAL_GPIO_Init+0x158>
 80078be:	4e09      	ldr	r6, [pc, #36]	@ (80078e4 <HAL_GPIO_Init+0x16c>)
 80078c0:	42b0      	cmp	r0, r6
 80078c2:	d007      	beq.n	80078d4 <HAL_GPIO_Init+0x15c>
 80078c4:	4e08      	ldr	r6, [pc, #32]	@ (80078e8 <HAL_GPIO_Init+0x170>)
 80078c6:	42b0      	cmp	r0, r6
 80078c8:	d100      	bne.n	80078cc <HAL_GPIO_Init+0x154>
 80078ca:	e77b      	b.n	80077c4 <HAL_GPIO_Init+0x4c>
 80078cc:	2605      	movs	r6, #5
 80078ce:	e77c      	b.n	80077ca <HAL_GPIO_Init+0x52>
 80078d0:	2601      	movs	r6, #1
 80078d2:	e77a      	b.n	80077ca <HAL_GPIO_Init+0x52>
 80078d4:	2602      	movs	r6, #2
 80078d6:	e778      	b.n	80077ca <HAL_GPIO_Init+0x52>
  }
}
 80078d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078da:	46c0      	nop			@ (mov r8, r8)
 80078dc:	40021800 	.word	0x40021800
 80078e0:	50000400 	.word	0x50000400
 80078e4:	50000800 	.word	0x50000800
 80078e8:	50000c00 	.word	0x50000c00

080078ec <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80078ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078ee:	46ce      	mov	lr, r9
 80078f0:	4647      	mov	r7, r8
 80078f2:	b580      	push	{r7, lr}
 80078f4:	4689      	mov	r9, r1
  uint32_t position = 0x00u;
 80078f6:	2300      	movs	r3, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80078f8:	e023      	b.n	8007942 <HAL_GPIO_DeInit+0x56>
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 80078fa:	2103      	movs	r1, #3
 80078fc:	4688      	mov	r8, r1
 80078fe:	e001      	b.n	8007904 <HAL_GPIO_DeInit+0x18>
 8007900:	2100      	movs	r1, #0
 8007902:	4688      	mov	r8, r1
 8007904:	4641      	mov	r1, r8
 8007906:	40a1      	lsls	r1, r4
 8007908:	42a9      	cmp	r1, r5
 800790a:	d047      	beq.n	800799c <HAL_GPIO_DeInit+0xb0>
        EXTI->EXTICR[position >> 2u] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800790c:	6804      	ldr	r4, [r0, #0]
 800790e:	005e      	lsls	r6, r3, #1
 8007910:	2503      	movs	r5, #3
 8007912:	40b5      	lsls	r5, r6
 8007914:	432c      	orrs	r4, r5
 8007916:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8007918:	08dc      	lsrs	r4, r3, #3
 800791a:	3408      	adds	r4, #8
 800791c:	00a4      	lsls	r4, r4, #2
 800791e:	5827      	ldr	r7, [r4, r0]
 8007920:	2607      	movs	r6, #7
 8007922:	401e      	ands	r6, r3
 8007924:	00b6      	lsls	r6, r6, #2
 8007926:	210f      	movs	r1, #15
 8007928:	40b1      	lsls	r1, r6
 800792a:	438f      	bics	r7, r1
 800792c:	5027      	str	r7, [r4, r0]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800792e:	6884      	ldr	r4, [r0, #8]
 8007930:	43ac      	bics	r4, r5
 8007932:	6084      	str	r4, [r0, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8007934:	6844      	ldr	r4, [r0, #4]
 8007936:	4394      	bics	r4, r2
 8007938:	6044      	str	r4, [r0, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800793a:	68c2      	ldr	r2, [r0, #12]
 800793c:	43aa      	bics	r2, r5
 800793e:	60c2      	str	r2, [r0, #12]
    }

    position++;
 8007940:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0x00u)
 8007942:	464a      	mov	r2, r9
 8007944:	40da      	lsrs	r2, r3
 8007946:	d045      	beq.n	80079d4 <HAL_GPIO_DeInit+0xe8>
    iocurrent = (GPIO_Pin) & (1uL << position);
 8007948:	2201      	movs	r2, #1
 800794a:	409a      	lsls	r2, r3
 800794c:	464c      	mov	r4, r9
 800794e:	4014      	ands	r4, r2
 8007950:	46a4      	mov	ip, r4
    if (iocurrent != 0x00u)
 8007952:	4649      	mov	r1, r9
 8007954:	4211      	tst	r1, r2
 8007956:	d0f3      	beq.n	8007940 <HAL_GPIO_DeInit+0x54>
      tmp = EXTI->EXTICR[position >> 2u];
 8007958:	089f      	lsrs	r7, r3, #2
 800795a:	003c      	movs	r4, r7
 800795c:	3418      	adds	r4, #24
 800795e:	00a4      	lsls	r4, r4, #2
 8007960:	4d1e      	ldr	r5, [pc, #120]	@ (80079dc <HAL_GPIO_DeInit+0xf0>)
 8007962:	5965      	ldr	r5, [r4, r5]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 8007964:	2603      	movs	r6, #3
 8007966:	401e      	ands	r6, r3
 8007968:	00f4      	lsls	r4, r6, #3
 800796a:	260f      	movs	r6, #15
 800796c:	40a6      	lsls	r6, r4
 800796e:	4035      	ands	r5, r6
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 8007970:	21a0      	movs	r1, #160	@ 0xa0
 8007972:	05c9      	lsls	r1, r1, #23
 8007974:	4288      	cmp	r0, r1
 8007976:	d0c3      	beq.n	8007900 <HAL_GPIO_DeInit+0x14>
 8007978:	4919      	ldr	r1, [pc, #100]	@ (80079e0 <HAL_GPIO_DeInit+0xf4>)
 800797a:	4288      	cmp	r0, r1
 800797c:	d008      	beq.n	8007990 <HAL_GPIO_DeInit+0xa4>
 800797e:	4919      	ldr	r1, [pc, #100]	@ (80079e4 <HAL_GPIO_DeInit+0xf8>)
 8007980:	4288      	cmp	r0, r1
 8007982:	d008      	beq.n	8007996 <HAL_GPIO_DeInit+0xaa>
 8007984:	4918      	ldr	r1, [pc, #96]	@ (80079e8 <HAL_GPIO_DeInit+0xfc>)
 8007986:	4288      	cmp	r0, r1
 8007988:	d0b7      	beq.n	80078fa <HAL_GPIO_DeInit+0xe>
 800798a:	2105      	movs	r1, #5
 800798c:	4688      	mov	r8, r1
 800798e:	e7b9      	b.n	8007904 <HAL_GPIO_DeInit+0x18>
 8007990:	2101      	movs	r1, #1
 8007992:	4688      	mov	r8, r1
 8007994:	e7b6      	b.n	8007904 <HAL_GPIO_DeInit+0x18>
 8007996:	2102      	movs	r1, #2
 8007998:	4688      	mov	r8, r1
 800799a:	e7b3      	b.n	8007904 <HAL_GPIO_DeInit+0x18>
        EXTI->IMR1 &= ~(iocurrent);
 800799c:	4d0f      	ldr	r5, [pc, #60]	@ (80079dc <HAL_GPIO_DeInit+0xf0>)
 800799e:	2180      	movs	r1, #128	@ 0x80
 80079a0:	4688      	mov	r8, r1
 80079a2:	586c      	ldr	r4, [r5, r1]
 80079a4:	4661      	mov	r1, ip
 80079a6:	438c      	bics	r4, r1
 80079a8:	4641      	mov	r1, r8
 80079aa:	506c      	str	r4, [r5, r1]
        EXTI->EMR1 &= ~(iocurrent);
 80079ac:	3104      	adds	r1, #4
 80079ae:	4688      	mov	r8, r1
 80079b0:	586c      	ldr	r4, [r5, r1]
 80079b2:	4661      	mov	r1, ip
 80079b4:	438c      	bics	r4, r1
 80079b6:	4641      	mov	r1, r8
 80079b8:	506c      	str	r4, [r5, r1]
        EXTI->FTSR1 &= ~(iocurrent);
 80079ba:	686c      	ldr	r4, [r5, #4]
 80079bc:	4661      	mov	r1, ip
 80079be:	438c      	bics	r4, r1
 80079c0:	606c      	str	r4, [r5, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 80079c2:	682c      	ldr	r4, [r5, #0]
 80079c4:	438c      	bics	r4, r1
 80079c6:	602c      	str	r4, [r5, #0]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 80079c8:	3718      	adds	r7, #24
 80079ca:	00bc      	lsls	r4, r7, #2
 80079cc:	5967      	ldr	r7, [r4, r5]
 80079ce:	43b7      	bics	r7, r6
 80079d0:	5167      	str	r7, [r4, r5]
 80079d2:	e79b      	b.n	800790c <HAL_GPIO_DeInit+0x20>
  }
}
 80079d4:	bcc0      	pop	{r6, r7}
 80079d6:	46b9      	mov	r9, r7
 80079d8:	46b0      	mov	r8, r6
 80079da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079dc:	40021800 	.word	0x40021800
 80079e0:	50000400 	.word	0x50000400
 80079e4:	50000800 	.word	0x50000800
 80079e8:	50000c00 	.word	0x50000c00

080079ec <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80079ec:	6903      	ldr	r3, [r0, #16]
 80079ee:	420b      	tst	r3, r1
 80079f0:	d001      	beq.n	80079f6 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 80079f2:	2001      	movs	r0, #1
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80079f4:	4770      	bx	lr
    bitstatus = GPIO_PIN_RESET;
 80079f6:	2000      	movs	r0, #0
 80079f8:	e7fc      	b.n	80079f4 <HAL_GPIO_ReadPin+0x8>
	...

080079fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80079fc:	b510      	push	{r4, lr}
 80079fe:	0004      	movs	r4, r0
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8007a00:	4b09      	ldr	r3, [pc, #36]	@ (8007a28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007a02:	68db      	ldr	r3, [r3, #12]
 8007a04:	4218      	tst	r0, r3
 8007a06:	d104      	bne.n	8007a12 <HAL_GPIO_EXTI_IRQHandler+0x16>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8007a08:	4b07      	ldr	r3, [pc, #28]	@ (8007a28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007a0a:	691b      	ldr	r3, [r3, #16]
 8007a0c:	4223      	tst	r3, r4
 8007a0e:	d105      	bne.n	8007a1c <HAL_GPIO_EXTI_IRQHandler+0x20>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
  }
}
 8007a10:	bd10      	pop	{r4, pc}
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8007a12:	4b05      	ldr	r3, [pc, #20]	@ (8007a28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007a14:	60d8      	str	r0, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8007a16:	f7fc febb 	bl	8004790 <HAL_GPIO_EXTI_Rising_Callback>
 8007a1a:	e7f5      	b.n	8007a08 <HAL_GPIO_EXTI_IRQHandler+0xc>
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8007a1c:	4b02      	ldr	r3, [pc, #8]	@ (8007a28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007a1e:	611c      	str	r4, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8007a20:	0020      	movs	r0, r4
 8007a22:	f7fc fee7 	bl	80047f4 <HAL_GPIO_EXTI_Falling_Callback>
}
 8007a26:	e7f3      	b.n	8007a10 <HAL_GPIO_EXTI_IRQHandler+0x14>
 8007a28:	40021800 	.word	0x40021800

08007a2c <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007a2c:	6802      	ldr	r2, [r0, #0]
 8007a2e:	6993      	ldr	r3, [r2, #24]
 8007a30:	079b      	lsls	r3, r3, #30
 8007a32:	d501      	bpl.n	8007a38 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007a34:	2300      	movs	r3, #0
 8007a36:	6293      	str	r3, [r2, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007a38:	6803      	ldr	r3, [r0, #0]
 8007a3a:	699a      	ldr	r2, [r3, #24]
 8007a3c:	07d2      	lsls	r2, r2, #31
 8007a3e:	d403      	bmi.n	8007a48 <I2C_Flush_TXDR+0x1c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007a40:	699a      	ldr	r2, [r3, #24]
 8007a42:	2101      	movs	r1, #1
 8007a44:	430a      	orrs	r2, r1
 8007a46:	619a      	str	r2, [r3, #24]
  }
}
 8007a48:	4770      	bx	lr
	...

08007a4c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007a4c:	b510      	push	{r4, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007a4e:	0589      	lsls	r1, r1, #22
 8007a50:	0d89      	lsrs	r1, r1, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007a52:	0412      	lsls	r2, r2, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007a54:	4311      	orrs	r1, r2
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007a56:	4319      	orrs	r1, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007a58:	9b02      	ldr	r3, [sp, #8]
 8007a5a:	4319      	orrs	r1, r3
 8007a5c:	0049      	lsls	r1, r1, #1
 8007a5e:	0849      	lsrs	r1, r1, #1
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007a60:	6804      	ldr	r4, [r0, #0]
 8007a62:	6862      	ldr	r2, [r4, #4]
 8007a64:	0d5b      	lsrs	r3, r3, #21
 8007a66:	2080      	movs	r0, #128	@ 0x80
 8007a68:	00c0      	lsls	r0, r0, #3
 8007a6a:	4003      	ands	r3, r0
 8007a6c:	4803      	ldr	r0, [pc, #12]	@ (8007a7c <I2C_TransferConfig+0x30>)
 8007a6e:	4303      	orrs	r3, r0
 8007a70:	439a      	bics	r2, r3
 8007a72:	0013      	movs	r3, r2
 8007a74:	430b      	orrs	r3, r1
 8007a76:	6063      	str	r3, [r4, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007a78:	bd10      	pop	{r4, pc}
 8007a7a:	46c0      	nop			@ (mov r8, r8)
 8007a7c:	03ff63ff 	.word	0x03ff63ff

08007a80 <I2C_IsErrorOccurred>:
{
 8007a80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a82:	46c6      	mov	lr, r8
 8007a84:	b500      	push	{lr}
 8007a86:	0004      	movs	r4, r0
 8007a88:	000d      	movs	r5, r1
 8007a8a:	0017      	movs	r7, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8007a8c:	6801      	ldr	r1, [r0, #0]
 8007a8e:	698b      	ldr	r3, [r1, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007a90:	2210      	movs	r2, #16
 8007a92:	0016      	movs	r6, r2
 8007a94:	401e      	ands	r6, r3
 8007a96:	421a      	tst	r2, r3
 8007a98:	d100      	bne.n	8007a9c <I2C_IsErrorOccurred+0x1c>
 8007a9a:	e075      	b.n	8007b88 <I2C_IsErrorOccurred+0x108>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a9c:	2310      	movs	r3, #16
 8007a9e:	61cb      	str	r3, [r1, #28]
  uint32_t error_code = 0;
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	4698      	mov	r8, r3
  HAL_StatusTypeDef status = HAL_OK;
 8007aa4:	2600      	movs	r6, #0
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007aa6:	6820      	ldr	r0, [r4, #0]
 8007aa8:	6983      	ldr	r3, [r0, #24]
 8007aaa:	069b      	lsls	r3, r3, #26
 8007aac:	d431      	bmi.n	8007b12 <I2C_IsErrorOccurred+0x92>
 8007aae:	2e00      	cmp	r6, #0
 8007ab0:	d12f      	bne.n	8007b12 <I2C_IsErrorOccurred+0x92>
      if (Timeout != HAL_MAX_DELAY)
 8007ab2:	1c6b      	adds	r3, r5, #1
 8007ab4:	d0f7      	beq.n	8007aa6 <I2C_IsErrorOccurred+0x26>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007ab6:	f7fe fdbf 	bl	8006638 <HAL_GetTick>
 8007aba:	1bc0      	subs	r0, r0, r7
 8007abc:	42a8      	cmp	r0, r5
 8007abe:	d801      	bhi.n	8007ac4 <I2C_IsErrorOccurred+0x44>
 8007ac0:	2d00      	cmp	r5, #0
 8007ac2:	d1f0      	bne.n	8007aa6 <I2C_IsErrorOccurred+0x26>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007ac4:	6821      	ldr	r1, [r4, #0]
 8007ac6:	684b      	ldr	r3, [r1, #4]
 8007ac8:	2280      	movs	r2, #128	@ 0x80
 8007aca:	01d2      	lsls	r2, r2, #7
 8007acc:	4013      	ands	r3, r2
          tmp2 = hi2c->Mode;
 8007ace:	2242      	movs	r2, #66	@ 0x42
 8007ad0:	5ca2      	ldrb	r2, [r4, r2]
 8007ad2:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007ad4:	6988      	ldr	r0, [r1, #24]
 8007ad6:	0400      	lsls	r0, r0, #16
 8007ad8:	d503      	bpl.n	8007ae2 <I2C_IsErrorOccurred+0x62>
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d101      	bne.n	8007ae2 <I2C_IsErrorOccurred+0x62>
              (tmp1 != I2C_CR2_STOP) && \
 8007ade:	2a20      	cmp	r2, #32
 8007ae0:	d10e      	bne.n	8007b00 <I2C_IsErrorOccurred+0x80>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007ae2:	6823      	ldr	r3, [r4, #0]
 8007ae4:	699b      	ldr	r3, [r3, #24]
 8007ae6:	069b      	lsls	r3, r3, #26
 8007ae8:	d4dd      	bmi.n	8007aa6 <I2C_IsErrorOccurred+0x26>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007aea:	f7fe fda5 	bl	8006638 <HAL_GetTick>
 8007aee:	1bc0      	subs	r0, r0, r7
 8007af0:	2819      	cmp	r0, #25
 8007af2:	d9f6      	bls.n	8007ae2 <I2C_IsErrorOccurred+0x62>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007af4:	2320      	movs	r3, #32
 8007af6:	4642      	mov	r2, r8
 8007af8:	431a      	orrs	r2, r3
 8007afa:	4690      	mov	r8, r2
              status = HAL_ERROR;
 8007afc:	2601      	movs	r6, #1
              break;
 8007afe:	e7d2      	b.n	8007aa6 <I2C_IsErrorOccurred+0x26>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007b00:	684a      	ldr	r2, [r1, #4]
 8007b02:	2380      	movs	r3, #128	@ 0x80
 8007b04:	01db      	lsls	r3, r3, #7
 8007b06:	4313      	orrs	r3, r2
 8007b08:	604b      	str	r3, [r1, #4]
            tickstart = HAL_GetTick();
 8007b0a:	f7fe fd95 	bl	8006638 <HAL_GetTick>
 8007b0e:	0007      	movs	r7, r0
 8007b10:	e7e7      	b.n	8007ae2 <I2C_IsErrorOccurred+0x62>
    if (status == HAL_OK)
 8007b12:	2e00      	cmp	r6, #0
 8007b14:	d101      	bne.n	8007b1a <I2C_IsErrorOccurred+0x9a>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007b16:	2320      	movs	r3, #32
 8007b18:	61c3      	str	r3, [r0, #28]
    error_code |= HAL_I2C_ERROR_AF;
 8007b1a:	2604      	movs	r6, #4
 8007b1c:	4643      	mov	r3, r8
 8007b1e:	4333      	orrs	r3, r6
 8007b20:	001e      	movs	r6, r3
    status = HAL_ERROR;
 8007b22:	2501      	movs	r5, #1
  itflag = hi2c->Instance->ISR;
 8007b24:	6822      	ldr	r2, [r4, #0]
 8007b26:	6993      	ldr	r3, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007b28:	05d9      	lsls	r1, r3, #23
 8007b2a:	d504      	bpl.n	8007b36 <I2C_IsErrorOccurred+0xb6>
    error_code |= HAL_I2C_ERROR_BERR;
 8007b2c:	2101      	movs	r1, #1
 8007b2e:	430e      	orrs	r6, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007b30:	31ff      	adds	r1, #255	@ 0xff
 8007b32:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 8007b34:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007b36:	055a      	lsls	r2, r3, #21
 8007b38:	d506      	bpl.n	8007b48 <I2C_IsErrorOccurred+0xc8>
    error_code |= HAL_I2C_ERROR_OVR;
 8007b3a:	2208      	movs	r2, #8
 8007b3c:	4316      	orrs	r6, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007b3e:	6822      	ldr	r2, [r4, #0]
 8007b40:	2180      	movs	r1, #128	@ 0x80
 8007b42:	00c9      	lsls	r1, r1, #3
 8007b44:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 8007b46:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007b48:	059b      	lsls	r3, r3, #22
 8007b4a:	d51f      	bpl.n	8007b8c <I2C_IsErrorOccurred+0x10c>
    error_code |= HAL_I2C_ERROR_ARLO;
 8007b4c:	2302      	movs	r3, #2
 8007b4e:	431e      	orrs	r6, r3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007b50:	6823      	ldr	r3, [r4, #0]
 8007b52:	2280      	movs	r2, #128	@ 0x80
 8007b54:	0092      	lsls	r2, r2, #2
 8007b56:	61da      	str	r2, [r3, #28]
    status = HAL_ERROR;
 8007b58:	2501      	movs	r5, #1
    I2C_Flush_TXDR(hi2c);
 8007b5a:	0020      	movs	r0, r4
 8007b5c:	f7ff ff66 	bl	8007a2c <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8007b60:	6822      	ldr	r2, [r4, #0]
 8007b62:	6853      	ldr	r3, [r2, #4]
 8007b64:	490b      	ldr	r1, [pc, #44]	@ (8007b94 <I2C_IsErrorOccurred+0x114>)
 8007b66:	400b      	ands	r3, r1
 8007b68:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 8007b6a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8007b6c:	4333      	orrs	r3, r6
 8007b6e:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007b70:	2341      	movs	r3, #65	@ 0x41
 8007b72:	2220      	movs	r2, #32
 8007b74:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b76:	2300      	movs	r3, #0
 8007b78:	3222      	adds	r2, #34	@ 0x22
 8007b7a:	54a3      	strb	r3, [r4, r2]
    __HAL_UNLOCK(hi2c);
 8007b7c:	3a02      	subs	r2, #2
 8007b7e:	54a3      	strb	r3, [r4, r2]
}
 8007b80:	0028      	movs	r0, r5
 8007b82:	bc80      	pop	{r7}
 8007b84:	46b8      	mov	r8, r7
 8007b86:	bdf0      	pop	{r4, r5, r6, r7, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8007b88:	2500      	movs	r5, #0
 8007b8a:	e7cb      	b.n	8007b24 <I2C_IsErrorOccurred+0xa4>
  if (status != HAL_OK)
 8007b8c:	2d00      	cmp	r5, #0
 8007b8e:	d0f7      	beq.n	8007b80 <I2C_IsErrorOccurred+0x100>
 8007b90:	e7e3      	b.n	8007b5a <I2C_IsErrorOccurred+0xda>
 8007b92:	46c0      	nop			@ (mov r8, r8)
 8007b94:	fe00e800 	.word	0xfe00e800

08007b98 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8007b98:	b570      	push	{r4, r5, r6, lr}
 8007b9a:	0004      	movs	r4, r0
 8007b9c:	000d      	movs	r5, r1
 8007b9e:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007ba0:	6823      	ldr	r3, [r4, #0]
 8007ba2:	699b      	ldr	r3, [r3, #24]
 8007ba4:	079b      	lsls	r3, r3, #30
 8007ba6:	d420      	bmi.n	8007bea <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ba8:	0032      	movs	r2, r6
 8007baa:	0029      	movs	r1, r5
 8007bac:	0020      	movs	r0, r4
 8007bae:	f7ff ff67 	bl	8007a80 <I2C_IsErrorOccurred>
 8007bb2:	2800      	cmp	r0, #0
 8007bb4:	d11b      	bne.n	8007bee <I2C_WaitOnTXISFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 8007bb6:	1c6b      	adds	r3, r5, #1
 8007bb8:	d0f2      	beq.n	8007ba0 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bba:	f7fe fd3d 	bl	8006638 <HAL_GetTick>
 8007bbe:	1b80      	subs	r0, r0, r6
 8007bc0:	42a8      	cmp	r0, r5
 8007bc2:	d801      	bhi.n	8007bc8 <I2C_WaitOnTXISFlagUntilTimeout+0x30>
 8007bc4:	2d00      	cmp	r5, #0
 8007bc6:	d1eb      	bne.n	8007ba0 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8007bc8:	6823      	ldr	r3, [r4, #0]
 8007bca:	699b      	ldr	r3, [r3, #24]
 8007bcc:	079b      	lsls	r3, r3, #30
 8007bce:	d4e7      	bmi.n	8007ba0 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007bd0:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8007bd2:	2220      	movs	r2, #32
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007bd8:	2341      	movs	r3, #65	@ 0x41
 8007bda:	54e2      	strb	r2, [r4, r3]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	3222      	adds	r2, #34	@ 0x22
 8007be0:	54a3      	strb	r3, [r4, r2]
          __HAL_UNLOCK(hi2c);
 8007be2:	3a02      	subs	r2, #2
 8007be4:	54a3      	strb	r3, [r4, r2]
          return HAL_ERROR;
 8007be6:	2001      	movs	r0, #1
 8007be8:	e000      	b.n	8007bec <I2C_WaitOnTXISFlagUntilTimeout+0x54>
  return HAL_OK;
 8007bea:	2000      	movs	r0, #0
}
 8007bec:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8007bee:	2001      	movs	r0, #1
 8007bf0:	e7fc      	b.n	8007bec <I2C_WaitOnTXISFlagUntilTimeout+0x54>

08007bf2 <I2C_WaitOnFlagUntilTimeout>:
{
 8007bf2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007bf4:	46d6      	mov	lr, sl
 8007bf6:	464f      	mov	r7, r9
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b083      	sub	sp, #12
 8007bfc:	0007      	movs	r7, r0
 8007bfe:	000d      	movs	r5, r1
 8007c00:	0016      	movs	r6, r2
 8007c02:	4699      	mov	r9, r3
 8007c04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c06:	469a      	mov	sl, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	699c      	ldr	r4, [r3, #24]
 8007c0c:	402c      	ands	r4, r5
 8007c0e:	1b64      	subs	r4, r4, r5
 8007c10:	4263      	negs	r3, r4
 8007c12:	415c      	adcs	r4, r3
 8007c14:	9601      	str	r6, [sp, #4]
 8007c16:	42b4      	cmp	r4, r6
 8007c18:	d128      	bne.n	8007c6c <I2C_WaitOnFlagUntilTimeout+0x7a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c1a:	4652      	mov	r2, sl
 8007c1c:	4649      	mov	r1, r9
 8007c1e:	0038      	movs	r0, r7
 8007c20:	f7ff ff2e 	bl	8007a80 <I2C_IsErrorOccurred>
 8007c24:	2800      	cmp	r0, #0
 8007c26:	d127      	bne.n	8007c78 <I2C_WaitOnFlagUntilTimeout+0x86>
    if (Timeout != HAL_MAX_DELAY)
 8007c28:	464b      	mov	r3, r9
 8007c2a:	3301      	adds	r3, #1
 8007c2c:	d0ec      	beq.n	8007c08 <I2C_WaitOnFlagUntilTimeout+0x16>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c2e:	f7fe fd03 	bl	8006638 <HAL_GetTick>
 8007c32:	4653      	mov	r3, sl
 8007c34:	1ac0      	subs	r0, r0, r3
 8007c36:	4548      	cmp	r0, r9
 8007c38:	d802      	bhi.n	8007c40 <I2C_WaitOnFlagUntilTimeout+0x4e>
 8007c3a:	464b      	mov	r3, r9
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d1e3      	bne.n	8007c08 <I2C_WaitOnFlagUntilTimeout+0x16>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	699b      	ldr	r3, [r3, #24]
 8007c44:	402b      	ands	r3, r5
 8007c46:	1b5b      	subs	r3, r3, r5
 8007c48:	425a      	negs	r2, r3
 8007c4a:	4153      	adcs	r3, r2
 8007c4c:	9a01      	ldr	r2, [sp, #4]
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d1da      	bne.n	8007c08 <I2C_WaitOnFlagUntilTimeout+0x16>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007c52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c54:	2220      	movs	r2, #32
 8007c56:	4313      	orrs	r3, r2
 8007c58:	647b      	str	r3, [r7, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007c5a:	2341      	movs	r3, #65	@ 0x41
 8007c5c:	54fa      	strb	r2, [r7, r3]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	3222      	adds	r2, #34	@ 0x22
 8007c62:	54bb      	strb	r3, [r7, r2]
          __HAL_UNLOCK(hi2c);
 8007c64:	3a02      	subs	r2, #2
 8007c66:	54bb      	strb	r3, [r7, r2]
          return HAL_ERROR;
 8007c68:	2001      	movs	r0, #1
 8007c6a:	e000      	b.n	8007c6e <I2C_WaitOnFlagUntilTimeout+0x7c>
  return HAL_OK;
 8007c6c:	2000      	movs	r0, #0
}
 8007c6e:	b003      	add	sp, #12
 8007c70:	bcc0      	pop	{r6, r7}
 8007c72:	46ba      	mov	sl, r7
 8007c74:	46b1      	mov	r9, r6
 8007c76:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8007c78:	2001      	movs	r0, #1
 8007c7a:	e7f8      	b.n	8007c6e <I2C_WaitOnFlagUntilTimeout+0x7c>

08007c7c <I2C_RequestMemoryWrite>:
{
 8007c7c:	b570      	push	{r4, r5, r6, lr}
 8007c7e:	b082      	sub	sp, #8
 8007c80:	0004      	movs	r4, r0
 8007c82:	0015      	movs	r5, r2
 8007c84:	001e      	movs	r6, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007c86:	2380      	movs	r3, #128	@ 0x80
 8007c88:	b2f2      	uxtb	r2, r6
 8007c8a:	4819      	ldr	r0, [pc, #100]	@ (8007cf0 <I2C_RequestMemoryWrite+0x74>)
 8007c8c:	9000      	str	r0, [sp, #0]
 8007c8e:	045b      	lsls	r3, r3, #17
 8007c90:	0020      	movs	r0, r4
 8007c92:	f7ff fedb 	bl	8007a4c <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c96:	9a07      	ldr	r2, [sp, #28]
 8007c98:	9906      	ldr	r1, [sp, #24]
 8007c9a:	0020      	movs	r0, r4
 8007c9c:	f7ff ff7c 	bl	8007b98 <I2C_WaitOnTXISFlagUntilTimeout>
 8007ca0:	2800      	cmp	r0, #0
 8007ca2:	d11e      	bne.n	8007ce2 <I2C_RequestMemoryWrite+0x66>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007ca4:	2e01      	cmp	r6, #1
 8007ca6:	d10e      	bne.n	8007cc6 <I2C_RequestMemoryWrite+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007ca8:	6823      	ldr	r3, [r4, #0]
 8007caa:	b2ed      	uxtb	r5, r5
 8007cac:	629d      	str	r5, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007cae:	9b07      	ldr	r3, [sp, #28]
 8007cb0:	9300      	str	r3, [sp, #0]
 8007cb2:	9b06      	ldr	r3, [sp, #24]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	2180      	movs	r1, #128	@ 0x80
 8007cb8:	0020      	movs	r0, r4
 8007cba:	f7ff ff9a 	bl	8007bf2 <I2C_WaitOnFlagUntilTimeout>
 8007cbe:	2800      	cmp	r0, #0
 8007cc0:	d113      	bne.n	8007cea <I2C_RequestMemoryWrite+0x6e>
}
 8007cc2:	b002      	add	sp, #8
 8007cc4:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007cc6:	6823      	ldr	r3, [r4, #0]
 8007cc8:	0a2a      	lsrs	r2, r5, #8
 8007cca:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ccc:	9a07      	ldr	r2, [sp, #28]
 8007cce:	9906      	ldr	r1, [sp, #24]
 8007cd0:	0020      	movs	r0, r4
 8007cd2:	f7ff ff61 	bl	8007b98 <I2C_WaitOnTXISFlagUntilTimeout>
 8007cd6:	2800      	cmp	r0, #0
 8007cd8:	d105      	bne.n	8007ce6 <I2C_RequestMemoryWrite+0x6a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007cda:	6823      	ldr	r3, [r4, #0]
 8007cdc:	b2ed      	uxtb	r5, r5
 8007cde:	629d      	str	r5, [r3, #40]	@ 0x28
 8007ce0:	e7e5      	b.n	8007cae <I2C_RequestMemoryWrite+0x32>
    return HAL_ERROR;
 8007ce2:	2001      	movs	r0, #1
 8007ce4:	e7ed      	b.n	8007cc2 <I2C_RequestMemoryWrite+0x46>
      return HAL_ERROR;
 8007ce6:	2001      	movs	r0, #1
 8007ce8:	e7eb      	b.n	8007cc2 <I2C_RequestMemoryWrite+0x46>
    return HAL_ERROR;
 8007cea:	2001      	movs	r0, #1
 8007cec:	e7e9      	b.n	8007cc2 <I2C_RequestMemoryWrite+0x46>
 8007cee:	46c0      	nop			@ (mov r8, r8)
 8007cf0:	80002000 	.word	0x80002000

08007cf4 <I2C_RequestMemoryRead>:
{
 8007cf4:	b570      	push	{r4, r5, r6, lr}
 8007cf6:	b082      	sub	sp, #8
 8007cf8:	0004      	movs	r4, r0
 8007cfa:	0015      	movs	r5, r2
 8007cfc:	001e      	movs	r6, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007cfe:	b2da      	uxtb	r2, r3
 8007d00:	4b18      	ldr	r3, [pc, #96]	@ (8007d64 <I2C_RequestMemoryRead+0x70>)
 8007d02:	9300      	str	r3, [sp, #0]
 8007d04:	2300      	movs	r3, #0
 8007d06:	f7ff fea1 	bl	8007a4c <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d0a:	9a07      	ldr	r2, [sp, #28]
 8007d0c:	9906      	ldr	r1, [sp, #24]
 8007d0e:	0020      	movs	r0, r4
 8007d10:	f7ff ff42 	bl	8007b98 <I2C_WaitOnTXISFlagUntilTimeout>
 8007d14:	2800      	cmp	r0, #0
 8007d16:	d11e      	bne.n	8007d56 <I2C_RequestMemoryRead+0x62>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007d18:	2e01      	cmp	r6, #1
 8007d1a:	d10e      	bne.n	8007d3a <I2C_RequestMemoryRead+0x46>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007d1c:	6823      	ldr	r3, [r4, #0]
 8007d1e:	b2ed      	uxtb	r5, r5
 8007d20:	629d      	str	r5, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007d22:	9b07      	ldr	r3, [sp, #28]
 8007d24:	9300      	str	r3, [sp, #0]
 8007d26:	9b06      	ldr	r3, [sp, #24]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	2140      	movs	r1, #64	@ 0x40
 8007d2c:	0020      	movs	r0, r4
 8007d2e:	f7ff ff60 	bl	8007bf2 <I2C_WaitOnFlagUntilTimeout>
 8007d32:	2800      	cmp	r0, #0
 8007d34:	d113      	bne.n	8007d5e <I2C_RequestMemoryRead+0x6a>
}
 8007d36:	b002      	add	sp, #8
 8007d38:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007d3a:	6823      	ldr	r3, [r4, #0]
 8007d3c:	0a2a      	lsrs	r2, r5, #8
 8007d3e:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d40:	9a07      	ldr	r2, [sp, #28]
 8007d42:	9906      	ldr	r1, [sp, #24]
 8007d44:	0020      	movs	r0, r4
 8007d46:	f7ff ff27 	bl	8007b98 <I2C_WaitOnTXISFlagUntilTimeout>
 8007d4a:	2800      	cmp	r0, #0
 8007d4c:	d105      	bne.n	8007d5a <I2C_RequestMemoryRead+0x66>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007d4e:	6823      	ldr	r3, [r4, #0]
 8007d50:	b2ed      	uxtb	r5, r5
 8007d52:	629d      	str	r5, [r3, #40]	@ 0x28
 8007d54:	e7e5      	b.n	8007d22 <I2C_RequestMemoryRead+0x2e>
    return HAL_ERROR;
 8007d56:	2001      	movs	r0, #1
 8007d58:	e7ed      	b.n	8007d36 <I2C_RequestMemoryRead+0x42>
      return HAL_ERROR;
 8007d5a:	2001      	movs	r0, #1
 8007d5c:	e7eb      	b.n	8007d36 <I2C_RequestMemoryRead+0x42>
    return HAL_ERROR;
 8007d5e:	2001      	movs	r0, #1
 8007d60:	e7e9      	b.n	8007d36 <I2C_RequestMemoryRead+0x42>
 8007d62:	46c0      	nop			@ (mov r8, r8)
 8007d64:	80002000 	.word	0x80002000

08007d68 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8007d68:	b570      	push	{r4, r5, r6, lr}
 8007d6a:	0004      	movs	r4, r0
 8007d6c:	000d      	movs	r5, r1
 8007d6e:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007d70:	e003      	b.n	8007d7a <I2C_WaitOnSTOPFlagUntilTimeout+0x12>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007d72:	6823      	ldr	r3, [r4, #0]
 8007d74:	699b      	ldr	r3, [r3, #24]
 8007d76:	069b      	lsls	r3, r3, #26
 8007d78:	d512      	bpl.n	8007da0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007d7a:	6823      	ldr	r3, [r4, #0]
 8007d7c:	699b      	ldr	r3, [r3, #24]
 8007d7e:	069b      	lsls	r3, r3, #26
 8007d80:	d41b      	bmi.n	8007dba <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d82:	0032      	movs	r2, r6
 8007d84:	0029      	movs	r1, r5
 8007d86:	0020      	movs	r0, r4
 8007d88:	f7ff fe7a 	bl	8007a80 <I2C_IsErrorOccurred>
 8007d8c:	2800      	cmp	r0, #0
 8007d8e:	d116      	bne.n	8007dbe <I2C_WaitOnSTOPFlagUntilTimeout+0x56>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d90:	f7fe fc52 	bl	8006638 <HAL_GetTick>
 8007d94:	1b80      	subs	r0, r0, r6
 8007d96:	42a8      	cmp	r0, r5
 8007d98:	d8eb      	bhi.n	8007d72 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
 8007d9a:	2d00      	cmp	r5, #0
 8007d9c:	d1ed      	bne.n	8007d7a <I2C_WaitOnSTOPFlagUntilTimeout+0x12>
 8007d9e:	e7e8      	b.n	8007d72 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007da0:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8007da2:	2220      	movs	r2, #32
 8007da4:	4313      	orrs	r3, r2
 8007da6:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007da8:	2341      	movs	r3, #65	@ 0x41
 8007daa:	54e2      	strb	r2, [r4, r3]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007dac:	2300      	movs	r3, #0
 8007dae:	3222      	adds	r2, #34	@ 0x22
 8007db0:	54a3      	strb	r3, [r4, r2]
        __HAL_UNLOCK(hi2c);
 8007db2:	3a02      	subs	r2, #2
 8007db4:	54a3      	strb	r3, [r4, r2]
        return HAL_ERROR;
 8007db6:	2001      	movs	r0, #1
 8007db8:	e000      	b.n	8007dbc <I2C_WaitOnSTOPFlagUntilTimeout+0x54>
  return HAL_OK;
 8007dba:	2000      	movs	r0, #0
}
 8007dbc:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8007dbe:	2001      	movs	r0, #1
 8007dc0:	e7fc      	b.n	8007dbc <I2C_WaitOnSTOPFlagUntilTimeout+0x54>
	...

08007dc4 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8007dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dc6:	0004      	movs	r4, r0
 8007dc8:	000e      	movs	r6, r1
 8007dca:	0017      	movs	r7, r2
  HAL_StatusTypeDef status = HAL_OK;
 8007dcc:	2500      	movs	r5, #0
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007dce:	e018      	b.n	8007e02 <I2C_WaitOnRXNEFlagUntilTimeout+0x3e>
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	6463      	str	r3, [r4, #68]	@ 0x44
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8007dd4:	f7fe fc30 	bl	8006638 <HAL_GetTick>
 8007dd8:	1bc0      	subs	r0, r0, r7
 8007dda:	42b0      	cmp	r0, r6
 8007ddc:	d801      	bhi.n	8007de2 <I2C_WaitOnRXNEFlagUntilTimeout+0x1e>
 8007dde:	2e00      	cmp	r6, #0
 8007de0:	d10f      	bne.n	8007e02 <I2C_WaitOnRXNEFlagUntilTimeout+0x3e>
 8007de2:	2d00      	cmp	r5, #0
 8007de4:	d10d      	bne.n	8007e02 <I2C_WaitOnRXNEFlagUntilTimeout+0x3e>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007de6:	6823      	ldr	r3, [r4, #0]
 8007de8:	699b      	ldr	r3, [r3, #24]
 8007dea:	075b      	lsls	r3, r3, #29
 8007dec:	d409      	bmi.n	8007e02 <I2C_WaitOnRXNEFlagUntilTimeout+0x3e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007dee:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8007df0:	2220      	movs	r2, #32
 8007df2:	4313      	orrs	r3, r2
 8007df4:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007df6:	2341      	movs	r3, #65	@ 0x41
 8007df8:	54e2      	strb	r2, [r4, r3]
        __HAL_UNLOCK(hi2c);
 8007dfa:	3b01      	subs	r3, #1
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	54e2      	strb	r2, [r4, r3]
        status = HAL_ERROR;
 8007e00:	3501      	adds	r5, #1
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007e02:	6823      	ldr	r3, [r4, #0]
 8007e04:	699b      	ldr	r3, [r3, #24]
 8007e06:	075b      	lsls	r3, r3, #29
 8007e08:	d428      	bmi.n	8007e5c <I2C_WaitOnRXNEFlagUntilTimeout+0x98>
 8007e0a:	2d00      	cmp	r5, #0
 8007e0c:	d126      	bne.n	8007e5c <I2C_WaitOnRXNEFlagUntilTimeout+0x98>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e0e:	003a      	movs	r2, r7
 8007e10:	0031      	movs	r1, r6
 8007e12:	0020      	movs	r0, r4
 8007e14:	f7ff fe34 	bl	8007a80 <I2C_IsErrorOccurred>
 8007e18:	2800      	cmp	r0, #0
 8007e1a:	d000      	beq.n	8007e1e <I2C_WaitOnRXNEFlagUntilTimeout+0x5a>
      status = HAL_ERROR;
 8007e1c:	2501      	movs	r5, #1
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8007e1e:	6822      	ldr	r2, [r4, #0]
 8007e20:	6993      	ldr	r3, [r2, #24]
 8007e22:	069b      	lsls	r3, r3, #26
 8007e24:	d5d6      	bpl.n	8007dd4 <I2C_WaitOnRXNEFlagUntilTimeout+0x10>
 8007e26:	2d00      	cmp	r5, #0
 8007e28:	d1d4      	bne.n	8007dd4 <I2C_WaitOnRXNEFlagUntilTimeout+0x10>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8007e2a:	6993      	ldr	r3, [r2, #24]
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007e2c:	6993      	ldr	r3, [r2, #24]
 8007e2e:	06db      	lsls	r3, r3, #27
 8007e30:	d5ce      	bpl.n	8007dd0 <I2C_WaitOnRXNEFlagUntilTimeout+0xc>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007e32:	2310      	movs	r3, #16
 8007e34:	61d3      	str	r3, [r2, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8007e36:	3b0c      	subs	r3, #12
 8007e38:	6463      	str	r3, [r4, #68]	@ 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007e3a:	6823      	ldr	r3, [r4, #0]
 8007e3c:	2220      	movs	r2, #32
 8007e3e:	61da      	str	r2, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8007e40:	6821      	ldr	r1, [r4, #0]
 8007e42:	684b      	ldr	r3, [r1, #4]
 8007e44:	4806      	ldr	r0, [pc, #24]	@ (8007e60 <I2C_WaitOnRXNEFlagUntilTimeout+0x9c>)
 8007e46:	4003      	ands	r3, r0
 8007e48:	604b      	str	r3, [r1, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 8007e4a:	2341      	movs	r3, #65	@ 0x41
 8007e4c:	54e2      	strb	r2, [r4, r3]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e4e:	2300      	movs	r3, #0
 8007e50:	3222      	adds	r2, #34	@ 0x22
 8007e52:	54a3      	strb	r3, [r4, r2]
        __HAL_UNLOCK(hi2c);
 8007e54:	3a02      	subs	r2, #2
 8007e56:	54a3      	strb	r3, [r4, r2]
        status = HAL_ERROR;
 8007e58:	3501      	adds	r5, #1
 8007e5a:	e7bb      	b.n	8007dd4 <I2C_WaitOnRXNEFlagUntilTimeout+0x10>
}
 8007e5c:	0028      	movs	r0, r5
 8007e5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e60:	fe00e800 	.word	0xfe00e800

08007e64 <HAL_I2C_Init>:
{
 8007e64:	b510      	push	{r4, lr}
 8007e66:	1e04      	subs	r4, r0, #0
  if (hi2c == NULL)
 8007e68:	d060      	beq.n	8007f2c <HAL_I2C_Init+0xc8>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007e6a:	2341      	movs	r3, #65	@ 0x41
 8007e6c:	5cc3      	ldrb	r3, [r0, r3]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d048      	beq.n	8007f04 <HAL_I2C_Init+0xa0>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8007e72:	2341      	movs	r3, #65	@ 0x41
 8007e74:	2224      	movs	r2, #36	@ 0x24
 8007e76:	54e2      	strb	r2, [r4, r3]
  __HAL_I2C_DISABLE(hi2c);
 8007e78:	6822      	ldr	r2, [r4, #0]
 8007e7a:	6813      	ldr	r3, [r2, #0]
 8007e7c:	2101      	movs	r1, #1
 8007e7e:	438b      	bics	r3, r1
 8007e80:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007e82:	6863      	ldr	r3, [r4, #4]
 8007e84:	6822      	ldr	r2, [r4, #0]
 8007e86:	492a      	ldr	r1, [pc, #168]	@ (8007f30 <HAL_I2C_Init+0xcc>)
 8007e88:	400b      	ands	r3, r1
 8007e8a:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007e8c:	6822      	ldr	r2, [r4, #0]
 8007e8e:	6893      	ldr	r3, [r2, #8]
 8007e90:	4928      	ldr	r1, [pc, #160]	@ (8007f34 <HAL_I2C_Init+0xd0>)
 8007e92:	400b      	ands	r3, r1
 8007e94:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007e96:	68e3      	ldr	r3, [r4, #12]
 8007e98:	2b01      	cmp	r3, #1
 8007e9a:	d039      	beq.n	8007f10 <HAL_I2C_Init+0xac>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007e9c:	68a1      	ldr	r1, [r4, #8]
 8007e9e:	6822      	ldr	r2, [r4, #0]
 8007ea0:	2384      	movs	r3, #132	@ 0x84
 8007ea2:	021b      	lsls	r3, r3, #8
 8007ea4:	430b      	orrs	r3, r1
 8007ea6:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007ea8:	68e3      	ldr	r3, [r4, #12]
 8007eaa:	2b02      	cmp	r3, #2
 8007eac:	d037      	beq.n	8007f1e <HAL_I2C_Init+0xba>
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007eae:	6822      	ldr	r2, [r4, #0]
 8007eb0:	6853      	ldr	r3, [r2, #4]
 8007eb2:	4921      	ldr	r1, [pc, #132]	@ (8007f38 <HAL_I2C_Init+0xd4>)
 8007eb4:	400b      	ands	r3, r1
 8007eb6:	6053      	str	r3, [r2, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007eb8:	6822      	ldr	r2, [r4, #0]
 8007eba:	6851      	ldr	r1, [r2, #4]
 8007ebc:	4b1f      	ldr	r3, [pc, #124]	@ (8007f3c <HAL_I2C_Init+0xd8>)
 8007ebe:	430b      	orrs	r3, r1
 8007ec0:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007ec2:	6822      	ldr	r2, [r4, #0]
 8007ec4:	68d3      	ldr	r3, [r2, #12]
 8007ec6:	491b      	ldr	r1, [pc, #108]	@ (8007f34 <HAL_I2C_Init+0xd0>)
 8007ec8:	400b      	ands	r3, r1
 8007eca:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007ecc:	6923      	ldr	r3, [r4, #16]
 8007ece:	6962      	ldr	r2, [r4, #20]
 8007ed0:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007ed2:	69a2      	ldr	r2, [r4, #24]
 8007ed4:	0212      	lsls	r2, r2, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007ed6:	6821      	ldr	r1, [r4, #0]
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	60cb      	str	r3, [r1, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007edc:	69e3      	ldr	r3, [r4, #28]
 8007ede:	6a21      	ldr	r1, [r4, #32]
 8007ee0:	6822      	ldr	r2, [r4, #0]
 8007ee2:	430b      	orrs	r3, r1
 8007ee4:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8007ee6:	6822      	ldr	r2, [r4, #0]
 8007ee8:	6813      	ldr	r3, [r2, #0]
 8007eea:	2101      	movs	r1, #1
 8007eec:	430b      	orrs	r3, r1
 8007eee:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	6463      	str	r3, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007ef4:	2241      	movs	r2, #65	@ 0x41
 8007ef6:	311f      	adds	r1, #31
 8007ef8:	54a1      	strb	r1, [r4, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8007efa:	6323      	str	r3, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007efc:	3201      	adds	r2, #1
 8007efe:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8007f00:	2000      	movs	r0, #0
}
 8007f02:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8007f04:	3340      	adds	r3, #64	@ 0x40
 8007f06:	2200      	movs	r2, #0
 8007f08:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_MspInit(hi2c);
 8007f0a:	f7fd f9cb 	bl	80052a4 <HAL_I2C_MspInit>
 8007f0e:	e7b0      	b.n	8007e72 <HAL_I2C_Init+0xe>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007f10:	68a1      	ldr	r1, [r4, #8]
 8007f12:	6822      	ldr	r2, [r4, #0]
 8007f14:	2380      	movs	r3, #128	@ 0x80
 8007f16:	021b      	lsls	r3, r3, #8
 8007f18:	430b      	orrs	r3, r1
 8007f1a:	6093      	str	r3, [r2, #8]
 8007f1c:	e7c4      	b.n	8007ea8 <HAL_I2C_Init+0x44>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007f1e:	6822      	ldr	r2, [r4, #0]
 8007f20:	6851      	ldr	r1, [r2, #4]
 8007f22:	2380      	movs	r3, #128	@ 0x80
 8007f24:	011b      	lsls	r3, r3, #4
 8007f26:	430b      	orrs	r3, r1
 8007f28:	6053      	str	r3, [r2, #4]
 8007f2a:	e7c5      	b.n	8007eb8 <HAL_I2C_Init+0x54>
    return HAL_ERROR;
 8007f2c:	2001      	movs	r0, #1
 8007f2e:	e7e8      	b.n	8007f02 <HAL_I2C_Init+0x9e>
 8007f30:	f0ffffff 	.word	0xf0ffffff
 8007f34:	ffff7fff 	.word	0xffff7fff
 8007f38:	fffff7ff 	.word	0xfffff7ff
 8007f3c:	02008000 	.word	0x02008000

08007f40 <HAL_I2C_DeInit>:
{
 8007f40:	b570      	push	{r4, r5, r6, lr}
 8007f42:	1e04      	subs	r4, r0, #0
  if (hi2c == NULL)
 8007f44:	d013      	beq.n	8007f6e <HAL_I2C_DeInit+0x2e>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8007f46:	2541      	movs	r5, #65	@ 0x41
 8007f48:	2324      	movs	r3, #36	@ 0x24
 8007f4a:	5543      	strb	r3, [r0, r5]
  __HAL_I2C_DISABLE(hi2c);
 8007f4c:	6802      	ldr	r2, [r0, #0]
 8007f4e:	6813      	ldr	r3, [r2, #0]
 8007f50:	2101      	movs	r1, #1
 8007f52:	438b      	bics	r3, r1
 8007f54:	6013      	str	r3, [r2, #0]
  HAL_I2C_MspDeInit(hi2c);
 8007f56:	f7fd fa1f 	bl	8005398 <HAL_I2C_MspDeInit>
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	6463      	str	r3, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8007f5e:	5563      	strb	r3, [r4, r5]
  hi2c->PreviousState = I2C_STATE_NONE;
 8007f60:	6323      	str	r3, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f62:	2242      	movs	r2, #66	@ 0x42
 8007f64:	54a3      	strb	r3, [r4, r2]
  __HAL_UNLOCK(hi2c);
 8007f66:	3a02      	subs	r2, #2
 8007f68:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8007f6a:	2000      	movs	r0, #0
}
 8007f6c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8007f6e:	2001      	movs	r0, #1
 8007f70:	e7fc      	b.n	8007f6c <HAL_I2C_DeInit+0x2c>
	...

08007f74 <HAL_I2C_Master_Transmit>:
{
 8007f74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f76:	b085      	sub	sp, #20
 8007f78:	0004      	movs	r4, r0
 8007f7a:	000e      	movs	r6, r1
 8007f7c:	9202      	str	r2, [sp, #8]
 8007f7e:	9303      	str	r3, [sp, #12]
 8007f80:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f82:	2341      	movs	r3, #65	@ 0x41
 8007f84:	5cc3      	ldrb	r3, [r0, r3]
 8007f86:	2b20      	cmp	r3, #32
 8007f88:	d000      	beq.n	8007f8c <HAL_I2C_Master_Transmit+0x18>
 8007f8a:	e0ae      	b.n	80080ea <HAL_I2C_Master_Transmit+0x176>
    __HAL_LOCK(hi2c);
 8007f8c:	3320      	adds	r3, #32
 8007f8e:	5cc3      	ldrb	r3, [r0, r3]
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	d100      	bne.n	8007f96 <HAL_I2C_Master_Transmit+0x22>
 8007f94:	e0ac      	b.n	80080f0 <HAL_I2C_Master_Transmit+0x17c>
 8007f96:	2340      	movs	r3, #64	@ 0x40
 8007f98:	2201      	movs	r2, #1
 8007f9a:	54c2      	strb	r2, [r0, r3]
    tickstart = HAL_GetTick();
 8007f9c:	f7fe fb4c 	bl	8006638 <HAL_GetTick>
 8007fa0:	0007      	movs	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007fa2:	2180      	movs	r1, #128	@ 0x80
 8007fa4:	9000      	str	r0, [sp, #0]
 8007fa6:	2319      	movs	r3, #25
 8007fa8:	2201      	movs	r2, #1
 8007faa:	0209      	lsls	r1, r1, #8
 8007fac:	0020      	movs	r0, r4
 8007fae:	f7ff fe20 	bl	8007bf2 <I2C_WaitOnFlagUntilTimeout>
 8007fb2:	2800      	cmp	r0, #0
 8007fb4:	d000      	beq.n	8007fb8 <HAL_I2C_Master_Transmit+0x44>
 8007fb6:	e09d      	b.n	80080f4 <HAL_I2C_Master_Transmit+0x180>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007fb8:	2341      	movs	r3, #65	@ 0x41
 8007fba:	2221      	movs	r2, #33	@ 0x21
 8007fbc:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007fbe:	3301      	adds	r3, #1
 8007fc0:	3a11      	subs	r2, #17
 8007fc2:	54e2      	strb	r2, [r4, r3]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8007fc8:	9a02      	ldr	r2, [sp, #8]
 8007fca:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007fcc:	9a03      	ldr	r2, [sp, #12]
 8007fce:	8562      	strh	r2, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007fd0:	6363      	str	r3, [r4, #52]	@ 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007fd2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8007fd4:	b29b      	uxth	r3, r3
 8007fd6:	2bff      	cmp	r3, #255	@ 0xff
 8007fd8:	d91e      	bls.n	8008018 <HAL_I2C_Master_Transmit+0xa4>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007fda:	23ff      	movs	r3, #255	@ 0xff
 8007fdc:	8523      	strh	r3, [r4, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8007fde:	2380      	movs	r3, #128	@ 0x80
 8007fe0:	045b      	lsls	r3, r3, #17
    if (hi2c->XferSize > 0U)
 8007fe2:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 8007fe4:	2a00      	cmp	r2, #0
 8007fe6:	d01c      	beq.n	8008022 <HAL_I2C_Master_Transmit+0xae>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007fe8:	6822      	ldr	r2, [r4, #0]
 8007fea:	9902      	ldr	r1, [sp, #8]
 8007fec:	7809      	ldrb	r1, [r1, #0]
 8007fee:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8007ff0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007ff2:	3201      	adds	r2, #1
 8007ff4:	6262      	str	r2, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8007ff6:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8007ff8:	3a01      	subs	r2, #1
 8007ffa:	b292      	uxth	r2, r2
 8007ffc:	8562      	strh	r2, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8007ffe:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 8008000:	3a01      	subs	r2, #1
 8008002:	b292      	uxth	r2, r2
 8008004:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8008006:	3201      	adds	r2, #1
 8008008:	b2d2      	uxtb	r2, r2
 800800a:	493e      	ldr	r1, [pc, #248]	@ (8008104 <HAL_I2C_Master_Transmit+0x190>)
 800800c:	9100      	str	r1, [sp, #0]
 800800e:	0031      	movs	r1, r6
 8008010:	0020      	movs	r0, r4
 8008012:	f7ff fd1b 	bl	8007a4c <I2C_TransferConfig>
 8008016:	e018      	b.n	800804a <HAL_I2C_Master_Transmit+0xd6>
      hi2c->XferSize = hi2c->XferCount;
 8008018:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800801a:	8523      	strh	r3, [r4, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800801c:	2380      	movs	r3, #128	@ 0x80
 800801e:	049b      	lsls	r3, r3, #18
 8008020:	e7df      	b.n	8007fe2 <HAL_I2C_Master_Transmit+0x6e>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8008022:	b2d2      	uxtb	r2, r2
 8008024:	4937      	ldr	r1, [pc, #220]	@ (8008104 <HAL_I2C_Master_Transmit+0x190>)
 8008026:	9100      	str	r1, [sp, #0]
 8008028:	0031      	movs	r1, r6
 800802a:	0020      	movs	r0, r4
 800802c:	f7ff fd0e 	bl	8007a4c <I2C_TransferConfig>
 8008030:	e00b      	b.n	800804a <HAL_I2C_Master_Transmit+0xd6>
          hi2c->XferSize = hi2c->XferCount;
 8008032:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8008034:	b292      	uxth	r2, r2
 8008036:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008038:	2380      	movs	r3, #128	@ 0x80
 800803a:	b2d2      	uxtb	r2, r2
 800803c:	2100      	movs	r1, #0
 800803e:	9100      	str	r1, [sp, #0]
 8008040:	049b      	lsls	r3, r3, #18
 8008042:	0031      	movs	r1, r6
 8008044:	0020      	movs	r0, r4
 8008046:	f7ff fd01 	bl	8007a4c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800804a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800804c:	b29b      	uxth	r3, r3
 800804e:	2b00      	cmp	r3, #0
 8008050:	d034      	beq.n	80080bc <HAL_I2C_Master_Transmit+0x148>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008052:	003a      	movs	r2, r7
 8008054:	0029      	movs	r1, r5
 8008056:	0020      	movs	r0, r4
 8008058:	f7ff fd9e 	bl	8007b98 <I2C_WaitOnTXISFlagUntilTimeout>
 800805c:	2800      	cmp	r0, #0
 800805e:	d14b      	bne.n	80080f8 <HAL_I2C_Master_Transmit+0x184>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008060:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008062:	6823      	ldr	r3, [r4, #0]
 8008064:	7812      	ldrb	r2, [r2, #0]
 8008066:	629a      	str	r2, [r3, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8008068:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800806a:	3301      	adds	r3, #1
 800806c:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 800806e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8008070:	3b01      	subs	r3, #1
 8008072:	b29b      	uxth	r3, r3
 8008074:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8008076:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8008078:	3b01      	subs	r3, #1
 800807a:	b29b      	uxth	r3, r3
 800807c:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800807e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8008080:	b292      	uxth	r2, r2
 8008082:	2a00      	cmp	r2, #0
 8008084:	d0e1      	beq.n	800804a <HAL_I2C_Master_Transmit+0xd6>
 8008086:	2b00      	cmp	r3, #0
 8008088:	d1df      	bne.n	800804a <HAL_I2C_Master_Transmit+0xd6>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800808a:	9700      	str	r7, [sp, #0]
 800808c:	002b      	movs	r3, r5
 800808e:	2200      	movs	r2, #0
 8008090:	2180      	movs	r1, #128	@ 0x80
 8008092:	0020      	movs	r0, r4
 8008094:	f7ff fdad 	bl	8007bf2 <I2C_WaitOnFlagUntilTimeout>
 8008098:	2800      	cmp	r0, #0
 800809a:	d12f      	bne.n	80080fc <HAL_I2C_Master_Transmit+0x188>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800809c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800809e:	b29b      	uxth	r3, r3
 80080a0:	2bff      	cmp	r3, #255	@ 0xff
 80080a2:	d9c6      	bls.n	8008032 <HAL_I2C_Master_Transmit+0xbe>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80080a4:	23ff      	movs	r3, #255	@ 0xff
 80080a6:	8523      	strh	r3, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80080a8:	3b7f      	subs	r3, #127	@ 0x7f
 80080aa:	2200      	movs	r2, #0
 80080ac:	9200      	str	r2, [sp, #0]
 80080ae:	045b      	lsls	r3, r3, #17
 80080b0:	32ff      	adds	r2, #255	@ 0xff
 80080b2:	0031      	movs	r1, r6
 80080b4:	0020      	movs	r0, r4
 80080b6:	f7ff fcc9 	bl	8007a4c <I2C_TransferConfig>
 80080ba:	e7c6      	b.n	800804a <HAL_I2C_Master_Transmit+0xd6>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80080bc:	003a      	movs	r2, r7
 80080be:	0029      	movs	r1, r5
 80080c0:	0020      	movs	r0, r4
 80080c2:	f7ff fe51 	bl	8007d68 <I2C_WaitOnSTOPFlagUntilTimeout>
 80080c6:	2800      	cmp	r0, #0
 80080c8:	d11a      	bne.n	8008100 <HAL_I2C_Master_Transmit+0x18c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80080ca:	6823      	ldr	r3, [r4, #0]
 80080cc:	2220      	movs	r2, #32
 80080ce:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80080d0:	6821      	ldr	r1, [r4, #0]
 80080d2:	684b      	ldr	r3, [r1, #4]
 80080d4:	4d0c      	ldr	r5, [pc, #48]	@ (8008108 <HAL_I2C_Master_Transmit+0x194>)
 80080d6:	402b      	ands	r3, r5
 80080d8:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80080da:	2341      	movs	r3, #65	@ 0x41
 80080dc:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80080de:	2300      	movs	r3, #0
 80080e0:	3222      	adds	r2, #34	@ 0x22
 80080e2:	54a3      	strb	r3, [r4, r2]
    __HAL_UNLOCK(hi2c);
 80080e4:	3a02      	subs	r2, #2
 80080e6:	54a3      	strb	r3, [r4, r2]
    return HAL_OK;
 80080e8:	e000      	b.n	80080ec <HAL_I2C_Master_Transmit+0x178>
    return HAL_BUSY;
 80080ea:	2002      	movs	r0, #2
}
 80080ec:	b005      	add	sp, #20
 80080ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 80080f0:	2002      	movs	r0, #2
 80080f2:	e7fb      	b.n	80080ec <HAL_I2C_Master_Transmit+0x178>
      return HAL_ERROR;
 80080f4:	2001      	movs	r0, #1
 80080f6:	e7f9      	b.n	80080ec <HAL_I2C_Master_Transmit+0x178>
        return HAL_ERROR;
 80080f8:	2001      	movs	r0, #1
 80080fa:	e7f7      	b.n	80080ec <HAL_I2C_Master_Transmit+0x178>
          return HAL_ERROR;
 80080fc:	2001      	movs	r0, #1
 80080fe:	e7f5      	b.n	80080ec <HAL_I2C_Master_Transmit+0x178>
      return HAL_ERROR;
 8008100:	2001      	movs	r0, #1
 8008102:	e7f3      	b.n	80080ec <HAL_I2C_Master_Transmit+0x178>
 8008104:	80002000 	.word	0x80002000
 8008108:	fe00e800 	.word	0xfe00e800

0800810c <HAL_I2C_Master_Receive>:
{
 800810c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800810e:	b085      	sub	sp, #20
 8008110:	0004      	movs	r4, r0
 8008112:	000f      	movs	r7, r1
 8008114:	9202      	str	r2, [sp, #8]
 8008116:	9303      	str	r3, [sp, #12]
 8008118:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 800811a:	2341      	movs	r3, #65	@ 0x41
 800811c:	5cc3      	ldrb	r3, [r0, r3]
 800811e:	2b20      	cmp	r3, #32
 8008120:	d000      	beq.n	8008124 <HAL_I2C_Master_Receive+0x18>
 8008122:	e09b      	b.n	800825c <HAL_I2C_Master_Receive+0x150>
    __HAL_LOCK(hi2c);
 8008124:	3320      	adds	r3, #32
 8008126:	5cc3      	ldrb	r3, [r0, r3]
 8008128:	2b01      	cmp	r3, #1
 800812a:	d100      	bne.n	800812e <HAL_I2C_Master_Receive+0x22>
 800812c:	e099      	b.n	8008262 <HAL_I2C_Master_Receive+0x156>
 800812e:	2340      	movs	r3, #64	@ 0x40
 8008130:	2201      	movs	r2, #1
 8008132:	54c2      	strb	r2, [r0, r3]
    tickstart = HAL_GetTick();
 8008134:	f7fe fa80 	bl	8006638 <HAL_GetTick>
 8008138:	0006      	movs	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800813a:	2180      	movs	r1, #128	@ 0x80
 800813c:	9000      	str	r0, [sp, #0]
 800813e:	2319      	movs	r3, #25
 8008140:	2201      	movs	r2, #1
 8008142:	0209      	lsls	r1, r1, #8
 8008144:	0020      	movs	r0, r4
 8008146:	f7ff fd54 	bl	8007bf2 <I2C_WaitOnFlagUntilTimeout>
 800814a:	2800      	cmp	r0, #0
 800814c:	d000      	beq.n	8008150 <HAL_I2C_Master_Receive+0x44>
 800814e:	e08a      	b.n	8008266 <HAL_I2C_Master_Receive+0x15a>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008150:	2341      	movs	r3, #65	@ 0x41
 8008152:	2222      	movs	r2, #34	@ 0x22
 8008154:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008156:	3301      	adds	r3, #1
 8008158:	3a12      	subs	r2, #18
 800815a:	54e2      	strb	r2, [r4, r3]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800815c:	2300      	movs	r3, #0
 800815e:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8008160:	9a02      	ldr	r2, [sp, #8]
 8008162:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008164:	9a03      	ldr	r2, [sp, #12]
 8008166:	8562      	strh	r2, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008168:	6363      	str	r3, [r4, #52]	@ 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800816a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800816c:	b29b      	uxth	r3, r3
 800816e:	2bff      	cmp	r3, #255	@ 0xff
 8008170:	d90b      	bls.n	800818a <HAL_I2C_Master_Receive+0x7e>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008172:	23ff      	movs	r3, #255	@ 0xff
 8008174:	8523      	strh	r3, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008176:	3b7f      	subs	r3, #127	@ 0x7f
 8008178:	4a3f      	ldr	r2, [pc, #252]	@ (8008278 <HAL_I2C_Master_Receive+0x16c>)
 800817a:	9200      	str	r2, [sp, #0]
 800817c:	045b      	lsls	r3, r3, #17
 800817e:	22ff      	movs	r2, #255	@ 0xff
 8008180:	0039      	movs	r1, r7
 8008182:	0020      	movs	r0, r4
 8008184:	f7ff fc62 	bl	8007a4c <I2C_TransferConfig>
 8008188:	e018      	b.n	80081bc <HAL_I2C_Master_Receive+0xb0>
      hi2c->XferSize = hi2c->XferCount;
 800818a:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800818c:	b292      	uxth	r2, r2
 800818e:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008190:	2380      	movs	r3, #128	@ 0x80
 8008192:	b2d2      	uxtb	r2, r2
 8008194:	4938      	ldr	r1, [pc, #224]	@ (8008278 <HAL_I2C_Master_Receive+0x16c>)
 8008196:	9100      	str	r1, [sp, #0]
 8008198:	049b      	lsls	r3, r3, #18
 800819a:	0039      	movs	r1, r7
 800819c:	0020      	movs	r0, r4
 800819e:	f7ff fc55 	bl	8007a4c <I2C_TransferConfig>
 80081a2:	e00b      	b.n	80081bc <HAL_I2C_Master_Receive+0xb0>
          hi2c->XferSize = hi2c->XferCount;
 80081a4:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80081a6:	b292      	uxth	r2, r2
 80081a8:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80081aa:	2380      	movs	r3, #128	@ 0x80
 80081ac:	b2d2      	uxtb	r2, r2
 80081ae:	2100      	movs	r1, #0
 80081b0:	9100      	str	r1, [sp, #0]
 80081b2:	049b      	lsls	r3, r3, #18
 80081b4:	0039      	movs	r1, r7
 80081b6:	0020      	movs	r0, r4
 80081b8:	f7ff fc48 	bl	8007a4c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80081bc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80081be:	b29b      	uxth	r3, r3
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d034      	beq.n	800822e <HAL_I2C_Master_Receive+0x122>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80081c4:	0032      	movs	r2, r6
 80081c6:	0029      	movs	r1, r5
 80081c8:	0020      	movs	r0, r4
 80081ca:	f7ff fdfb 	bl	8007dc4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80081ce:	2800      	cmp	r0, #0
 80081d0:	d14b      	bne.n	800826a <HAL_I2C_Master_Receive+0x15e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80081d2:	6823      	ldr	r3, [r4, #0]
 80081d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80081d6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80081d8:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80081da:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80081dc:	3301      	adds	r3, #1
 80081de:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 80081e0:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 80081e2:	3b01      	subs	r3, #1
 80081e4:	b29b      	uxth	r3, r3
 80081e6:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 80081e8:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80081ea:	3a01      	subs	r2, #1
 80081ec:	b292      	uxth	r2, r2
 80081ee:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80081f0:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80081f2:	b292      	uxth	r2, r2
 80081f4:	2a00      	cmp	r2, #0
 80081f6:	d0e1      	beq.n	80081bc <HAL_I2C_Master_Receive+0xb0>
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d1df      	bne.n	80081bc <HAL_I2C_Master_Receive+0xb0>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80081fc:	9600      	str	r6, [sp, #0]
 80081fe:	002b      	movs	r3, r5
 8008200:	2200      	movs	r2, #0
 8008202:	2180      	movs	r1, #128	@ 0x80
 8008204:	0020      	movs	r0, r4
 8008206:	f7ff fcf4 	bl	8007bf2 <I2C_WaitOnFlagUntilTimeout>
 800820a:	2800      	cmp	r0, #0
 800820c:	d12f      	bne.n	800826e <HAL_I2C_Master_Receive+0x162>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800820e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8008210:	b29b      	uxth	r3, r3
 8008212:	2bff      	cmp	r3, #255	@ 0xff
 8008214:	d9c6      	bls.n	80081a4 <HAL_I2C_Master_Receive+0x98>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008216:	23ff      	movs	r3, #255	@ 0xff
 8008218:	8523      	strh	r3, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800821a:	3b7f      	subs	r3, #127	@ 0x7f
 800821c:	2200      	movs	r2, #0
 800821e:	9200      	str	r2, [sp, #0]
 8008220:	045b      	lsls	r3, r3, #17
 8008222:	32ff      	adds	r2, #255	@ 0xff
 8008224:	0039      	movs	r1, r7
 8008226:	0020      	movs	r0, r4
 8008228:	f7ff fc10 	bl	8007a4c <I2C_TransferConfig>
 800822c:	e7c6      	b.n	80081bc <HAL_I2C_Master_Receive+0xb0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800822e:	0032      	movs	r2, r6
 8008230:	0029      	movs	r1, r5
 8008232:	0020      	movs	r0, r4
 8008234:	f7ff fd98 	bl	8007d68 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008238:	2800      	cmp	r0, #0
 800823a:	d11a      	bne.n	8008272 <HAL_I2C_Master_Receive+0x166>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800823c:	6823      	ldr	r3, [r4, #0]
 800823e:	2220      	movs	r2, #32
 8008240:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8008242:	6821      	ldr	r1, [r4, #0]
 8008244:	684b      	ldr	r3, [r1, #4]
 8008246:	4d0d      	ldr	r5, [pc, #52]	@ (800827c <HAL_I2C_Master_Receive+0x170>)
 8008248:	402b      	ands	r3, r5
 800824a:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800824c:	2341      	movs	r3, #65	@ 0x41
 800824e:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008250:	2300      	movs	r3, #0
 8008252:	3222      	adds	r2, #34	@ 0x22
 8008254:	54a3      	strb	r3, [r4, r2]
    __HAL_UNLOCK(hi2c);
 8008256:	3a02      	subs	r2, #2
 8008258:	54a3      	strb	r3, [r4, r2]
    return HAL_OK;
 800825a:	e000      	b.n	800825e <HAL_I2C_Master_Receive+0x152>
    return HAL_BUSY;
 800825c:	2002      	movs	r0, #2
}
 800825e:	b005      	add	sp, #20
 8008260:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8008262:	2002      	movs	r0, #2
 8008264:	e7fb      	b.n	800825e <HAL_I2C_Master_Receive+0x152>
      return HAL_ERROR;
 8008266:	2001      	movs	r0, #1
 8008268:	e7f9      	b.n	800825e <HAL_I2C_Master_Receive+0x152>
        return HAL_ERROR;
 800826a:	2001      	movs	r0, #1
 800826c:	e7f7      	b.n	800825e <HAL_I2C_Master_Receive+0x152>
          return HAL_ERROR;
 800826e:	2001      	movs	r0, #1
 8008270:	e7f5      	b.n	800825e <HAL_I2C_Master_Receive+0x152>
      return HAL_ERROR;
 8008272:	2001      	movs	r0, #1
 8008274:	e7f3      	b.n	800825e <HAL_I2C_Master_Receive+0x152>
 8008276:	46c0      	nop			@ (mov r8, r8)
 8008278:	80002400 	.word	0x80002400
 800827c:	fe00e800 	.word	0xfe00e800

08008280 <HAL_I2C_Mem_Write>:
{
 8008280:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008282:	b087      	sub	sp, #28
 8008284:	0004      	movs	r4, r0
 8008286:	9103      	str	r1, [sp, #12]
 8008288:	9204      	str	r2, [sp, #16]
 800828a:	9305      	str	r3, [sp, #20]
 800828c:	ab0c      	add	r3, sp, #48	@ 0x30
 800828e:	cb20      	ldmia	r3!, {r5}
 8008290:	881f      	ldrh	r7, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8008292:	2341      	movs	r3, #65	@ 0x41
 8008294:	5cc3      	ldrb	r3, [r0, r3]
 8008296:	2b20      	cmp	r3, #32
 8008298:	d000      	beq.n	800829c <HAL_I2C_Mem_Write+0x1c>
 800829a:	e0b3      	b.n	8008404 <HAL_I2C_Mem_Write+0x184>
    if ((pData == NULL) || (Size == 0U))
 800829c:	2d00      	cmp	r5, #0
 800829e:	d018      	beq.n	80082d2 <HAL_I2C_Mem_Write+0x52>
 80082a0:	2f00      	cmp	r7, #0
 80082a2:	d016      	beq.n	80082d2 <HAL_I2C_Mem_Write+0x52>
    __HAL_LOCK(hi2c);
 80082a4:	2340      	movs	r3, #64	@ 0x40
 80082a6:	5cc3      	ldrb	r3, [r0, r3]
 80082a8:	2b01      	cmp	r3, #1
 80082aa:	d100      	bne.n	80082ae <HAL_I2C_Mem_Write+0x2e>
 80082ac:	e0ad      	b.n	800840a <HAL_I2C_Mem_Write+0x18a>
 80082ae:	2340      	movs	r3, #64	@ 0x40
 80082b0:	2201      	movs	r2, #1
 80082b2:	54c2      	strb	r2, [r0, r3]
    tickstart = HAL_GetTick();
 80082b4:	f7fe f9c0 	bl	8006638 <HAL_GetTick>
 80082b8:	0006      	movs	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80082ba:	2180      	movs	r1, #128	@ 0x80
 80082bc:	9000      	str	r0, [sp, #0]
 80082be:	2319      	movs	r3, #25
 80082c0:	2201      	movs	r2, #1
 80082c2:	0209      	lsls	r1, r1, #8
 80082c4:	0020      	movs	r0, r4
 80082c6:	f7ff fc94 	bl	8007bf2 <I2C_WaitOnFlagUntilTimeout>
 80082ca:	2800      	cmp	r0, #0
 80082cc:	d006      	beq.n	80082dc <HAL_I2C_Mem_Write+0x5c>
      return HAL_ERROR;
 80082ce:	2001      	movs	r0, #1
 80082d0:	e099      	b.n	8008406 <HAL_I2C_Mem_Write+0x186>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80082d2:	2380      	movs	r3, #128	@ 0x80
 80082d4:	009b      	lsls	r3, r3, #2
 80082d6:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 80082d8:	2001      	movs	r0, #1
 80082da:	e094      	b.n	8008406 <HAL_I2C_Mem_Write+0x186>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80082dc:	2341      	movs	r3, #65	@ 0x41
 80082de:	2221      	movs	r2, #33	@ 0x21
 80082e0:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80082e2:	3301      	adds	r3, #1
 80082e4:	321f      	adds	r2, #31
 80082e6:	54e2      	strb	r2, [r4, r3]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80082e8:	2300      	movs	r3, #0
 80082ea:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 80082ec:	6265      	str	r5, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 80082ee:	8567      	strh	r7, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80082f0:	6363      	str	r3, [r4, #52]	@ 0x34
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80082f2:	9601      	str	r6, [sp, #4]
 80082f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80082f6:	9300      	str	r3, [sp, #0]
 80082f8:	9b05      	ldr	r3, [sp, #20]
 80082fa:	9a04      	ldr	r2, [sp, #16]
 80082fc:	9903      	ldr	r1, [sp, #12]
 80082fe:	0020      	movs	r0, r4
 8008300:	f7ff fcbc 	bl	8007c7c <I2C_RequestMemoryWrite>
 8008304:	2800      	cmp	r0, #0
 8008306:	d10f      	bne.n	8008328 <HAL_I2C_Mem_Write+0xa8>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008308:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800830a:	b29b      	uxth	r3, r3
 800830c:	2bff      	cmp	r3, #255	@ 0xff
 800830e:	d910      	bls.n	8008332 <HAL_I2C_Mem_Write+0xb2>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008310:	23ff      	movs	r3, #255	@ 0xff
 8008312:	8523      	strh	r3, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008314:	3b7f      	subs	r3, #127	@ 0x7f
 8008316:	2200      	movs	r2, #0
 8008318:	9200      	str	r2, [sp, #0]
 800831a:	045b      	lsls	r3, r3, #17
 800831c:	32ff      	adds	r2, #255	@ 0xff
 800831e:	9903      	ldr	r1, [sp, #12]
 8008320:	0020      	movs	r0, r4
 8008322:	f7ff fb93 	bl	8007a4c <I2C_TransferConfig>
 8008326:	e021      	b.n	800836c <HAL_I2C_Mem_Write+0xec>
      __HAL_UNLOCK(hi2c);
 8008328:	2340      	movs	r3, #64	@ 0x40
 800832a:	2200      	movs	r2, #0
 800832c:	54e2      	strb	r2, [r4, r3]
      return HAL_ERROR;
 800832e:	2001      	movs	r0, #1
 8008330:	e069      	b.n	8008406 <HAL_I2C_Mem_Write+0x186>
      hi2c->XferSize = hi2c->XferCount;
 8008332:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8008334:	b292      	uxth	r2, r2
 8008336:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008338:	2380      	movs	r3, #128	@ 0x80
 800833a:	b2d2      	uxtb	r2, r2
 800833c:	2100      	movs	r1, #0
 800833e:	9100      	str	r1, [sp, #0]
 8008340:	049b      	lsls	r3, r3, #18
 8008342:	9903      	ldr	r1, [sp, #12]
 8008344:	0020      	movs	r0, r4
 8008346:	f7ff fb81 	bl	8007a4c <I2C_TransferConfig>
 800834a:	e00f      	b.n	800836c <HAL_I2C_Mem_Write+0xec>
          hi2c->XferSize = hi2c->XferCount;
 800834c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800834e:	b292      	uxth	r2, r2
 8008350:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008352:	2380      	movs	r3, #128	@ 0x80
 8008354:	b2d2      	uxtb	r2, r2
 8008356:	2100      	movs	r1, #0
 8008358:	9100      	str	r1, [sp, #0]
 800835a:	049b      	lsls	r3, r3, #18
 800835c:	9903      	ldr	r1, [sp, #12]
 800835e:	0020      	movs	r0, r4
 8008360:	f7ff fb74 	bl	8007a4c <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8008364:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8008366:	b29b      	uxth	r3, r3
 8008368:	2b00      	cmp	r3, #0
 800836a:	d034      	beq.n	80083d6 <HAL_I2C_Mem_Write+0x156>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800836c:	0032      	movs	r2, r6
 800836e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008370:	0020      	movs	r0, r4
 8008372:	f7ff fc11 	bl	8007b98 <I2C_WaitOnTXISFlagUntilTimeout>
 8008376:	2800      	cmp	r0, #0
 8008378:	d149      	bne.n	800840e <HAL_I2C_Mem_Write+0x18e>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800837a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800837c:	6823      	ldr	r3, [r4, #0]
 800837e:	7812      	ldrb	r2, [r2, #0]
 8008380:	629a      	str	r2, [r3, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8008382:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008384:	3301      	adds	r3, #1
 8008386:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8008388:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800838a:	3b01      	subs	r3, #1
 800838c:	b29b      	uxth	r3, r3
 800838e:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8008390:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8008392:	3b01      	subs	r3, #1
 8008394:	b29b      	uxth	r3, r3
 8008396:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008398:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800839a:	b292      	uxth	r2, r2
 800839c:	2a00      	cmp	r2, #0
 800839e:	d0e1      	beq.n	8008364 <HAL_I2C_Mem_Write+0xe4>
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d1df      	bne.n	8008364 <HAL_I2C_Mem_Write+0xe4>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80083a4:	9600      	str	r6, [sp, #0]
 80083a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80083a8:	2200      	movs	r2, #0
 80083aa:	2180      	movs	r1, #128	@ 0x80
 80083ac:	0020      	movs	r0, r4
 80083ae:	f7ff fc20 	bl	8007bf2 <I2C_WaitOnFlagUntilTimeout>
 80083b2:	2800      	cmp	r0, #0
 80083b4:	d12d      	bne.n	8008412 <HAL_I2C_Mem_Write+0x192>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80083b6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80083b8:	b29b      	uxth	r3, r3
 80083ba:	2bff      	cmp	r3, #255	@ 0xff
 80083bc:	d9c6      	bls.n	800834c <HAL_I2C_Mem_Write+0xcc>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80083be:	23ff      	movs	r3, #255	@ 0xff
 80083c0:	8523      	strh	r3, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80083c2:	3b7f      	subs	r3, #127	@ 0x7f
 80083c4:	2200      	movs	r2, #0
 80083c6:	9200      	str	r2, [sp, #0]
 80083c8:	045b      	lsls	r3, r3, #17
 80083ca:	32ff      	adds	r2, #255	@ 0xff
 80083cc:	9903      	ldr	r1, [sp, #12]
 80083ce:	0020      	movs	r0, r4
 80083d0:	f7ff fb3c 	bl	8007a4c <I2C_TransferConfig>
 80083d4:	e7c6      	b.n	8008364 <HAL_I2C_Mem_Write+0xe4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80083d6:	0032      	movs	r2, r6
 80083d8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80083da:	0020      	movs	r0, r4
 80083dc:	f7ff fcc4 	bl	8007d68 <I2C_WaitOnSTOPFlagUntilTimeout>
 80083e0:	2800      	cmp	r0, #0
 80083e2:	d118      	bne.n	8008416 <HAL_I2C_Mem_Write+0x196>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80083e4:	6823      	ldr	r3, [r4, #0]
 80083e6:	2220      	movs	r2, #32
 80083e8:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80083ea:	6821      	ldr	r1, [r4, #0]
 80083ec:	684b      	ldr	r3, [r1, #4]
 80083ee:	4d0b      	ldr	r5, [pc, #44]	@ (800841c <HAL_I2C_Mem_Write+0x19c>)
 80083f0:	402b      	ands	r3, r5
 80083f2:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80083f4:	2341      	movs	r3, #65	@ 0x41
 80083f6:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80083f8:	2300      	movs	r3, #0
 80083fa:	3222      	adds	r2, #34	@ 0x22
 80083fc:	54a3      	strb	r3, [r4, r2]
    __HAL_UNLOCK(hi2c);
 80083fe:	3a02      	subs	r2, #2
 8008400:	54a3      	strb	r3, [r4, r2]
    return HAL_OK;
 8008402:	e000      	b.n	8008406 <HAL_I2C_Mem_Write+0x186>
    return HAL_BUSY;
 8008404:	2002      	movs	r0, #2
}
 8008406:	b007      	add	sp, #28
 8008408:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 800840a:	2002      	movs	r0, #2
 800840c:	e7fb      	b.n	8008406 <HAL_I2C_Mem_Write+0x186>
        return HAL_ERROR;
 800840e:	2001      	movs	r0, #1
 8008410:	e7f9      	b.n	8008406 <HAL_I2C_Mem_Write+0x186>
          return HAL_ERROR;
 8008412:	2001      	movs	r0, #1
 8008414:	e7f7      	b.n	8008406 <HAL_I2C_Mem_Write+0x186>
      return HAL_ERROR;
 8008416:	2001      	movs	r0, #1
 8008418:	e7f5      	b.n	8008406 <HAL_I2C_Mem_Write+0x186>
 800841a:	46c0      	nop			@ (mov r8, r8)
 800841c:	fe00e800 	.word	0xfe00e800

08008420 <HAL_I2C_Mem_Read>:
{
 8008420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008422:	b087      	sub	sp, #28
 8008424:	0004      	movs	r4, r0
 8008426:	9103      	str	r1, [sp, #12]
 8008428:	9204      	str	r2, [sp, #16]
 800842a:	9305      	str	r3, [sp, #20]
 800842c:	ab0c      	add	r3, sp, #48	@ 0x30
 800842e:	cb20      	ldmia	r3!, {r5}
 8008430:	881f      	ldrh	r7, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8008432:	2341      	movs	r3, #65	@ 0x41
 8008434:	5cc3      	ldrb	r3, [r0, r3]
 8008436:	2b20      	cmp	r3, #32
 8008438:	d000      	beq.n	800843c <HAL_I2C_Mem_Read+0x1c>
 800843a:	e0b5      	b.n	80085a8 <HAL_I2C_Mem_Read+0x188>
    if ((pData == NULL) || (Size == 0U))
 800843c:	2d00      	cmp	r5, #0
 800843e:	d018      	beq.n	8008472 <HAL_I2C_Mem_Read+0x52>
 8008440:	2f00      	cmp	r7, #0
 8008442:	d016      	beq.n	8008472 <HAL_I2C_Mem_Read+0x52>
    __HAL_LOCK(hi2c);
 8008444:	2340      	movs	r3, #64	@ 0x40
 8008446:	5cc3      	ldrb	r3, [r0, r3]
 8008448:	2b01      	cmp	r3, #1
 800844a:	d100      	bne.n	800844e <HAL_I2C_Mem_Read+0x2e>
 800844c:	e0af      	b.n	80085ae <HAL_I2C_Mem_Read+0x18e>
 800844e:	2340      	movs	r3, #64	@ 0x40
 8008450:	2201      	movs	r2, #1
 8008452:	54c2      	strb	r2, [r0, r3]
    tickstart = HAL_GetTick();
 8008454:	f7fe f8f0 	bl	8006638 <HAL_GetTick>
 8008458:	0006      	movs	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800845a:	2180      	movs	r1, #128	@ 0x80
 800845c:	9000      	str	r0, [sp, #0]
 800845e:	2319      	movs	r3, #25
 8008460:	2201      	movs	r2, #1
 8008462:	0209      	lsls	r1, r1, #8
 8008464:	0020      	movs	r0, r4
 8008466:	f7ff fbc4 	bl	8007bf2 <I2C_WaitOnFlagUntilTimeout>
 800846a:	2800      	cmp	r0, #0
 800846c:	d006      	beq.n	800847c <HAL_I2C_Mem_Read+0x5c>
      return HAL_ERROR;
 800846e:	2001      	movs	r0, #1
 8008470:	e09b      	b.n	80085aa <HAL_I2C_Mem_Read+0x18a>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008472:	2380      	movs	r3, #128	@ 0x80
 8008474:	009b      	lsls	r3, r3, #2
 8008476:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8008478:	2001      	movs	r0, #1
 800847a:	e096      	b.n	80085aa <HAL_I2C_Mem_Read+0x18a>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800847c:	2341      	movs	r3, #65	@ 0x41
 800847e:	2222      	movs	r2, #34	@ 0x22
 8008480:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008482:	3301      	adds	r3, #1
 8008484:	321e      	adds	r2, #30
 8008486:	54e2      	strb	r2, [r4, r3]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008488:	2300      	movs	r3, #0
 800848a:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 800848c:	6265      	str	r5, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 800848e:	8567      	strh	r7, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008490:	6363      	str	r3, [r4, #52]	@ 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008492:	9601      	str	r6, [sp, #4]
 8008494:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008496:	9300      	str	r3, [sp, #0]
 8008498:	9b05      	ldr	r3, [sp, #20]
 800849a:	9a04      	ldr	r2, [sp, #16]
 800849c:	9903      	ldr	r1, [sp, #12]
 800849e:	0020      	movs	r0, r4
 80084a0:	f7ff fc28 	bl	8007cf4 <I2C_RequestMemoryRead>
 80084a4:	2800      	cmp	r0, #0
 80084a6:	d10f      	bne.n	80084c8 <HAL_I2C_Mem_Read+0xa8>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80084a8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80084aa:	b29b      	uxth	r3, r3
 80084ac:	2bff      	cmp	r3, #255	@ 0xff
 80084ae:	d910      	bls.n	80084d2 <HAL_I2C_Mem_Read+0xb2>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80084b0:	23ff      	movs	r3, #255	@ 0xff
 80084b2:	8523      	strh	r3, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80084b4:	3b7f      	subs	r3, #127	@ 0x7f
 80084b6:	4a42      	ldr	r2, [pc, #264]	@ (80085c0 <HAL_I2C_Mem_Read+0x1a0>)
 80084b8:	9200      	str	r2, [sp, #0]
 80084ba:	045b      	lsls	r3, r3, #17
 80084bc:	22ff      	movs	r2, #255	@ 0xff
 80084be:	9903      	ldr	r1, [sp, #12]
 80084c0:	0020      	movs	r0, r4
 80084c2:	f7ff fac3 	bl	8007a4c <I2C_TransferConfig>
 80084c6:	e021      	b.n	800850c <HAL_I2C_Mem_Read+0xec>
      __HAL_UNLOCK(hi2c);
 80084c8:	2340      	movs	r3, #64	@ 0x40
 80084ca:	2200      	movs	r2, #0
 80084cc:	54e2      	strb	r2, [r4, r3]
      return HAL_ERROR;
 80084ce:	2001      	movs	r0, #1
 80084d0:	e06b      	b.n	80085aa <HAL_I2C_Mem_Read+0x18a>
      hi2c->XferSize = hi2c->XferCount;
 80084d2:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80084d4:	b292      	uxth	r2, r2
 80084d6:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80084d8:	2380      	movs	r3, #128	@ 0x80
 80084da:	b2d2      	uxtb	r2, r2
 80084dc:	4938      	ldr	r1, [pc, #224]	@ (80085c0 <HAL_I2C_Mem_Read+0x1a0>)
 80084de:	9100      	str	r1, [sp, #0]
 80084e0:	049b      	lsls	r3, r3, #18
 80084e2:	9903      	ldr	r1, [sp, #12]
 80084e4:	0020      	movs	r0, r4
 80084e6:	f7ff fab1 	bl	8007a4c <I2C_TransferConfig>
 80084ea:	e00f      	b.n	800850c <HAL_I2C_Mem_Read+0xec>
          hi2c->XferSize = hi2c->XferCount;
 80084ec:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80084ee:	b292      	uxth	r2, r2
 80084f0:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80084f2:	2380      	movs	r3, #128	@ 0x80
 80084f4:	b2d2      	uxtb	r2, r2
 80084f6:	2100      	movs	r1, #0
 80084f8:	9100      	str	r1, [sp, #0]
 80084fa:	049b      	lsls	r3, r3, #18
 80084fc:	9903      	ldr	r1, [sp, #12]
 80084fe:	0020      	movs	r0, r4
 8008500:	f7ff faa4 	bl	8007a4c <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8008504:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8008506:	b29b      	uxth	r3, r3
 8008508:	2b00      	cmp	r3, #0
 800850a:	d036      	beq.n	800857a <HAL_I2C_Mem_Read+0x15a>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800850c:	9600      	str	r6, [sp, #0]
 800850e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008510:	2200      	movs	r2, #0
 8008512:	2104      	movs	r1, #4
 8008514:	0020      	movs	r0, r4
 8008516:	f7ff fb6c 	bl	8007bf2 <I2C_WaitOnFlagUntilTimeout>
 800851a:	2800      	cmp	r0, #0
 800851c:	d149      	bne.n	80085b2 <HAL_I2C_Mem_Read+0x192>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800851e:	6823      	ldr	r3, [r4, #0]
 8008520:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008522:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008524:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8008526:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008528:	3301      	adds	r3, #1
 800852a:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 800852c:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800852e:	3b01      	subs	r3, #1
 8008530:	b29b      	uxth	r3, r3
 8008532:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8008534:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8008536:	3a01      	subs	r2, #1
 8008538:	b292      	uxth	r2, r2
 800853a:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800853c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800853e:	b292      	uxth	r2, r2
 8008540:	2a00      	cmp	r2, #0
 8008542:	d0df      	beq.n	8008504 <HAL_I2C_Mem_Read+0xe4>
 8008544:	2b00      	cmp	r3, #0
 8008546:	d1dd      	bne.n	8008504 <HAL_I2C_Mem_Read+0xe4>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008548:	9600      	str	r6, [sp, #0]
 800854a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800854c:	2200      	movs	r2, #0
 800854e:	2180      	movs	r1, #128	@ 0x80
 8008550:	0020      	movs	r0, r4
 8008552:	f7ff fb4e 	bl	8007bf2 <I2C_WaitOnFlagUntilTimeout>
 8008556:	2800      	cmp	r0, #0
 8008558:	d12d      	bne.n	80085b6 <HAL_I2C_Mem_Read+0x196>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800855a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800855c:	b29b      	uxth	r3, r3
 800855e:	2bff      	cmp	r3, #255	@ 0xff
 8008560:	d9c4      	bls.n	80084ec <HAL_I2C_Mem_Read+0xcc>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008562:	23ff      	movs	r3, #255	@ 0xff
 8008564:	8523      	strh	r3, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8008566:	3b7f      	subs	r3, #127	@ 0x7f
 8008568:	2200      	movs	r2, #0
 800856a:	9200      	str	r2, [sp, #0]
 800856c:	045b      	lsls	r3, r3, #17
 800856e:	32ff      	adds	r2, #255	@ 0xff
 8008570:	9903      	ldr	r1, [sp, #12]
 8008572:	0020      	movs	r0, r4
 8008574:	f7ff fa6a 	bl	8007a4c <I2C_TransferConfig>
 8008578:	e7c4      	b.n	8008504 <HAL_I2C_Mem_Read+0xe4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800857a:	0032      	movs	r2, r6
 800857c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800857e:	0020      	movs	r0, r4
 8008580:	f7ff fbf2 	bl	8007d68 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008584:	2800      	cmp	r0, #0
 8008586:	d118      	bne.n	80085ba <HAL_I2C_Mem_Read+0x19a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008588:	6823      	ldr	r3, [r4, #0]
 800858a:	2220      	movs	r2, #32
 800858c:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800858e:	6821      	ldr	r1, [r4, #0]
 8008590:	684b      	ldr	r3, [r1, #4]
 8008592:	4d0c      	ldr	r5, [pc, #48]	@ (80085c4 <HAL_I2C_Mem_Read+0x1a4>)
 8008594:	402b      	ands	r3, r5
 8008596:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8008598:	2341      	movs	r3, #65	@ 0x41
 800859a:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800859c:	2300      	movs	r3, #0
 800859e:	3222      	adds	r2, #34	@ 0x22
 80085a0:	54a3      	strb	r3, [r4, r2]
    __HAL_UNLOCK(hi2c);
 80085a2:	3a02      	subs	r2, #2
 80085a4:	54a3      	strb	r3, [r4, r2]
    return HAL_OK;
 80085a6:	e000      	b.n	80085aa <HAL_I2C_Mem_Read+0x18a>
    return HAL_BUSY;
 80085a8:	2002      	movs	r0, #2
}
 80085aa:	b007      	add	sp, #28
 80085ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 80085ae:	2002      	movs	r0, #2
 80085b0:	e7fb      	b.n	80085aa <HAL_I2C_Mem_Read+0x18a>
        return HAL_ERROR;
 80085b2:	2001      	movs	r0, #1
 80085b4:	e7f9      	b.n	80085aa <HAL_I2C_Mem_Read+0x18a>
          return HAL_ERROR;
 80085b6:	2001      	movs	r0, #1
 80085b8:	e7f7      	b.n	80085aa <HAL_I2C_Mem_Read+0x18a>
      return HAL_ERROR;
 80085ba:	2001      	movs	r0, #1
 80085bc:	e7f5      	b.n	80085aa <HAL_I2C_Mem_Read+0x18a>
 80085be:	46c0      	nop			@ (mov r8, r8)
 80085c0:	80002400 	.word	0x80002400
 80085c4:	fe00e800 	.word	0xfe00e800

080085c8 <HAL_I2C_IsDeviceReady>:
{
 80085c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085ca:	46ce      	mov	lr, r9
 80085cc:	b500      	push	{lr}
 80085ce:	b086      	sub	sp, #24
 80085d0:	0007      	movs	r7, r0
 80085d2:	4689      	mov	r9, r1
 80085d4:	9203      	str	r2, [sp, #12]
 80085d6:	001e      	movs	r6, r3
  __IO uint32_t I2C_Trials = 0UL;
 80085d8:	2300      	movs	r3, #0
 80085da:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80085dc:	3341      	adds	r3, #65	@ 0x41
 80085de:	5cc3      	ldrb	r3, [r0, r3]
 80085e0:	2b20      	cmp	r3, #32
 80085e2:	d000      	beq.n	80085e6 <HAL_I2C_IsDeviceReady+0x1e>
 80085e4:	e08f      	b.n	8008706 <HAL_I2C_IsDeviceReady+0x13e>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80085e6:	6803      	ldr	r3, [r0, #0]
 80085e8:	699b      	ldr	r3, [r3, #24]
 80085ea:	041b      	lsls	r3, r3, #16
 80085ec:	d500      	bpl.n	80085f0 <HAL_I2C_IsDeviceReady+0x28>
 80085ee:	e08c      	b.n	800870a <HAL_I2C_IsDeviceReady+0x142>
    __HAL_LOCK(hi2c);
 80085f0:	2340      	movs	r3, #64	@ 0x40
 80085f2:	5cc3      	ldrb	r3, [r0, r3]
 80085f4:	2b01      	cmp	r3, #1
 80085f6:	d100      	bne.n	80085fa <HAL_I2C_IsDeviceReady+0x32>
 80085f8:	e089      	b.n	800870e <HAL_I2C_IsDeviceReady+0x146>
 80085fa:	2340      	movs	r3, #64	@ 0x40
 80085fc:	2201      	movs	r2, #1
 80085fe:	54c2      	strb	r2, [r0, r3]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8008600:	3301      	adds	r3, #1
 8008602:	3223      	adds	r2, #35	@ 0x23
 8008604:	54c2      	strb	r2, [r0, r3]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008606:	2300      	movs	r3, #0
 8008608:	6443      	str	r3, [r0, #68]	@ 0x44
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	2b01      	cmp	r3, #1
 800860e:	d017      	beq.n	8008640 <HAL_I2C_IsDeviceReady+0x78>
 8008610:	464b      	mov	r3, r9
 8008612:	059a      	lsls	r2, r3, #22
 8008614:	0d92      	lsrs	r2, r2, #22
 8008616:	4b41      	ldr	r3, [pc, #260]	@ (800871c <HAL_I2C_IsDeviceReady+0x154>)
 8008618:	4313      	orrs	r3, r2
 800861a:	683a      	ldr	r2, [r7, #0]
 800861c:	6053      	str	r3, [r2, #4]
      tickstart = HAL_GetTick();
 800861e:	f7fe f80b 	bl	8006638 <HAL_GetTick>
 8008622:	0005      	movs	r5, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8008624:	683a      	ldr	r2, [r7, #0]
 8008626:	6991      	ldr	r1, [r2, #24]
 8008628:	2320      	movs	r3, #32
 800862a:	400b      	ands	r3, r1
 800862c:	1e59      	subs	r1, r3, #1
 800862e:	418b      	sbcs	r3, r1
 8008630:	b2db      	uxtb	r3, r3
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008632:	6992      	ldr	r2, [r2, #24]
 8008634:	2410      	movs	r4, #16
 8008636:	4014      	ands	r4, r2
 8008638:	1e62      	subs	r2, r4, #1
 800863a:	4194      	sbcs	r4, r2
 800863c:	b2e4      	uxtb	r4, r4
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800863e:	e012      	b.n	8008666 <HAL_I2C_IsDeviceReady+0x9e>
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8008640:	464b      	mov	r3, r9
 8008642:	059a      	lsls	r2, r3, #22
 8008644:	0d92      	lsrs	r2, r2, #22
 8008646:	4b36      	ldr	r3, [pc, #216]	@ (8008720 <HAL_I2C_IsDeviceReady+0x158>)
 8008648:	4313      	orrs	r3, r2
 800864a:	e7e6      	b.n	800861a <HAL_I2C_IsDeviceReady+0x52>
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800864c:	683a      	ldr	r2, [r7, #0]
 800864e:	6991      	ldr	r1, [r2, #24]
 8008650:	2320      	movs	r3, #32
 8008652:	400b      	ands	r3, r1
 8008654:	1e59      	subs	r1, r3, #1
 8008656:	418b      	sbcs	r3, r1
 8008658:	b2db      	uxtb	r3, r3
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800865a:	6992      	ldr	r2, [r2, #24]
 800865c:	2410      	movs	r4, #16
 800865e:	4014      	ands	r4, r2
 8008660:	1e62      	subs	r2, r4, #1
 8008662:	4194      	sbcs	r4, r2
 8008664:	b2e4      	uxtb	r4, r4
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8008666:	431c      	orrs	r4, r3
 8008668:	d116      	bne.n	8008698 <HAL_I2C_IsDeviceReady+0xd0>
        if (Timeout != HAL_MAX_DELAY)
 800866a:	1c73      	adds	r3, r6, #1
 800866c:	d0ee      	beq.n	800864c <HAL_I2C_IsDeviceReady+0x84>
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800866e:	f7fd ffe3 	bl	8006638 <HAL_GetTick>
 8008672:	1b40      	subs	r0, r0, r5
 8008674:	42b0      	cmp	r0, r6
 8008676:	d801      	bhi.n	800867c <HAL_I2C_IsDeviceReady+0xb4>
 8008678:	2e00      	cmp	r6, #0
 800867a:	d1e7      	bne.n	800864c <HAL_I2C_IsDeviceReady+0x84>
            hi2c->State = HAL_I2C_STATE_READY;
 800867c:	2220      	movs	r2, #32
 800867e:	2341      	movs	r3, #65	@ 0x41
 8008680:	54fa      	strb	r2, [r7, r3]
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008682:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008684:	4313      	orrs	r3, r2
 8008686:	647b      	str	r3, [r7, #68]	@ 0x44
            __HAL_UNLOCK(hi2c);
 8008688:	2340      	movs	r3, #64	@ 0x40
 800868a:	2200      	movs	r2, #0
 800868c:	54fa      	strb	r2, [r7, r3]
            return HAL_ERROR;
 800868e:	2001      	movs	r0, #1
}
 8008690:	b006      	add	sp, #24
 8008692:	bc80      	pop	{r7}
 8008694:	46b9      	mov	r9, r7
 8008696:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	699b      	ldr	r3, [r3, #24]
 800869c:	06db      	lsls	r3, r3, #27
 800869e:	d520      	bpl.n	80086e2 <HAL_I2C_IsDeviceReady+0x11a>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80086a0:	9500      	str	r5, [sp, #0]
 80086a2:	0033      	movs	r3, r6
 80086a4:	2200      	movs	r2, #0
 80086a6:	2120      	movs	r1, #32
 80086a8:	0038      	movs	r0, r7
 80086aa:	f7ff faa2 	bl	8007bf2 <I2C_WaitOnFlagUntilTimeout>
 80086ae:	2800      	cmp	r0, #0
 80086b0:	d131      	bne.n	8008716 <HAL_I2C_IsDeviceReady+0x14e>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	2210      	movs	r2, #16
 80086b6:	61da      	str	r2, [r3, #28]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	3210      	adds	r2, #16
 80086bc:	61da      	str	r2, [r3, #28]
      I2C_Trials++;
 80086be:	9b05      	ldr	r3, [sp, #20]
 80086c0:	3301      	adds	r3, #1
 80086c2:	9305      	str	r3, [sp, #20]
    } while (I2C_Trials < Trials);
 80086c4:	9b05      	ldr	r3, [sp, #20]
 80086c6:	9a03      	ldr	r2, [sp, #12]
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d39e      	bcc.n	800860a <HAL_I2C_IsDeviceReady+0x42>
    hi2c->State = HAL_I2C_STATE_READY;
 80086cc:	2220      	movs	r2, #32
 80086ce:	2341      	movs	r3, #65	@ 0x41
 80086d0:	54fa      	strb	r2, [r7, r3]
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80086d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80086d4:	4313      	orrs	r3, r2
 80086d6:	647b      	str	r3, [r7, #68]	@ 0x44
    __HAL_UNLOCK(hi2c);
 80086d8:	2340      	movs	r3, #64	@ 0x40
 80086da:	2200      	movs	r2, #0
 80086dc:	54fa      	strb	r2, [r7, r3]
    return HAL_ERROR;
 80086de:	3001      	adds	r0, #1
 80086e0:	e7d6      	b.n	8008690 <HAL_I2C_IsDeviceReady+0xc8>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80086e2:	9500      	str	r5, [sp, #0]
 80086e4:	0033      	movs	r3, r6
 80086e6:	2200      	movs	r2, #0
 80086e8:	2120      	movs	r1, #32
 80086ea:	0038      	movs	r0, r7
 80086ec:	f7ff fa81 	bl	8007bf2 <I2C_WaitOnFlagUntilTimeout>
 80086f0:	2800      	cmp	r0, #0
 80086f2:	d10e      	bne.n	8008712 <HAL_I2C_IsDeviceReady+0x14a>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80086f4:	683a      	ldr	r2, [r7, #0]
 80086f6:	2320      	movs	r3, #32
 80086f8:	61d3      	str	r3, [r2, #28]
        hi2c->State = HAL_I2C_STATE_READY;
 80086fa:	2241      	movs	r2, #65	@ 0x41
 80086fc:	54bb      	strb	r3, [r7, r2]
        __HAL_UNLOCK(hi2c);
 80086fe:	3320      	adds	r3, #32
 8008700:	2200      	movs	r2, #0
 8008702:	54fa      	strb	r2, [r7, r3]
        return HAL_OK;
 8008704:	e7c4      	b.n	8008690 <HAL_I2C_IsDeviceReady+0xc8>
    return HAL_BUSY;
 8008706:	2002      	movs	r0, #2
 8008708:	e7c2      	b.n	8008690 <HAL_I2C_IsDeviceReady+0xc8>
      return HAL_BUSY;
 800870a:	2002      	movs	r0, #2
 800870c:	e7c0      	b.n	8008690 <HAL_I2C_IsDeviceReady+0xc8>
    __HAL_LOCK(hi2c);
 800870e:	2002      	movs	r0, #2
 8008710:	e7be      	b.n	8008690 <HAL_I2C_IsDeviceReady+0xc8>
          return HAL_ERROR;
 8008712:	2001      	movs	r0, #1
 8008714:	e7bc      	b.n	8008690 <HAL_I2C_IsDeviceReady+0xc8>
          return HAL_ERROR;
 8008716:	2001      	movs	r0, #1
 8008718:	e7ba      	b.n	8008690 <HAL_I2C_IsDeviceReady+0xc8>
 800871a:	46c0      	nop			@ (mov r8, r8)
 800871c:	02002800 	.word	0x02002800
 8008720:	02002000 	.word	0x02002000

08008724 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008724:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008726:	2341      	movs	r3, #65	@ 0x41
 8008728:	5cc3      	ldrb	r3, [r0, r3]
 800872a:	2b20      	cmp	r3, #32
 800872c:	d120      	bne.n	8008770 <HAL_I2CEx_ConfigAnalogFilter+0x4c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800872e:	3320      	adds	r3, #32
 8008730:	5cc3      	ldrb	r3, [r0, r3]
 8008732:	2b01      	cmp	r3, #1
 8008734:	d01e      	beq.n	8008774 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8008736:	2440      	movs	r4, #64	@ 0x40
 8008738:	2201      	movs	r2, #1
 800873a:	5502      	strb	r2, [r0, r4]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800873c:	2541      	movs	r5, #65	@ 0x41
 800873e:	2324      	movs	r3, #36	@ 0x24
 8008740:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008742:	6806      	ldr	r6, [r0, #0]
 8008744:	6833      	ldr	r3, [r6, #0]
 8008746:	4393      	bics	r3, r2
 8008748:	6033      	str	r3, [r6, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800874a:	6806      	ldr	r6, [r0, #0]
 800874c:	6833      	ldr	r3, [r6, #0]
 800874e:	4f0a      	ldr	r7, [pc, #40]	@ (8008778 <HAL_I2CEx_ConfigAnalogFilter+0x54>)
 8008750:	403b      	ands	r3, r7
 8008752:	6033      	str	r3, [r6, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008754:	6806      	ldr	r6, [r0, #0]
 8008756:	6833      	ldr	r3, [r6, #0]
 8008758:	430b      	orrs	r3, r1
 800875a:	6033      	str	r3, [r6, #0]

    __HAL_I2C_ENABLE(hi2c);
 800875c:	6801      	ldr	r1, [r0, #0]
 800875e:	680b      	ldr	r3, [r1, #0]
 8008760:	4313      	orrs	r3, r2
 8008762:	600b      	str	r3, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008764:	2320      	movs	r3, #32
 8008766:	5543      	strb	r3, [r0, r5]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008768:	2300      	movs	r3, #0
 800876a:	5503      	strb	r3, [r0, r4]

    return HAL_OK;
 800876c:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 800876e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8008770:	2002      	movs	r0, #2
 8008772:	e7fc      	b.n	800876e <HAL_I2CEx_ConfigAnalogFilter+0x4a>
    __HAL_LOCK(hi2c);
 8008774:	2002      	movs	r0, #2
 8008776:	e7fa      	b.n	800876e <HAL_I2CEx_ConfigAnalogFilter+0x4a>
 8008778:	ffffefff 	.word	0xffffefff

0800877c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800877c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800877e:	2341      	movs	r3, #65	@ 0x41
 8008780:	5cc3      	ldrb	r3, [r0, r3]
 8008782:	2b20      	cmp	r3, #32
 8008784:	d11e      	bne.n	80087c4 <HAL_I2CEx_ConfigDigitalFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008786:	3320      	adds	r3, #32
 8008788:	5cc3      	ldrb	r3, [r0, r3]
 800878a:	2b01      	cmp	r3, #1
 800878c:	d01c      	beq.n	80087c8 <HAL_I2CEx_ConfigDigitalFilter+0x4c>
 800878e:	2440      	movs	r4, #64	@ 0x40
 8008790:	2201      	movs	r2, #1
 8008792:	5502      	strb	r2, [r0, r4]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008794:	2541      	movs	r5, #65	@ 0x41
 8008796:	2324      	movs	r3, #36	@ 0x24
 8008798:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800879a:	6806      	ldr	r6, [r0, #0]
 800879c:	6833      	ldr	r3, [r6, #0]
 800879e:	4393      	bics	r3, r2
 80087a0:	6033      	str	r3, [r6, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80087a2:	6806      	ldr	r6, [r0, #0]
 80087a4:	6833      	ldr	r3, [r6, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80087a6:	4f09      	ldr	r7, [pc, #36]	@ (80087cc <HAL_I2CEx_ConfigDigitalFilter+0x50>)
 80087a8:	403b      	ands	r3, r7

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80087aa:	0209      	lsls	r1, r1, #8
 80087ac:	4319      	orrs	r1, r3

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80087ae:	6031      	str	r1, [r6, #0]

    __HAL_I2C_ENABLE(hi2c);
 80087b0:	6801      	ldr	r1, [r0, #0]
 80087b2:	680b      	ldr	r3, [r1, #0]
 80087b4:	4313      	orrs	r3, r2
 80087b6:	600b      	str	r3, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80087b8:	2320      	movs	r3, #32
 80087ba:	5543      	strb	r3, [r0, r5]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80087bc:	2300      	movs	r3, #0
 80087be:	5503      	strb	r3, [r0, r4]

    return HAL_OK;
 80087c0:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 80087c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 80087c4:	2002      	movs	r0, #2
 80087c6:	e7fc      	b.n	80087c2 <HAL_I2CEx_ConfigDigitalFilter+0x46>
    __HAL_LOCK(hi2c);
 80087c8:	2002      	movs	r0, #2
 80087ca:	e7fa      	b.n	80087c2 <HAL_I2CEx_ConfigDigitalFilter+0x46>
 80087cc:	fffff0ff 	.word	0xfffff0ff

080087d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80087d0:	b510      	push	{r4, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80087d2:	4a10      	ldr	r2, [pc, #64]	@ (8008814 <HAL_PWREx_ControlVoltageScaling+0x44>)
 80087d4:	6813      	ldr	r3, [r2, #0]
 80087d6:	4910      	ldr	r1, [pc, #64]	@ (8008818 <HAL_PWREx_ControlVoltageScaling+0x48>)
 80087d8:	400b      	ands	r3, r1
 80087da:	4303      	orrs	r3, r0
 80087dc:	6013      	str	r3, [r2, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80087de:	2380      	movs	r3, #128	@ 0x80
 80087e0:	009b      	lsls	r3, r3, #2
 80087e2:	4298      	cmp	r0, r3
 80087e4:	d001      	beq.n	80087ea <HAL_PWREx_ControlVoltageScaling+0x1a>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80087e6:	2000      	movs	r0, #0
}
 80087e8:	bd10      	pop	{r4, pc}
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80087ea:	4b0c      	ldr	r3, [pc, #48]	@ (800881c <HAL_PWREx_ControlVoltageScaling+0x4c>)
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	0058      	lsls	r0, r3, #1
 80087f0:	18c0      	adds	r0, r0, r3
 80087f2:	0040      	lsls	r0, r0, #1
 80087f4:	490a      	ldr	r1, [pc, #40]	@ (8008820 <HAL_PWREx_ControlVoltageScaling+0x50>)
 80087f6:	f7f9 fc87 	bl	8002108 <__udivsi3>
 80087fa:	3001      	adds	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80087fc:	4b05      	ldr	r3, [pc, #20]	@ (8008814 <HAL_PWREx_ControlVoltageScaling+0x44>)
 80087fe:	695b      	ldr	r3, [r3, #20]
 8008800:	055b      	lsls	r3, r3, #21
 8008802:	d503      	bpl.n	800880c <HAL_PWREx_ControlVoltageScaling+0x3c>
      if (wait_loop_index != 0U)
 8008804:	2800      	cmp	r0, #0
 8008806:	d003      	beq.n	8008810 <HAL_PWREx_ControlVoltageScaling+0x40>
        wait_loop_index--;
 8008808:	3801      	subs	r0, #1
 800880a:	e7f7      	b.n	80087fc <HAL_PWREx_ControlVoltageScaling+0x2c>
  return HAL_OK;
 800880c:	2000      	movs	r0, #0
 800880e:	e7eb      	b.n	80087e8 <HAL_PWREx_ControlVoltageScaling+0x18>
        return HAL_TIMEOUT;
 8008810:	2003      	movs	r0, #3
 8008812:	e7e9      	b.n	80087e8 <HAL_PWREx_ControlVoltageScaling+0x18>
 8008814:	40007000 	.word	0x40007000
 8008818:	fffff9ff 	.word	0xfffff9ff
 800881c:	200000e0 	.word	0x200000e0
 8008820:	000f4240 	.word	0x000f4240

08008824 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008824:	b570      	push	{r4, r5, r6, lr}
 8008826:	b082      	sub	sp, #8
 8008828:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800882a:	d100      	bne.n	800882e <HAL_RCC_OscConfig+0xa>
 800882c:	e231      	b.n	8008c92 <HAL_RCC_OscConfig+0x46e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800882e:	6803      	ldr	r3, [r0, #0]
 8008830:	07db      	lsls	r3, r3, #31
 8008832:	d539      	bpl.n	80088a8 <HAL_RCC_OscConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008834:	4ac1      	ldr	r2, [pc, #772]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 8008836:	6891      	ldr	r1, [r2, #8]
 8008838:	2338      	movs	r3, #56	@ 0x38
 800883a:	400b      	ands	r3, r1
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800883c:	68d1      	ldr	r1, [r2, #12]
 800883e:	2203      	movs	r2, #3
 8008840:	400a      	ands	r2, r1

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8008842:	2b10      	cmp	r3, #16
 8008844:	d026      	beq.n	8008894 <HAL_RCC_OscConfig+0x70>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8008846:	2b08      	cmp	r3, #8
 8008848:	d026      	beq.n	8008898 <HAL_RCC_OscConfig+0x74>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800884a:	6863      	ldr	r3, [r4, #4]
 800884c:	2280      	movs	r2, #128	@ 0x80
 800884e:	0252      	lsls	r2, r2, #9
 8008850:	4293      	cmp	r3, r2
 8008852:	d07f      	beq.n	8008954 <HAL_RCC_OscConfig+0x130>
 8008854:	22a0      	movs	r2, #160	@ 0xa0
 8008856:	02d2      	lsls	r2, r2, #11
 8008858:	4293      	cmp	r3, r2
 800885a:	d100      	bne.n	800885e <HAL_RCC_OscConfig+0x3a>
 800885c:	e081      	b.n	8008962 <HAL_RCC_OscConfig+0x13e>
 800885e:	4bb7      	ldr	r3, [pc, #732]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 8008860:	681a      	ldr	r2, [r3, #0]
 8008862:	49b7      	ldr	r1, [pc, #732]	@ (8008b40 <HAL_RCC_OscConfig+0x31c>)
 8008864:	400a      	ands	r2, r1
 8008866:	601a      	str	r2, [r3, #0]
 8008868:	681a      	ldr	r2, [r3, #0]
 800886a:	49b6      	ldr	r1, [pc, #728]	@ (8008b44 <HAL_RCC_OscConfig+0x320>)
 800886c:	400a      	ands	r2, r1
 800886e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008870:	6863      	ldr	r3, [r4, #4]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d100      	bne.n	8008878 <HAL_RCC_OscConfig+0x54>
 8008876:	e080      	b.n	800897a <HAL_RCC_OscConfig+0x156>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008878:	f7fd fede 	bl	8006638 <HAL_GetTick>
 800887c:	0005      	movs	r5, r0

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800887e:	4baf      	ldr	r3, [pc, #700]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	039b      	lsls	r3, r3, #14
 8008884:	d410      	bmi.n	80088a8 <HAL_RCC_OscConfig+0x84>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008886:	f7fd fed7 	bl	8006638 <HAL_GetTick>
 800888a:	1b40      	subs	r0, r0, r5
 800888c:	2864      	cmp	r0, #100	@ 0x64
 800888e:	d9f6      	bls.n	800887e <HAL_RCC_OscConfig+0x5a>
          {
            return HAL_TIMEOUT;
 8008890:	2003      	movs	r0, #3
 8008892:	e1ff      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8008894:	2a03      	cmp	r2, #3
 8008896:	d1d6      	bne.n	8008846 <HAL_RCC_OscConfig+0x22>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008898:	4ba8      	ldr	r3, [pc, #672]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	039b      	lsls	r3, r3, #14
 800889e:	d503      	bpl.n	80088a8 <HAL_RCC_OscConfig+0x84>
 80088a0:	6863      	ldr	r3, [r4, #4]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d100      	bne.n	80088a8 <HAL_RCC_OscConfig+0x84>
 80088a6:	e1f7      	b.n	8008c98 <HAL_RCC_OscConfig+0x474>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80088a8:	6823      	ldr	r3, [r4, #0]
 80088aa:	079b      	lsls	r3, r3, #30
 80088ac:	d531      	bpl.n	8008912 <HAL_RCC_OscConfig+0xee>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80088ae:	4aa3      	ldr	r2, [pc, #652]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 80088b0:	6891      	ldr	r1, [r2, #8]
 80088b2:	2338      	movs	r3, #56	@ 0x38
 80088b4:	400b      	ands	r3, r1
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80088b6:	68d1      	ldr	r1, [r2, #12]
 80088b8:	2203      	movs	r2, #3
 80088ba:	400a      	ands	r2, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80088bc:	2b10      	cmp	r3, #16
 80088be:	d06a      	beq.n	8008996 <HAL_RCC_OscConfig+0x172>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d16b      	bne.n	800899c <HAL_RCC_OscConfig+0x178>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80088c4:	4a9d      	ldr	r2, [pc, #628]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 80088c6:	6812      	ldr	r2, [r2, #0]
 80088c8:	0552      	lsls	r2, r2, #21
 80088ca:	d503      	bpl.n	80088d4 <HAL_RCC_OscConfig+0xb0>
 80088cc:	68e2      	ldr	r2, [r4, #12]
 80088ce:	2a00      	cmp	r2, #0
 80088d0:	d100      	bne.n	80088d4 <HAL_RCC_OscConfig+0xb0>
 80088d2:	e1e3      	b.n	8008c9c <HAL_RCC_OscConfig+0x478>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80088d4:	4899      	ldr	r0, [pc, #612]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 80088d6:	6842      	ldr	r2, [r0, #4]
 80088d8:	499b      	ldr	r1, [pc, #620]	@ (8008b48 <HAL_RCC_OscConfig+0x324>)
 80088da:	400a      	ands	r2, r1
 80088dc:	6961      	ldr	r1, [r4, #20]
 80088de:	0209      	lsls	r1, r1, #8
 80088e0:	430a      	orrs	r2, r1
 80088e2:	6042      	str	r2, [r0, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d10d      	bne.n	8008904 <HAL_RCC_OscConfig+0xe0>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80088e8:	6803      	ldr	r3, [r0, #0]
 80088ea:	4998      	ldr	r1, [pc, #608]	@ (8008b4c <HAL_RCC_OscConfig+0x328>)
 80088ec:	400b      	ands	r3, r1
 80088ee:	6921      	ldr	r1, [r4, #16]
 80088f0:	430b      	orrs	r3, r1
 80088f2:	6003      	str	r3, [r0, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80088f4:	6803      	ldr	r3, [r0, #0]
 80088f6:	0adb      	lsrs	r3, r3, #11
 80088f8:	2207      	movs	r2, #7
 80088fa:	401a      	ands	r2, r3
 80088fc:	4b94      	ldr	r3, [pc, #592]	@ (8008b50 <HAL_RCC_OscConfig+0x32c>)
 80088fe:	40d3      	lsrs	r3, r2
 8008900:	4a94      	ldr	r2, [pc, #592]	@ (8008b54 <HAL_RCC_OscConfig+0x330>)
 8008902:	6013      	str	r3, [r2, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008904:	4b94      	ldr	r3, [pc, #592]	@ (8008b58 <HAL_RCC_OscConfig+0x334>)
 8008906:	6818      	ldr	r0, [r3, #0]
 8008908:	f7fd fe4a 	bl	80065a0 <HAL_InitTick>
 800890c:	2800      	cmp	r0, #0
 800890e:	d000      	beq.n	8008912 <HAL_RCC_OscConfig+0xee>
 8008910:	e1c6      	b.n	8008ca0 <HAL_RCC_OscConfig+0x47c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008912:	6823      	ldr	r3, [r4, #0]
 8008914:	071b      	lsls	r3, r3, #28
 8008916:	d400      	bmi.n	800891a <HAL_RCC_OscConfig+0xf6>
 8008918:	e081      	b.n	8008a1e <HAL_RCC_OscConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800891a:	4b88      	ldr	r3, [pc, #544]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 800891c:	689a      	ldr	r2, [r3, #8]
 800891e:	2338      	movs	r3, #56	@ 0x38
 8008920:	4013      	ands	r3, r2
 8008922:	2b18      	cmp	r3, #24
 8008924:	d073      	beq.n	8008a0e <HAL_RCC_OscConfig+0x1ea>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008926:	69a3      	ldr	r3, [r4, #24]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d100      	bne.n	800892e <HAL_RCC_OscConfig+0x10a>
 800892c:	e0b4      	b.n	8008a98 <HAL_RCC_OscConfig+0x274>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800892e:	4a83      	ldr	r2, [pc, #524]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 8008930:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8008932:	2101      	movs	r1, #1
 8008934:	430b      	orrs	r3, r1
 8008936:	6613      	str	r3, [r2, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008938:	f7fd fe7e 	bl	8006638 <HAL_GetTick>
 800893c:	0005      	movs	r5, r0

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800893e:	4b7f      	ldr	r3, [pc, #508]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 8008940:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008942:	079b      	lsls	r3, r3, #30
 8008944:	d46b      	bmi.n	8008a1e <HAL_RCC_OscConfig+0x1fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008946:	f7fd fe77 	bl	8006638 <HAL_GetTick>
 800894a:	1b40      	subs	r0, r0, r5
 800894c:	2802      	cmp	r0, #2
 800894e:	d9f6      	bls.n	800893e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8008950:	2003      	movs	r0, #3
 8008952:	e19f      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008954:	4a79      	ldr	r2, [pc, #484]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 8008956:	6811      	ldr	r1, [r2, #0]
 8008958:	2380      	movs	r3, #128	@ 0x80
 800895a:	025b      	lsls	r3, r3, #9
 800895c:	430b      	orrs	r3, r1
 800895e:	6013      	str	r3, [r2, #0]
 8008960:	e786      	b.n	8008870 <HAL_RCC_OscConfig+0x4c>
 8008962:	4b76      	ldr	r3, [pc, #472]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 8008964:	6819      	ldr	r1, [r3, #0]
 8008966:	2280      	movs	r2, #128	@ 0x80
 8008968:	02d2      	lsls	r2, r2, #11
 800896a:	430a      	orrs	r2, r1
 800896c:	601a      	str	r2, [r3, #0]
 800896e:	6819      	ldr	r1, [r3, #0]
 8008970:	2280      	movs	r2, #128	@ 0x80
 8008972:	0252      	lsls	r2, r2, #9
 8008974:	430a      	orrs	r2, r1
 8008976:	601a      	str	r2, [r3, #0]
 8008978:	e77a      	b.n	8008870 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 800897a:	f7fd fe5d 	bl	8006638 <HAL_GetTick>
 800897e:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008980:	4b6e      	ldr	r3, [pc, #440]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	039b      	lsls	r3, r3, #14
 8008986:	d58f      	bpl.n	80088a8 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008988:	f7fd fe56 	bl	8006638 <HAL_GetTick>
 800898c:	1b40      	subs	r0, r0, r5
 800898e:	2864      	cmp	r0, #100	@ 0x64
 8008990:	d9f6      	bls.n	8008980 <HAL_RCC_OscConfig+0x15c>
            return HAL_TIMEOUT;
 8008992:	2003      	movs	r0, #3
 8008994:	e17e      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8008996:	2a02      	cmp	r2, #2
 8008998:	d192      	bne.n	80088c0 <HAL_RCC_OscConfig+0x9c>
 800899a:	e793      	b.n	80088c4 <HAL_RCC_OscConfig+0xa0>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800899c:	68e3      	ldr	r3, [r4, #12]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d022      	beq.n	80089e8 <HAL_RCC_OscConfig+0x1c4>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80089a2:	4a66      	ldr	r2, [pc, #408]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 80089a4:	6813      	ldr	r3, [r2, #0]
 80089a6:	4969      	ldr	r1, [pc, #420]	@ (8008b4c <HAL_RCC_OscConfig+0x328>)
 80089a8:	400b      	ands	r3, r1
 80089aa:	6921      	ldr	r1, [r4, #16]
 80089ac:	430b      	orrs	r3, r1
 80089ae:	6013      	str	r3, [r2, #0]
        __HAL_RCC_HSI_ENABLE();
 80089b0:	6811      	ldr	r1, [r2, #0]
 80089b2:	2380      	movs	r3, #128	@ 0x80
 80089b4:	005b      	lsls	r3, r3, #1
 80089b6:	430b      	orrs	r3, r1
 80089b8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80089ba:	f7fd fe3d 	bl	8006638 <HAL_GetTick>
 80089be:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80089c0:	4b5e      	ldr	r3, [pc, #376]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	055b      	lsls	r3, r3, #21
 80089c6:	d406      	bmi.n	80089d6 <HAL_RCC_OscConfig+0x1b2>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80089c8:	f7fd fe36 	bl	8006638 <HAL_GetTick>
 80089cc:	1b40      	subs	r0, r0, r5
 80089ce:	2802      	cmp	r0, #2
 80089d0:	d9f6      	bls.n	80089c0 <HAL_RCC_OscConfig+0x19c>
            return HAL_TIMEOUT;
 80089d2:	2003      	movs	r0, #3
 80089d4:	e15e      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80089d6:	4959      	ldr	r1, [pc, #356]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 80089d8:	684b      	ldr	r3, [r1, #4]
 80089da:	4a5b      	ldr	r2, [pc, #364]	@ (8008b48 <HAL_RCC_OscConfig+0x324>)
 80089dc:	4013      	ands	r3, r2
 80089de:	6962      	ldr	r2, [r4, #20]
 80089e0:	0212      	lsls	r2, r2, #8
 80089e2:	4313      	orrs	r3, r2
 80089e4:	604b      	str	r3, [r1, #4]
 80089e6:	e794      	b.n	8008912 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI_DISABLE();
 80089e8:	4a54      	ldr	r2, [pc, #336]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 80089ea:	6813      	ldr	r3, [r2, #0]
 80089ec:	495b      	ldr	r1, [pc, #364]	@ (8008b5c <HAL_RCC_OscConfig+0x338>)
 80089ee:	400b      	ands	r3, r1
 80089f0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80089f2:	f7fd fe21 	bl	8006638 <HAL_GetTick>
 80089f6:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80089f8:	4b50      	ldr	r3, [pc, #320]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	055b      	lsls	r3, r3, #21
 80089fe:	d588      	bpl.n	8008912 <HAL_RCC_OscConfig+0xee>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008a00:	f7fd fe1a 	bl	8006638 <HAL_GetTick>
 8008a04:	1b40      	subs	r0, r0, r5
 8008a06:	2802      	cmp	r0, #2
 8008a08:	d9f6      	bls.n	80089f8 <HAL_RCC_OscConfig+0x1d4>
            return HAL_TIMEOUT;
 8008a0a:	2003      	movs	r0, #3
 8008a0c:	e142      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8008a0e:	4b4b      	ldr	r3, [pc, #300]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 8008a10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a12:	079b      	lsls	r3, r3, #30
 8008a14:	d503      	bpl.n	8008a1e <HAL_RCC_OscConfig+0x1fa>
 8008a16:	69a3      	ldr	r3, [r4, #24]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d100      	bne.n	8008a1e <HAL_RCC_OscConfig+0x1fa>
 8008a1c:	e142      	b.n	8008ca4 <HAL_RCC_OscConfig+0x480>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008a1e:	6823      	ldr	r3, [r4, #0]
 8008a20:	075b      	lsls	r3, r3, #29
 8008a22:	d400      	bmi.n	8008a26 <HAL_RCC_OscConfig+0x202>
 8008a24:	e0a2      	b.n	8008b6c <HAL_RCC_OscConfig+0x348>

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8008a26:	4b45      	ldr	r3, [pc, #276]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 8008a28:	689a      	ldr	r2, [r3, #8]
 8008a2a:	2338      	movs	r3, #56	@ 0x38
 8008a2c:	4013      	ands	r3, r2
 8008a2e:	2b20      	cmp	r3, #32
 8008a30:	d045      	beq.n	8008abe <HAL_RCC_OscConfig+0x29a>
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008a32:	4b42      	ldr	r3, [pc, #264]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 8008a34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a36:	00db      	lsls	r3, r3, #3
 8008a38:	d44a      	bmi.n	8008ad0 <HAL_RCC_OscConfig+0x2ac>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8008a3a:	4b40      	ldr	r3, [pc, #256]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 8008a3c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a3e:	2180      	movs	r1, #128	@ 0x80
 8008a40:	0549      	lsls	r1, r1, #21
 8008a42:	430a      	orrs	r2, r1
 8008a44:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008a46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a48:	400b      	ands	r3, r1
 8008a4a:	9301      	str	r3, [sp, #4]
 8008a4c:	9b01      	ldr	r3, [sp, #4]
        pwrclkchanged = SET;
 8008a4e:	2501      	movs	r5, #1
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008a50:	4b43      	ldr	r3, [pc, #268]	@ (8008b60 <HAL_RCC_OscConfig+0x33c>)
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	05db      	lsls	r3, r3, #23
 8008a56:	d53d      	bpl.n	8008ad4 <HAL_RCC_OscConfig+0x2b0>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008a58:	68a3      	ldr	r3, [r4, #8]
 8008a5a:	2b01      	cmp	r3, #1
 8008a5c:	d04e      	beq.n	8008afc <HAL_RCC_OscConfig+0x2d8>
 8008a5e:	2b05      	cmp	r3, #5
 8008a60:	d052      	beq.n	8008b08 <HAL_RCC_OscConfig+0x2e4>
 8008a62:	4b36      	ldr	r3, [pc, #216]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 8008a64:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008a66:	2101      	movs	r1, #1
 8008a68:	438a      	bics	r2, r1
 8008a6a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008a6c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008a6e:	3103      	adds	r1, #3
 8008a70:	438a      	bics	r2, r1
 8008a72:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008a74:	68a3      	ldr	r3, [r4, #8]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d050      	beq.n	8008b1c <HAL_RCC_OscConfig+0x2f8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a7a:	f7fd fddd 	bl	8006638 <HAL_GetTick>
 8008a7e:	0006      	movs	r6, r0

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008a80:	4b2e      	ldr	r3, [pc, #184]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 8008a82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a84:	079b      	lsls	r3, r3, #30
 8008a86:	d46f      	bmi.n	8008b68 <HAL_RCC_OscConfig+0x344>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008a88:	f7fd fdd6 	bl	8006638 <HAL_GetTick>
 8008a8c:	1b80      	subs	r0, r0, r6
 8008a8e:	4b35      	ldr	r3, [pc, #212]	@ (8008b64 <HAL_RCC_OscConfig+0x340>)
 8008a90:	4298      	cmp	r0, r3
 8008a92:	d9f5      	bls.n	8008a80 <HAL_RCC_OscConfig+0x25c>
          {
            return HAL_TIMEOUT;
 8008a94:	2003      	movs	r0, #3
 8008a96:	e0fd      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
        __HAL_RCC_LSI_DISABLE();
 8008a98:	4a28      	ldr	r2, [pc, #160]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 8008a9a:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8008a9c:	2101      	movs	r1, #1
 8008a9e:	438b      	bics	r3, r1
 8008aa0:	6613      	str	r3, [r2, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8008aa2:	f7fd fdc9 	bl	8006638 <HAL_GetTick>
 8008aa6:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008aa8:	4b24      	ldr	r3, [pc, #144]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 8008aaa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008aac:	079b      	lsls	r3, r3, #30
 8008aae:	d5b6      	bpl.n	8008a1e <HAL_RCC_OscConfig+0x1fa>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008ab0:	f7fd fdc2 	bl	8006638 <HAL_GetTick>
 8008ab4:	1b40      	subs	r0, r0, r5
 8008ab6:	2802      	cmp	r0, #2
 8008ab8:	d9f6      	bls.n	8008aa8 <HAL_RCC_OscConfig+0x284>
            return HAL_TIMEOUT;
 8008aba:	2003      	movs	r0, #3
 8008abc:	e0ea      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8008abe:	4b1f      	ldr	r3, [pc, #124]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 8008ac0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ac2:	079b      	lsls	r3, r3, #30
 8008ac4:	d552      	bpl.n	8008b6c <HAL_RCC_OscConfig+0x348>
 8008ac6:	68a3      	ldr	r3, [r4, #8]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d14f      	bne.n	8008b6c <HAL_RCC_OscConfig+0x348>
        return HAL_ERROR;
 8008acc:	2001      	movs	r0, #1
 8008ace:	e0e1      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
    FlagStatus       pwrclkchanged = RESET;
 8008ad0:	2500      	movs	r5, #0
 8008ad2:	e7bd      	b.n	8008a50 <HAL_RCC_OscConfig+0x22c>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008ad4:	4a22      	ldr	r2, [pc, #136]	@ (8008b60 <HAL_RCC_OscConfig+0x33c>)
 8008ad6:	6811      	ldr	r1, [r2, #0]
 8008ad8:	2380      	movs	r3, #128	@ 0x80
 8008ada:	005b      	lsls	r3, r3, #1
 8008adc:	430b      	orrs	r3, r1
 8008ade:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8008ae0:	f7fd fdaa 	bl	8006638 <HAL_GetTick>
 8008ae4:	0006      	movs	r6, r0
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008ae6:	4b1e      	ldr	r3, [pc, #120]	@ (8008b60 <HAL_RCC_OscConfig+0x33c>)
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	05db      	lsls	r3, r3, #23
 8008aec:	d4b4      	bmi.n	8008a58 <HAL_RCC_OscConfig+0x234>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008aee:	f7fd fda3 	bl	8006638 <HAL_GetTick>
 8008af2:	1b80      	subs	r0, r0, r6
 8008af4:	2802      	cmp	r0, #2
 8008af6:	d9f6      	bls.n	8008ae6 <HAL_RCC_OscConfig+0x2c2>
            return HAL_TIMEOUT;
 8008af8:	2003      	movs	r0, #3
 8008afa:	e0cb      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008afc:	4a0f      	ldr	r2, [pc, #60]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 8008afe:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8008b00:	2101      	movs	r1, #1
 8008b02:	430b      	orrs	r3, r1
 8008b04:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8008b06:	e7b5      	b.n	8008a74 <HAL_RCC_OscConfig+0x250>
 8008b08:	4b0c      	ldr	r3, [pc, #48]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 8008b0a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008b0c:	2104      	movs	r1, #4
 8008b0e:	430a      	orrs	r2, r1
 8008b10:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008b12:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008b14:	3903      	subs	r1, #3
 8008b16:	430a      	orrs	r2, r1
 8008b18:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008b1a:	e7ab      	b.n	8008a74 <HAL_RCC_OscConfig+0x250>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b1c:	f7fd fd8c 	bl	8006638 <HAL_GetTick>
 8008b20:	0006      	movs	r6, r0

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008b22:	4b06      	ldr	r3, [pc, #24]	@ (8008b3c <HAL_RCC_OscConfig+0x318>)
 8008b24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b26:	079b      	lsls	r3, r3, #30
 8008b28:	d51e      	bpl.n	8008b68 <HAL_RCC_OscConfig+0x344>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b2a:	f7fd fd85 	bl	8006638 <HAL_GetTick>
 8008b2e:	1b80      	subs	r0, r0, r6
 8008b30:	4b0c      	ldr	r3, [pc, #48]	@ (8008b64 <HAL_RCC_OscConfig+0x340>)
 8008b32:	4298      	cmp	r0, r3
 8008b34:	d9f5      	bls.n	8008b22 <HAL_RCC_OscConfig+0x2fe>
          {
            return HAL_TIMEOUT;
 8008b36:	2003      	movs	r0, #3
 8008b38:	e0ac      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
 8008b3a:	46c0      	nop			@ (mov r8, r8)
 8008b3c:	40021000 	.word	0x40021000
 8008b40:	fffeffff 	.word	0xfffeffff
 8008b44:	fffbffff 	.word	0xfffbffff
 8008b48:	ffff80ff 	.word	0xffff80ff
 8008b4c:	ffffc7ff 	.word	0xffffc7ff
 8008b50:	00f42400 	.word	0x00f42400
 8008b54:	200000e0 	.word	0x200000e0
 8008b58:	200000e8 	.word	0x200000e8
 8008b5c:	fffffeff 	.word	0xfffffeff
 8008b60:	40007000 	.word	0x40007000
 8008b64:	00001388 	.word	0x00001388
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8008b68:	2d01      	cmp	r5, #1
 8008b6a:	d01e      	beq.n	8008baa <HAL_RCC_OscConfig+0x386>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008b6c:	69e3      	ldr	r3, [r4, #28]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d100      	bne.n	8008b74 <HAL_RCC_OscConfig+0x350>
 8008b72:	e099      	b.n	8008ca8 <HAL_RCC_OscConfig+0x484>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008b74:	4a54      	ldr	r2, [pc, #336]	@ (8008cc8 <HAL_RCC_OscConfig+0x4a4>)
 8008b76:	6891      	ldr	r1, [r2, #8]
 8008b78:	2238      	movs	r2, #56	@ 0x38
 8008b7a:	400a      	ands	r2, r1
 8008b7c:	2a10      	cmp	r2, #16
 8008b7e:	d060      	beq.n	8008c42 <HAL_RCC_OscConfig+0x41e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008b80:	2b02      	cmp	r3, #2
 8008b82:	d018      	beq.n	8008bb6 <HAL_RCC_OscConfig+0x392>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008b84:	4a50      	ldr	r2, [pc, #320]	@ (8008cc8 <HAL_RCC_OscConfig+0x4a4>)
 8008b86:	6813      	ldr	r3, [r2, #0]
 8008b88:	4950      	ldr	r1, [pc, #320]	@ (8008ccc <HAL_RCC_OscConfig+0x4a8>)
 8008b8a:	400b      	ands	r3, r1
 8008b8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b8e:	f7fd fd53 	bl	8006638 <HAL_GetTick>
 8008b92:	0004      	movs	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008b94:	4b4c      	ldr	r3, [pc, #304]	@ (8008cc8 <HAL_RCC_OscConfig+0x4a4>)
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	019b      	lsls	r3, r3, #6
 8008b9a:	d54b      	bpl.n	8008c34 <HAL_RCC_OscConfig+0x410>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008b9c:	f7fd fd4c 	bl	8006638 <HAL_GetTick>
 8008ba0:	1b00      	subs	r0, r0, r4
 8008ba2:	2802      	cmp	r0, #2
 8008ba4:	d9f6      	bls.n	8008b94 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8008ba6:	2003      	movs	r0, #3
 8008ba8:	e074      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
        __HAL_RCC_PWR_CLK_DISABLE();
 8008baa:	4a47      	ldr	r2, [pc, #284]	@ (8008cc8 <HAL_RCC_OscConfig+0x4a4>)
 8008bac:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8008bae:	4948      	ldr	r1, [pc, #288]	@ (8008cd0 <HAL_RCC_OscConfig+0x4ac>)
 8008bb0:	400b      	ands	r3, r1
 8008bb2:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8008bb4:	e7da      	b.n	8008b6c <HAL_RCC_OscConfig+0x348>
        __HAL_RCC_PLL_DISABLE();
 8008bb6:	4a44      	ldr	r2, [pc, #272]	@ (8008cc8 <HAL_RCC_OscConfig+0x4a4>)
 8008bb8:	6813      	ldr	r3, [r2, #0]
 8008bba:	4944      	ldr	r1, [pc, #272]	@ (8008ccc <HAL_RCC_OscConfig+0x4a8>)
 8008bbc:	400b      	ands	r3, r1
 8008bbe:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8008bc0:	f7fd fd3a 	bl	8006638 <HAL_GetTick>
 8008bc4:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008bc6:	4b40      	ldr	r3, [pc, #256]	@ (8008cc8 <HAL_RCC_OscConfig+0x4a4>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	019b      	lsls	r3, r3, #6
 8008bcc:	d506      	bpl.n	8008bdc <HAL_RCC_OscConfig+0x3b8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008bce:	f7fd fd33 	bl	8006638 <HAL_GetTick>
 8008bd2:	1b40      	subs	r0, r0, r5
 8008bd4:	2802      	cmp	r0, #2
 8008bd6:	d9f6      	bls.n	8008bc6 <HAL_RCC_OscConfig+0x3a2>
            return HAL_TIMEOUT;
 8008bd8:	2003      	movs	r0, #3
 8008bda:	e05b      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008bdc:	4a3a      	ldr	r2, [pc, #232]	@ (8008cc8 <HAL_RCC_OscConfig+0x4a4>)
 8008bde:	68d3      	ldr	r3, [r2, #12]
 8008be0:	493c      	ldr	r1, [pc, #240]	@ (8008cd4 <HAL_RCC_OscConfig+0x4b0>)
 8008be2:	4019      	ands	r1, r3
 8008be4:	6a23      	ldr	r3, [r4, #32]
 8008be6:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8008be8:	4303      	orrs	r3, r0
 8008bea:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8008bec:	0200      	lsls	r0, r0, #8
 8008bee:	4303      	orrs	r3, r0
 8008bf0:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8008bf2:	4303      	orrs	r3, r0
 8008bf4:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8008bf6:	4303      	orrs	r3, r0
 8008bf8:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8008bfa:	4303      	orrs	r3, r0
 8008bfc:	430b      	orrs	r3, r1
 8008bfe:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 8008c00:	6811      	ldr	r1, [r2, #0]
 8008c02:	2380      	movs	r3, #128	@ 0x80
 8008c04:	045b      	lsls	r3, r3, #17
 8008c06:	430b      	orrs	r3, r1
 8008c08:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8008c0a:	68d1      	ldr	r1, [r2, #12]
 8008c0c:	2380      	movs	r3, #128	@ 0x80
 8008c0e:	055b      	lsls	r3, r3, #21
 8008c10:	430b      	orrs	r3, r1
 8008c12:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8008c14:	f7fd fd10 	bl	8006638 <HAL_GetTick>
 8008c18:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008c1a:	4b2b      	ldr	r3, [pc, #172]	@ (8008cc8 <HAL_RCC_OscConfig+0x4a4>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	019b      	lsls	r3, r3, #6
 8008c20:	d406      	bmi.n	8008c30 <HAL_RCC_OscConfig+0x40c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c22:	f7fd fd09 	bl	8006638 <HAL_GetTick>
 8008c26:	1b00      	subs	r0, r0, r4
 8008c28:	2802      	cmp	r0, #2
 8008c2a:	d9f6      	bls.n	8008c1a <HAL_RCC_OscConfig+0x3f6>
            return HAL_TIMEOUT;
 8008c2c:	2003      	movs	r0, #3
 8008c2e:	e031      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8008c30:	2000      	movs	r0, #0
 8008c32:	e02f      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8008c34:	4a24      	ldr	r2, [pc, #144]	@ (8008cc8 <HAL_RCC_OscConfig+0x4a4>)
 8008c36:	68d3      	ldr	r3, [r2, #12]
 8008c38:	4927      	ldr	r1, [pc, #156]	@ (8008cd8 <HAL_RCC_OscConfig+0x4b4>)
 8008c3a:	400b      	ands	r3, r1
 8008c3c:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8008c3e:	2000      	movs	r0, #0
 8008c40:	e028      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008c42:	2b01      	cmp	r3, #1
 8008c44:	d032      	beq.n	8008cac <HAL_RCC_OscConfig+0x488>
        temp_pllckcfg = RCC->PLLCFGR;
 8008c46:	4b20      	ldr	r3, [pc, #128]	@ (8008cc8 <HAL_RCC_OscConfig+0x4a4>)
 8008c48:	68da      	ldr	r2, [r3, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c4a:	2303      	movs	r3, #3
 8008c4c:	4013      	ands	r3, r2
 8008c4e:	6a21      	ldr	r1, [r4, #32]
 8008c50:	428b      	cmp	r3, r1
 8008c52:	d12d      	bne.n	8008cb0 <HAL_RCC_OscConfig+0x48c>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008c54:	2370      	movs	r3, #112	@ 0x70
 8008c56:	4013      	ands	r3, r2
 8008c58:	6a61      	ldr	r1, [r4, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c5a:	428b      	cmp	r3, r1
 8008c5c:	d12a      	bne.n	8008cb4 <HAL_RCC_OscConfig+0x490>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008c5e:	21fe      	movs	r1, #254	@ 0xfe
 8008c60:	01c9      	lsls	r1, r1, #7
 8008c62:	4011      	ands	r1, r2
 8008c64:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008c66:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008c68:	4299      	cmp	r1, r3
 8008c6a:	d125      	bne.n	8008cb8 <HAL_RCC_OscConfig+0x494>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008c6c:	23f8      	movs	r3, #248	@ 0xf8
 8008c6e:	039b      	lsls	r3, r3, #14
 8008c70:	4013      	ands	r3, r2
 8008c72:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008c74:	428b      	cmp	r3, r1
 8008c76:	d121      	bne.n	8008cbc <HAL_RCC_OscConfig+0x498>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8008c78:	23e0      	movs	r3, #224	@ 0xe0
 8008c7a:	051b      	lsls	r3, r3, #20
 8008c7c:	4013      	ands	r3, r2
 8008c7e:	6b21      	ldr	r1, [r4, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008c80:	428b      	cmp	r3, r1
 8008c82:	d11d      	bne.n	8008cc0 <HAL_RCC_OscConfig+0x49c>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8008c84:	0f52      	lsrs	r2, r2, #29
 8008c86:	0752      	lsls	r2, r2, #29
 8008c88:	6b63      	ldr	r3, [r4, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8008c8a:	429a      	cmp	r2, r3
 8008c8c:	d11a      	bne.n	8008cc4 <HAL_RCC_OscConfig+0x4a0>
  return HAL_OK;
 8008c8e:	2000      	movs	r0, #0
 8008c90:	e000      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
    return HAL_ERROR;
 8008c92:	2001      	movs	r0, #1
}
 8008c94:	b002      	add	sp, #8
 8008c96:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8008c98:	2001      	movs	r0, #1
 8008c9a:	e7fb      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
        return HAL_ERROR;
 8008c9c:	2001      	movs	r0, #1
 8008c9e:	e7f9      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
          return HAL_ERROR;
 8008ca0:	2001      	movs	r0, #1
 8008ca2:	e7f7      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
        return HAL_ERROR;
 8008ca4:	2001      	movs	r0, #1
 8008ca6:	e7f5      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
  return HAL_OK;
 8008ca8:	2000      	movs	r0, #0
 8008caa:	e7f3      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
        return HAL_ERROR;
 8008cac:	2001      	movs	r0, #1
 8008cae:	e7f1      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
          return HAL_ERROR;
 8008cb0:	2001      	movs	r0, #1
 8008cb2:	e7ef      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
 8008cb4:	2001      	movs	r0, #1
 8008cb6:	e7ed      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
 8008cb8:	2001      	movs	r0, #1
 8008cba:	e7eb      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
 8008cbc:	2001      	movs	r0, #1
 8008cbe:	e7e9      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
 8008cc0:	2001      	movs	r0, #1
 8008cc2:	e7e7      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
 8008cc4:	2001      	movs	r0, #1
 8008cc6:	e7e5      	b.n	8008c94 <HAL_RCC_OscConfig+0x470>
 8008cc8:	40021000 	.word	0x40021000
 8008ccc:	feffffff 	.word	0xfeffffff
 8008cd0:	efffffff 	.word	0xefffffff
 8008cd4:	11c1808c 	.word	0x11c1808c
 8008cd8:	eefefffc 	.word	0xeefefffc

08008cdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008cdc:	b510      	push	{r4, lr}
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008cde:	4b2a      	ldr	r3, [pc, #168]	@ (8008d88 <HAL_RCC_GetSysClockFreq+0xac>)
 8008ce0:	689b      	ldr	r3, [r3, #8]
 8008ce2:	2238      	movs	r2, #56	@ 0x38
 8008ce4:	421a      	tst	r2, r3
 8008ce6:	d107      	bne.n	8008cf8 <HAL_RCC_GetSysClockFreq+0x1c>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8008ce8:	4b27      	ldr	r3, [pc, #156]	@ (8008d88 <HAL_RCC_GetSysClockFreq+0xac>)
 8008cea:	681a      	ldr	r2, [r3, #0]
 8008cec:	0ad2      	lsrs	r2, r2, #11
 8008cee:	2307      	movs	r3, #7
 8008cf0:	4013      	ands	r3, r2

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8008cf2:	4826      	ldr	r0, [pc, #152]	@ (8008d8c <HAL_RCC_GetSysClockFreq+0xb0>)
 8008cf4:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 8008cf6:	bd10      	pop	{r4, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008cf8:	4b23      	ldr	r3, [pc, #140]	@ (8008d88 <HAL_RCC_GetSysClockFreq+0xac>)
 8008cfa:	689a      	ldr	r2, [r3, #8]
 8008cfc:	2338      	movs	r3, #56	@ 0x38
 8008cfe:	4013      	ands	r3, r2
 8008d00:	2b08      	cmp	r3, #8
 8008d02:	d03b      	beq.n	8008d7c <HAL_RCC_GetSysClockFreq+0xa0>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008d04:	4b20      	ldr	r3, [pc, #128]	@ (8008d88 <HAL_RCC_GetSysClockFreq+0xac>)
 8008d06:	689a      	ldr	r2, [r3, #8]
 8008d08:	2338      	movs	r3, #56	@ 0x38
 8008d0a:	4013      	ands	r3, r2
 8008d0c:	2b10      	cmp	r3, #16
 8008d0e:	d00d      	beq.n	8008d2c <HAL_RCC_GetSysClockFreq+0x50>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8008d10:	4b1d      	ldr	r3, [pc, #116]	@ (8008d88 <HAL_RCC_GetSysClockFreq+0xac>)
 8008d12:	689a      	ldr	r2, [r3, #8]
 8008d14:	2338      	movs	r3, #56	@ 0x38
 8008d16:	4013      	ands	r3, r2
 8008d18:	2b20      	cmp	r3, #32
 8008d1a:	d031      	beq.n	8008d80 <HAL_RCC_GetSysClockFreq+0xa4>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8008d1c:	4b1a      	ldr	r3, [pc, #104]	@ (8008d88 <HAL_RCC_GetSysClockFreq+0xac>)
 8008d1e:	689a      	ldr	r2, [r3, #8]
 8008d20:	2338      	movs	r3, #56	@ 0x38
 8008d22:	4013      	ands	r3, r2
 8008d24:	2b18      	cmp	r3, #24
 8008d26:	d026      	beq.n	8008d76 <HAL_RCC_GetSysClockFreq+0x9a>
    sysclockfreq = 0U;
 8008d28:	2000      	movs	r0, #0
  return sysclockfreq;
 8008d2a:	e7e4      	b.n	8008cf6 <HAL_RCC_GetSysClockFreq+0x1a>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8008d2c:	4a16      	ldr	r2, [pc, #88]	@ (8008d88 <HAL_RCC_GetSysClockFreq+0xac>)
 8008d2e:	68d1      	ldr	r1, [r2, #12]
 8008d30:	3b0d      	subs	r3, #13
 8008d32:	400b      	ands	r3, r1
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008d34:	68d2      	ldr	r2, [r2, #12]
 8008d36:	0912      	lsrs	r2, r2, #4
 8008d38:	2107      	movs	r1, #7
 8008d3a:	4011      	ands	r1, r2
 8008d3c:	3101      	adds	r1, #1
    switch (pllsource)
 8008d3e:	2b03      	cmp	r3, #3
 8008d40:	d00f      	beq.n	8008d62 <HAL_RCC_GetSysClockFreq+0x86>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8008d42:	4812      	ldr	r0, [pc, #72]	@ (8008d8c <HAL_RCC_GetSysClockFreq+0xb0>)
 8008d44:	f7f9 f9e0 	bl	8002108 <__udivsi3>
 8008d48:	4b0f      	ldr	r3, [pc, #60]	@ (8008d88 <HAL_RCC_GetSysClockFreq+0xac>)
 8008d4a:	68da      	ldr	r2, [r3, #12]
 8008d4c:	0a12      	lsrs	r2, r2, #8
 8008d4e:	237f      	movs	r3, #127	@ 0x7f
 8008d50:	4013      	ands	r3, r2
 8008d52:	4358      	muls	r0, r3
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8008d54:	4b0c      	ldr	r3, [pc, #48]	@ (8008d88 <HAL_RCC_GetSysClockFreq+0xac>)
 8008d56:	68d9      	ldr	r1, [r3, #12]
 8008d58:	0f49      	lsrs	r1, r1, #29
 8008d5a:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 8008d5c:	f7f9 f9d4 	bl	8002108 <__udivsi3>
 8008d60:	e7c9      	b.n	8008cf6 <HAL_RCC_GetSysClockFreq+0x1a>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008d62:	480b      	ldr	r0, [pc, #44]	@ (8008d90 <HAL_RCC_GetSysClockFreq+0xb4>)
 8008d64:	f7f9 f9d0 	bl	8002108 <__udivsi3>
 8008d68:	4b07      	ldr	r3, [pc, #28]	@ (8008d88 <HAL_RCC_GetSysClockFreq+0xac>)
 8008d6a:	68da      	ldr	r2, [r3, #12]
 8008d6c:	0a12      	lsrs	r2, r2, #8
 8008d6e:	237f      	movs	r3, #127	@ 0x7f
 8008d70:	4013      	ands	r3, r2
 8008d72:	4358      	muls	r0, r3
        break;
 8008d74:	e7ee      	b.n	8008d54 <HAL_RCC_GetSysClockFreq+0x78>
    sysclockfreq = LSI_VALUE;
 8008d76:	20fa      	movs	r0, #250	@ 0xfa
 8008d78:	01c0      	lsls	r0, r0, #7
 8008d7a:	e7bc      	b.n	8008cf6 <HAL_RCC_GetSysClockFreq+0x1a>
    sysclockfreq = HSE_VALUE;
 8008d7c:	4804      	ldr	r0, [pc, #16]	@ (8008d90 <HAL_RCC_GetSysClockFreq+0xb4>)
 8008d7e:	e7ba      	b.n	8008cf6 <HAL_RCC_GetSysClockFreq+0x1a>
    sysclockfreq = LSE_VALUE;
 8008d80:	2080      	movs	r0, #128	@ 0x80
 8008d82:	0200      	lsls	r0, r0, #8
 8008d84:	e7b7      	b.n	8008cf6 <HAL_RCC_GetSysClockFreq+0x1a>
 8008d86:	46c0      	nop			@ (mov r8, r8)
 8008d88:	40021000 	.word	0x40021000
 8008d8c:	00f42400 	.word	0x00f42400
 8008d90:	007a1200 	.word	0x007a1200

08008d94 <HAL_RCC_ClockConfig>:
{
 8008d94:	b570      	push	{r4, r5, r6, lr}
 8008d96:	0004      	movs	r4, r0
 8008d98:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8008d9a:	2800      	cmp	r0, #0
 8008d9c:	d100      	bne.n	8008da0 <HAL_RCC_ClockConfig+0xc>
 8008d9e:	e0aa      	b.n	8008ef6 <HAL_RCC_ClockConfig+0x162>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008da0:	4b57      	ldr	r3, [pc, #348]	@ (8008f00 <HAL_RCC_ClockConfig+0x16c>)
 8008da2:	681a      	ldr	r2, [r3, #0]
 8008da4:	2307      	movs	r3, #7
 8008da6:	4013      	ands	r3, r2
 8008da8:	428b      	cmp	r3, r1
 8008daa:	d321      	bcc.n	8008df0 <HAL_RCC_ClockConfig+0x5c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008dac:	6823      	ldr	r3, [r4, #0]
 8008dae:	079a      	lsls	r2, r3, #30
 8008db0:	d50e      	bpl.n	8008dd0 <HAL_RCC_ClockConfig+0x3c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008db2:	075b      	lsls	r3, r3, #29
 8008db4:	d505      	bpl.n	8008dc2 <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8008db6:	4a53      	ldr	r2, [pc, #332]	@ (8008f04 <HAL_RCC_ClockConfig+0x170>)
 8008db8:	6891      	ldr	r1, [r2, #8]
 8008dba:	23e0      	movs	r3, #224	@ 0xe0
 8008dbc:	01db      	lsls	r3, r3, #7
 8008dbe:	430b      	orrs	r3, r1
 8008dc0:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008dc2:	4a50      	ldr	r2, [pc, #320]	@ (8008f04 <HAL_RCC_ClockConfig+0x170>)
 8008dc4:	6893      	ldr	r3, [r2, #8]
 8008dc6:	4950      	ldr	r1, [pc, #320]	@ (8008f08 <HAL_RCC_ClockConfig+0x174>)
 8008dc8:	400b      	ands	r3, r1
 8008dca:	68a1      	ldr	r1, [r4, #8]
 8008dcc:	430b      	orrs	r3, r1
 8008dce:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008dd0:	6823      	ldr	r3, [r4, #0]
 8008dd2:	07db      	lsls	r3, r3, #31
 8008dd4:	d554      	bpl.n	8008e80 <HAL_RCC_ClockConfig+0xec>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008dd6:	6863      	ldr	r3, [r4, #4]
 8008dd8:	2b01      	cmp	r3, #1
 8008dda:	d020      	beq.n	8008e1e <HAL_RCC_ClockConfig+0x8a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008ddc:	2b02      	cmp	r3, #2
 8008dde:	d03b      	beq.n	8008e58 <HAL_RCC_ClockConfig+0xc4>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d13f      	bne.n	8008e64 <HAL_RCC_ClockConfig+0xd0>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008de4:	4a47      	ldr	r2, [pc, #284]	@ (8008f04 <HAL_RCC_ClockConfig+0x170>)
 8008de6:	6812      	ldr	r2, [r2, #0]
 8008de8:	0552      	lsls	r2, r2, #21
 8008dea:	d41c      	bmi.n	8008e26 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8008dec:	2001      	movs	r0, #1
 8008dee:	e06a      	b.n	8008ec6 <HAL_RCC_ClockConfig+0x132>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008df0:	4a43      	ldr	r2, [pc, #268]	@ (8008f00 <HAL_RCC_ClockConfig+0x16c>)
 8008df2:	6813      	ldr	r3, [r2, #0]
 8008df4:	2107      	movs	r1, #7
 8008df6:	438b      	bics	r3, r1
 8008df8:	432b      	orrs	r3, r5
 8008dfa:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8008dfc:	f7fd fc1c 	bl	8006638 <HAL_GetTick>
 8008e00:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008e02:	4b3f      	ldr	r3, [pc, #252]	@ (8008f00 <HAL_RCC_ClockConfig+0x16c>)
 8008e04:	681a      	ldr	r2, [r3, #0]
 8008e06:	2307      	movs	r3, #7
 8008e08:	4013      	ands	r3, r2
 8008e0a:	42ab      	cmp	r3, r5
 8008e0c:	d0ce      	beq.n	8008dac <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e0e:	f7fd fc13 	bl	8006638 <HAL_GetTick>
 8008e12:	1b80      	subs	r0, r0, r6
 8008e14:	4a3d      	ldr	r2, [pc, #244]	@ (8008f0c <HAL_RCC_ClockConfig+0x178>)
 8008e16:	4290      	cmp	r0, r2
 8008e18:	d9f3      	bls.n	8008e02 <HAL_RCC_ClockConfig+0x6e>
        return HAL_TIMEOUT;
 8008e1a:	2003      	movs	r0, #3
 8008e1c:	e053      	b.n	8008ec6 <HAL_RCC_ClockConfig+0x132>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008e1e:	4a39      	ldr	r2, [pc, #228]	@ (8008f04 <HAL_RCC_ClockConfig+0x170>)
 8008e20:	6812      	ldr	r2, [r2, #0]
 8008e22:	0392      	lsls	r2, r2, #14
 8008e24:	d569      	bpl.n	8008efa <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008e26:	4937      	ldr	r1, [pc, #220]	@ (8008f04 <HAL_RCC_ClockConfig+0x170>)
 8008e28:	688a      	ldr	r2, [r1, #8]
 8008e2a:	2007      	movs	r0, #7
 8008e2c:	4382      	bics	r2, r0
 8008e2e:	4313      	orrs	r3, r2
 8008e30:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8008e32:	f7fd fc01 	bl	8006638 <HAL_GetTick>
 8008e36:	0006      	movs	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008e38:	4b32      	ldr	r3, [pc, #200]	@ (8008f04 <HAL_RCC_ClockConfig+0x170>)
 8008e3a:	689b      	ldr	r3, [r3, #8]
 8008e3c:	2238      	movs	r2, #56	@ 0x38
 8008e3e:	401a      	ands	r2, r3
 8008e40:	6863      	ldr	r3, [r4, #4]
 8008e42:	00db      	lsls	r3, r3, #3
 8008e44:	429a      	cmp	r2, r3
 8008e46:	d01b      	beq.n	8008e80 <HAL_RCC_ClockConfig+0xec>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e48:	f7fd fbf6 	bl	8006638 <HAL_GetTick>
 8008e4c:	1b80      	subs	r0, r0, r6
 8008e4e:	4b2f      	ldr	r3, [pc, #188]	@ (8008f0c <HAL_RCC_ClockConfig+0x178>)
 8008e50:	4298      	cmp	r0, r3
 8008e52:	d9f1      	bls.n	8008e38 <HAL_RCC_ClockConfig+0xa4>
        return HAL_TIMEOUT;
 8008e54:	2003      	movs	r0, #3
 8008e56:	e036      	b.n	8008ec6 <HAL_RCC_ClockConfig+0x132>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008e58:	4a2a      	ldr	r2, [pc, #168]	@ (8008f04 <HAL_RCC_ClockConfig+0x170>)
 8008e5a:	6812      	ldr	r2, [r2, #0]
 8008e5c:	0192      	lsls	r2, r2, #6
 8008e5e:	d4e2      	bmi.n	8008e26 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8008e60:	2001      	movs	r0, #1
 8008e62:	e030      	b.n	8008ec6 <HAL_RCC_ClockConfig+0x132>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8008e64:	2b03      	cmp	r3, #3
 8008e66:	d005      	beq.n	8008e74 <HAL_RCC_ClockConfig+0xe0>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008e68:	4a26      	ldr	r2, [pc, #152]	@ (8008f04 <HAL_RCC_ClockConfig+0x170>)
 8008e6a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008e6c:	0792      	lsls	r2, r2, #30
 8008e6e:	d4da      	bmi.n	8008e26 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8008e70:	2001      	movs	r0, #1
 8008e72:	e028      	b.n	8008ec6 <HAL_RCC_ClockConfig+0x132>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008e74:	4a23      	ldr	r2, [pc, #140]	@ (8008f04 <HAL_RCC_ClockConfig+0x170>)
 8008e76:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 8008e78:	0792      	lsls	r2, r2, #30
 8008e7a:	d4d4      	bmi.n	8008e26 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8008e7c:	2001      	movs	r0, #1
 8008e7e:	e022      	b.n	8008ec6 <HAL_RCC_ClockConfig+0x132>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008e80:	4b1f      	ldr	r3, [pc, #124]	@ (8008f00 <HAL_RCC_ClockConfig+0x16c>)
 8008e82:	681a      	ldr	r2, [r3, #0]
 8008e84:	2307      	movs	r3, #7
 8008e86:	4013      	ands	r3, r2
 8008e88:	42ab      	cmp	r3, r5
 8008e8a:	d81d      	bhi.n	8008ec8 <HAL_RCC_ClockConfig+0x134>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008e8c:	6823      	ldr	r3, [r4, #0]
 8008e8e:	075b      	lsls	r3, r3, #29
 8008e90:	d506      	bpl.n	8008ea0 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8008e92:	4a1c      	ldr	r2, [pc, #112]	@ (8008f04 <HAL_RCC_ClockConfig+0x170>)
 8008e94:	6893      	ldr	r3, [r2, #8]
 8008e96:	491e      	ldr	r1, [pc, #120]	@ (8008f10 <HAL_RCC_ClockConfig+0x17c>)
 8008e98:	400b      	ands	r3, r1
 8008e9a:	68e1      	ldr	r1, [r4, #12]
 8008e9c:	430b      	orrs	r3, r1
 8008e9e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8008ea0:	f7ff ff1c 	bl	8008cdc <HAL_RCC_GetSysClockFreq>
 8008ea4:	4b17      	ldr	r3, [pc, #92]	@ (8008f04 <HAL_RCC_ClockConfig+0x170>)
 8008ea6:	689a      	ldr	r2, [r3, #8]
 8008ea8:	0a12      	lsrs	r2, r2, #8
 8008eaa:	230f      	movs	r3, #15
 8008eac:	4013      	ands	r3, r2
 8008eae:	4a19      	ldr	r2, [pc, #100]	@ (8008f14 <HAL_RCC_ClockConfig+0x180>)
 8008eb0:	009b      	lsls	r3, r3, #2
 8008eb2:	589a      	ldr	r2, [r3, r2]
 8008eb4:	231f      	movs	r3, #31
 8008eb6:	4013      	ands	r3, r2
 8008eb8:	40d8      	lsrs	r0, r3
 8008eba:	4b17      	ldr	r3, [pc, #92]	@ (8008f18 <HAL_RCC_ClockConfig+0x184>)
 8008ebc:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8008ebe:	4b17      	ldr	r3, [pc, #92]	@ (8008f1c <HAL_RCC_ClockConfig+0x188>)
 8008ec0:	6818      	ldr	r0, [r3, #0]
 8008ec2:	f7fd fb6d 	bl	80065a0 <HAL_InitTick>
}
 8008ec6:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008ec8:	4a0d      	ldr	r2, [pc, #52]	@ (8008f00 <HAL_RCC_ClockConfig+0x16c>)
 8008eca:	6813      	ldr	r3, [r2, #0]
 8008ecc:	2107      	movs	r1, #7
 8008ece:	438b      	bics	r3, r1
 8008ed0:	432b      	orrs	r3, r5
 8008ed2:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8008ed4:	f7fd fbb0 	bl	8006638 <HAL_GetTick>
 8008ed8:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008eda:	4b09      	ldr	r3, [pc, #36]	@ (8008f00 <HAL_RCC_ClockConfig+0x16c>)
 8008edc:	681a      	ldr	r2, [r3, #0]
 8008ede:	2307      	movs	r3, #7
 8008ee0:	4013      	ands	r3, r2
 8008ee2:	42ab      	cmp	r3, r5
 8008ee4:	d0d2      	beq.n	8008e8c <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008ee6:	f7fd fba7 	bl	8006638 <HAL_GetTick>
 8008eea:	1b80      	subs	r0, r0, r6
 8008eec:	4b07      	ldr	r3, [pc, #28]	@ (8008f0c <HAL_RCC_ClockConfig+0x178>)
 8008eee:	4298      	cmp	r0, r3
 8008ef0:	d9f3      	bls.n	8008eda <HAL_RCC_ClockConfig+0x146>
        return HAL_TIMEOUT;
 8008ef2:	2003      	movs	r0, #3
 8008ef4:	e7e7      	b.n	8008ec6 <HAL_RCC_ClockConfig+0x132>
    return HAL_ERROR;
 8008ef6:	2001      	movs	r0, #1
 8008ef8:	e7e5      	b.n	8008ec6 <HAL_RCC_ClockConfig+0x132>
        return HAL_ERROR;
 8008efa:	2001      	movs	r0, #1
 8008efc:	e7e3      	b.n	8008ec6 <HAL_RCC_ClockConfig+0x132>
 8008efe:	46c0      	nop			@ (mov r8, r8)
 8008f00:	40022000 	.word	0x40022000
 8008f04:	40021000 	.word	0x40021000
 8008f08:	fffff0ff 	.word	0xfffff0ff
 8008f0c:	00001388 	.word	0x00001388
 8008f10:	ffff8fff 	.word	0xffff8fff
 8008f14:	080099a0 	.word	0x080099a0
 8008f18:	200000e0 	.word	0x200000e0
 8008f1c:	200000e8 	.word	0x200000e8

08008f20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008f20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f22:	b083      	sub	sp, #12
 8008f24:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008f26:	6803      	ldr	r3, [r0, #0]
 8008f28:	039b      	lsls	r3, r3, #14
 8008f2a:	d562      	bpl.n	8008ff2 <HAL_RCCEx_PeriphCLKConfig+0xd2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008f2c:	4b6d      	ldr	r3, [pc, #436]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8008f2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f30:	00db      	lsls	r3, r3, #3
 8008f32:	d41e      	bmi.n	8008f72 <HAL_RCCEx_PeriphCLKConfig+0x52>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008f34:	4b6b      	ldr	r3, [pc, #428]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8008f36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008f38:	2180      	movs	r1, #128	@ 0x80
 8008f3a:	0549      	lsls	r1, r1, #21
 8008f3c:	430a      	orrs	r2, r1
 8008f3e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008f40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f42:	400b      	ands	r3, r1
 8008f44:	9301      	str	r3, [sp, #4]
 8008f46:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8008f48:	2601      	movs	r6, #1
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008f4a:	4a67      	ldr	r2, [pc, #412]	@ (80090e8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8008f4c:	6811      	ldr	r1, [r2, #0]
 8008f4e:	2380      	movs	r3, #128	@ 0x80
 8008f50:	005b      	lsls	r3, r3, #1
 8008f52:	430b      	orrs	r3, r1
 8008f54:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008f56:	f7fd fb6f 	bl	8006638 <HAL_GetTick>
 8008f5a:	0005      	movs	r5, r0

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008f5c:	4b62      	ldr	r3, [pc, #392]	@ (80090e8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	05db      	lsls	r3, r3, #23
 8008f62:	d408      	bmi.n	8008f76 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008f64:	f7fd fb68 	bl	8006638 <HAL_GetTick>
 8008f68:	1b40      	subs	r0, r0, r5
 8008f6a:	2802      	cmp	r0, #2
 8008f6c:	d9f6      	bls.n	8008f5c <HAL_RCCEx_PeriphCLKConfig+0x3c>
      {
        ret = HAL_TIMEOUT;
 8008f6e:	2503      	movs	r5, #3
 8008f70:	e002      	b.n	8008f78 <HAL_RCCEx_PeriphCLKConfig+0x58>
    FlagStatus       pwrclkchanged = RESET;
 8008f72:	2600      	movs	r6, #0
 8008f74:	e7e9      	b.n	8008f4a <HAL_RCCEx_PeriphCLKConfig+0x2a>
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8008f76:	2500      	movs	r5, #0
        break;
      }
    }

    if (ret == HAL_OK)
 8008f78:	2d00      	cmp	r5, #0
 8008f7a:	d123      	bne.n	8008fc4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008f7c:	4b59      	ldr	r3, [pc, #356]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8008f7e:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8008f80:	22c0      	movs	r2, #192	@ 0xc0
 8008f82:	0092      	lsls	r2, r2, #2
 8008f84:	000b      	movs	r3, r1
 8008f86:	4013      	ands	r3, r2

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008f88:	4211      	tst	r1, r2
 8008f8a:	d010      	beq.n	8008fae <HAL_RCCEx_PeriphCLKConfig+0x8e>
 8008f8c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008f8e:	429a      	cmp	r2, r3
 8008f90:	d00d      	beq.n	8008fae <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008f92:	4a54      	ldr	r2, [pc, #336]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8008f94:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8008f96:	4955      	ldr	r1, [pc, #340]	@ (80090ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8008f98:	400b      	ands	r3, r1
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008f9a:	6dd0      	ldr	r0, [r2, #92]	@ 0x5c
 8008f9c:	2180      	movs	r1, #128	@ 0x80
 8008f9e:	0249      	lsls	r1, r1, #9
 8008fa0:	4301      	orrs	r1, r0
 8008fa2:	65d1      	str	r1, [r2, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008fa4:	6dd1      	ldr	r1, [r2, #92]	@ 0x5c
 8008fa6:	4852      	ldr	r0, [pc, #328]	@ (80090f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008fa8:	4001      	ands	r1, r0
 8008faa:	65d1      	str	r1, [r2, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008fac:	65d3      	str	r3, [r2, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008fae:	07db      	lsls	r3, r3, #31
 8008fb0:	d410      	bmi.n	8008fd4 <HAL_RCCEx_PeriphCLKConfig+0xb4>
            break;
          }
        }
      }

      if (ret == HAL_OK)
 8008fb2:	2d00      	cmp	r5, #0
 8008fb4:	d106      	bne.n	8008fc4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008fb6:	4a4b      	ldr	r2, [pc, #300]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8008fb8:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8008fba:	494c      	ldr	r1, [pc, #304]	@ (80090ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8008fbc:	400b      	ands	r3, r1
 8008fbe:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008fc0:	430b      	orrs	r3, r1
 8008fc2:	65d3      	str	r3, [r2, #92]	@ 0x5c
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008fc4:	2e01      	cmp	r6, #1
 8008fc6:	d115      	bne.n	8008ff4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008fc8:	4a46      	ldr	r2, [pc, #280]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8008fca:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8008fcc:	4949      	ldr	r1, [pc, #292]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008fce:	400b      	ands	r3, r1
 8008fd0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8008fd2:	e00f      	b.n	8008ff4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
        tickstart = HAL_GetTick();
 8008fd4:	f7fd fb30 	bl	8006638 <HAL_GetTick>
 8008fd8:	0007      	movs	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008fda:	4b42      	ldr	r3, [pc, #264]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8008fdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008fde:	079b      	lsls	r3, r3, #30
 8008fe0:	d4e7      	bmi.n	8008fb2 <HAL_RCCEx_PeriphCLKConfig+0x92>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008fe2:	f7fd fb29 	bl	8006638 <HAL_GetTick>
 8008fe6:	1bc0      	subs	r0, r0, r7
 8008fe8:	4b43      	ldr	r3, [pc, #268]	@ (80090f8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008fea:	4298      	cmp	r0, r3
 8008fec:	d9f5      	bls.n	8008fda <HAL_RCCEx_PeriphCLKConfig+0xba>
            ret = HAL_TIMEOUT;
 8008fee:	2503      	movs	r5, #3
 8008ff0:	e7df      	b.n	8008fb2 <HAL_RCCEx_PeriphCLKConfig+0x92>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008ff2:	2500      	movs	r5, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008ff4:	6823      	ldr	r3, [r4, #0]
 8008ff6:	07db      	lsls	r3, r3, #31
 8008ff8:	d506      	bpl.n	8009008 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008ffa:	4a3a      	ldr	r2, [pc, #232]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8008ffc:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8008ffe:	2103      	movs	r1, #3
 8009000:	438b      	bics	r3, r1
 8009002:	6861      	ldr	r1, [r4, #4]
 8009004:	430b      	orrs	r3, r1
 8009006:	6553      	str	r3, [r2, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009008:	6823      	ldr	r3, [r4, #0]
 800900a:	06db      	lsls	r3, r3, #27
 800900c:	d506      	bpl.n	800901c <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800900e:	4a35      	ldr	r2, [pc, #212]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009010:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8009012:	493a      	ldr	r1, [pc, #232]	@ (80090fc <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8009014:	400b      	ands	r3, r1
 8009016:	68a1      	ldr	r1, [r4, #8]
 8009018:	430b      	orrs	r3, r1
 800901a:	6553      	str	r3, [r2, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800901c:	6823      	ldr	r3, [r4, #0]
 800901e:	059b      	lsls	r3, r3, #22
 8009020:	d506      	bpl.n	8009030 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009022:	4a30      	ldr	r2, [pc, #192]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009024:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8009026:	4936      	ldr	r1, [pc, #216]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8009028:	400b      	ands	r3, r1
 800902a:	6961      	ldr	r1, [r4, #20]
 800902c:	430b      	orrs	r3, r1
 800902e:	6553      	str	r3, [r2, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009030:	6823      	ldr	r3, [r4, #0]
 8009032:	055b      	lsls	r3, r3, #21
 8009034:	d506      	bpl.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009036:	4a2b      	ldr	r2, [pc, #172]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009038:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800903a:	4932      	ldr	r1, [pc, #200]	@ (8009104 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800903c:	400b      	ands	r3, r1
 800903e:	69a1      	ldr	r1, [r4, #24]
 8009040:	430b      	orrs	r3, r1
 8009042:	6553      	str	r3, [r2, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009044:	6823      	ldr	r3, [r4, #0]
 8009046:	069b      	lsls	r3, r3, #26
 8009048:	d506      	bpl.n	8009058 <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800904a:	4a26      	ldr	r2, [pc, #152]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800904c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800904e:	492e      	ldr	r1, [pc, #184]	@ (8009108 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8009050:	400b      	ands	r3, r1
 8009052:	68e1      	ldr	r1, [r4, #12]
 8009054:	430b      	orrs	r3, r1
 8009056:	6553      	str	r3, [r2, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009058:	6823      	ldr	r3, [r4, #0]
 800905a:	045b      	lsls	r3, r3, #17
 800905c:	d50b      	bpl.n	8009076 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800905e:	4a21      	ldr	r2, [pc, #132]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009060:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8009062:	009b      	lsls	r3, r3, #2
 8009064:	089b      	lsrs	r3, r3, #2
 8009066:	69e1      	ldr	r1, [r4, #28]
 8009068:	430b      	orrs	r3, r1
 800906a:	6553      	str	r3, [r2, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800906c:	69e2      	ldr	r2, [r4, #28]
 800906e:	2380      	movs	r3, #128	@ 0x80
 8009070:	05db      	lsls	r3, r3, #23
 8009072:	429a      	cmp	r2, r3
 8009074:	d020      	beq.n	80090b8 <HAL_RCCEx_PeriphCLKConfig+0x198>
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8009076:	6823      	ldr	r3, [r4, #0]
 8009078:	029b      	lsls	r3, r3, #10
 800907a:	d50b      	bpl.n	8009094 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800907c:	4a19      	ldr	r2, [pc, #100]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800907e:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8009080:	4922      	ldr	r1, [pc, #136]	@ (800910c <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8009082:	400b      	ands	r3, r1
 8009084:	6a21      	ldr	r1, [r4, #32]
 8009086:	430b      	orrs	r3, r1
 8009088:	6553      	str	r3, [r2, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800908a:	6a22      	ldr	r2, [r4, #32]
 800908c:	2380      	movs	r3, #128	@ 0x80
 800908e:	03db      	lsls	r3, r3, #15
 8009090:	429a      	cmp	r2, r3
 8009092:	d018      	beq.n	80090c6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8009094:	6823      	ldr	r3, [r4, #0]
 8009096:	051b      	lsls	r3, r3, #20
 8009098:	d50b      	bpl.n	80090b2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800909a:	4a12      	ldr	r2, [pc, #72]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800909c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800909e:	491c      	ldr	r1, [pc, #112]	@ (8009110 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80090a0:	400b      	ands	r3, r1
 80090a2:	6921      	ldr	r1, [r4, #16]
 80090a4:	430b      	orrs	r3, r1
 80090a6:	6553      	str	r3, [r2, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80090a8:	6922      	ldr	r2, [r4, #16]
 80090aa:	2380      	movs	r3, #128	@ 0x80
 80090ac:	01db      	lsls	r3, r3, #7
 80090ae:	429a      	cmp	r2, r3
 80090b0:	d010      	beq.n	80090d4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
}
 80090b2:	0028      	movs	r0, r5
 80090b4:	b003      	add	sp, #12
 80090b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80090b8:	4a0a      	ldr	r2, [pc, #40]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80090ba:	68d1      	ldr	r1, [r2, #12]
 80090bc:	2380      	movs	r3, #128	@ 0x80
 80090be:	025b      	lsls	r3, r3, #9
 80090c0:	430b      	orrs	r3, r1
 80090c2:	60d3      	str	r3, [r2, #12]
 80090c4:	e7d7      	b.n	8009076 <HAL_RCCEx_PeriphCLKConfig+0x156>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80090c6:	4a07      	ldr	r2, [pc, #28]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80090c8:	68d1      	ldr	r1, [r2, #12]
 80090ca:	2380      	movs	r3, #128	@ 0x80
 80090cc:	045b      	lsls	r3, r3, #17
 80090ce:	430b      	orrs	r3, r1
 80090d0:	60d3      	str	r3, [r2, #12]
 80090d2:	e7df      	b.n	8009094 <HAL_RCCEx_PeriphCLKConfig+0x174>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80090d4:	4a03      	ldr	r2, [pc, #12]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80090d6:	68d1      	ldr	r1, [r2, #12]
 80090d8:	2380      	movs	r3, #128	@ 0x80
 80090da:	025b      	lsls	r3, r3, #9
 80090dc:	430b      	orrs	r3, r1
 80090de:	60d3      	str	r3, [r2, #12]
 80090e0:	e7e7      	b.n	80090b2 <HAL_RCCEx_PeriphCLKConfig+0x192>
 80090e2:	46c0      	nop			@ (mov r8, r8)
 80090e4:	40021000 	.word	0x40021000
 80090e8:	40007000 	.word	0x40007000
 80090ec:	fffffcff 	.word	0xfffffcff
 80090f0:	fffeffff 	.word	0xfffeffff
 80090f4:	efffffff 	.word	0xefffffff
 80090f8:	00001388 	.word	0x00001388
 80090fc:	fffff3ff 	.word	0xfffff3ff
 8009100:	fff3ffff 	.word	0xfff3ffff
 8009104:	ffcfffff 	.word	0xffcfffff
 8009108:	ffffcfff 	.word	0xffffcfff
 800910c:	ffbfffff 	.word	0xffbfffff
 8009110:	ffff3fff 	.word	0xffff3fff

08009114 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8009114:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 8009116:	2200      	movs	r2, #0

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8009118:	e016      	b.n	8009148 <LL_GPIO_Init+0x34>
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800911a:	690b      	ldr	r3, [r1, #16]
 800911c:	469c      	mov	ip, r3
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800911e:	68c4      	ldr	r4, [r0, #12]
 8009120:	002b      	movs	r3, r5
 8009122:	436b      	muls	r3, r5
 8009124:	005e      	lsls	r6, r3, #1
 8009126:	18f6      	adds	r6, r6, r3
 8009128:	43f7      	mvns	r7, r6
 800912a:	43b4      	bics	r4, r6
 800912c:	4666      	mov	r6, ip
 800912e:	435e      	muls	r6, r3
 8009130:	4334      	orrs	r4, r6
 8009132:	60c4      	str	r4, [r0, #12]

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8009134:	684c      	ldr	r4, [r1, #4]
 8009136:	2c02      	cmp	r4, #2
 8009138:	d025      	beq.n	8009186 <LL_GPIO_Init+0x72>
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800913a:	684d      	ldr	r5, [r1, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800913c:	6804      	ldr	r4, [r0, #0]
 800913e:	403c      	ands	r4, r7
 8009140:	436b      	muls	r3, r5
 8009142:	4323      	orrs	r3, r4
 8009144:	6003      	str	r3, [r0, #0]
    }
    pinpos++;
 8009146:	3201      	adds	r2, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8009148:	680c      	ldr	r4, [r1, #0]
 800914a:	0023      	movs	r3, r4
 800914c:	40d3      	lsrs	r3, r2
 800914e:	d03a      	beq.n	80091c6 <LL_GPIO_Init+0xb2>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8009150:	2301      	movs	r3, #1
 8009152:	4093      	lsls	r3, r2
 8009154:	0025      	movs	r5, r4
 8009156:	401d      	ands	r5, r3
    if (currentpin != 0x00u)
 8009158:	421c      	tst	r4, r3
 800915a:	d0f4      	beq.n	8009146 <LL_GPIO_Init+0x32>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800915c:	684b      	ldr	r3, [r1, #4]
 800915e:	3b01      	subs	r3, #1
 8009160:	2b01      	cmp	r3, #1
 8009162:	d8da      	bhi.n	800911a <LL_GPIO_Init+0x6>
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8009164:	688f      	ldr	r7, [r1, #8]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8009166:	6883      	ldr	r3, [r0, #8]
 8009168:	002c      	movs	r4, r5
 800916a:	436c      	muls	r4, r5
 800916c:	0066      	lsls	r6, r4, #1
 800916e:	1936      	adds	r6, r6, r4
 8009170:	43b3      	bics	r3, r6
 8009172:	437c      	muls	r4, r7
 8009174:	4323      	orrs	r3, r4
 8009176:	6083      	str	r3, [r0, #8]
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8009178:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800917a:	6843      	ldr	r3, [r0, #4]
 800917c:	43ab      	bics	r3, r5
 800917e:	436c      	muls	r4, r5
 8009180:	4323      	orrs	r3, r4
 8009182:	6043      	str	r3, [r0, #4]
}
 8009184:	e7c9      	b.n	800911a <LL_GPIO_Init+0x6>
        if (currentpin < LL_GPIO_PIN_8)
 8009186:	2dff      	cmp	r5, #255	@ 0xff
 8009188:	d80d      	bhi.n	80091a6 <LL_GPIO_Init+0x92>
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800918a:	694c      	ldr	r4, [r1, #20]
 800918c:	46a4      	mov	ip, r4
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800918e:	6a06      	ldr	r6, [r0, #32]
 8009190:	001c      	movs	r4, r3
 8009192:	436c      	muls	r4, r5
 8009194:	436c      	muls	r4, r5
 8009196:	0125      	lsls	r5, r4, #4
 8009198:	1b2d      	subs	r5, r5, r4
 800919a:	43ae      	bics	r6, r5
 800919c:	4665      	mov	r5, ip
 800919e:	436c      	muls	r4, r5
 80091a0:	4334      	orrs	r4, r6
 80091a2:	6204      	str	r4, [r0, #32]
}
 80091a4:	e7c9      	b.n	800913a <LL_GPIO_Init+0x26>
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80091a6:	694c      	ldr	r4, [r1, #20]
 80091a8:	46a4      	mov	ip, r4
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 80091aa:	6a46      	ldr	r6, [r0, #36]	@ 0x24
 80091ac:	0a2d      	lsrs	r5, r5, #8
 80091ae:	002c      	movs	r4, r5
 80091b0:	436c      	muls	r4, r5
 80091b2:	436c      	muls	r4, r5
 80091b4:	436c      	muls	r4, r5
 80091b6:	0125      	lsls	r5, r4, #4
 80091b8:	1b2d      	subs	r5, r5, r4
 80091ba:	43ae      	bics	r6, r5
 80091bc:	4665      	mov	r5, ip
 80091be:	436c      	muls	r4, r5
 80091c0:	4334      	orrs	r4, r6
 80091c2:	6244      	str	r4, [r0, #36]	@ 0x24
}
 80091c4:	e7b9      	b.n	800913a <LL_GPIO_Init+0x26>
  }

  return (SUCCESS);
}
 80091c6:	2000      	movs	r0, #0
 80091c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080091cc <RCC_GetHCLKClockFreq>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80091cc:	4b05      	ldr	r3, [pc, #20]	@ (80091e4 <RCC_GetHCLKClockFreq+0x18>)
 80091ce:	689a      	ldr	r2, [r3, #8]
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80091d0:	0a12      	lsrs	r2, r2, #8
 80091d2:	230f      	movs	r3, #15
 80091d4:	4013      	ands	r3, r2
 80091d6:	4a04      	ldr	r2, [pc, #16]	@ (80091e8 <RCC_GetHCLKClockFreq+0x1c>)
 80091d8:	009b      	lsls	r3, r3, #2
 80091da:	589a      	ldr	r2, [r3, r2]
 80091dc:	231f      	movs	r3, #31
 80091de:	4013      	ands	r3, r2
 80091e0:	40d8      	lsrs	r0, r3
}
 80091e2:	4770      	bx	lr
 80091e4:	40021000 	.word	0x40021000
 80091e8:	080099a0 	.word	0x080099a0

080091ec <RCC_GetPCLK1ClockFreq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80091ec:	4b05      	ldr	r3, [pc, #20]	@ (8009204 <RCC_GetPCLK1ClockFreq+0x18>)
 80091ee:	689a      	ldr	r2, [r3, #8]
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80091f0:	0b12      	lsrs	r2, r2, #12
 80091f2:	2307      	movs	r3, #7
 80091f4:	4013      	ands	r3, r2
 80091f6:	4a04      	ldr	r2, [pc, #16]	@ (8009208 <RCC_GetPCLK1ClockFreq+0x1c>)
 80091f8:	009b      	lsls	r3, r3, #2
 80091fa:	589a      	ldr	r2, [r3, r2]
 80091fc:	231f      	movs	r3, #31
 80091fe:	4013      	ands	r3, r2
 8009200:	40d8      	lsrs	r0, r3
}
 8009202:	4770      	bx	lr
 8009204:	40021000 	.word	0x40021000
 8009208:	08009980 	.word	0x08009980

0800920c <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800920c:	b510      	push	{r4, lr}
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800920e:	4b0e      	ldr	r3, [pc, #56]	@ (8009248 <RCC_PLL_GetFreqDomain_SYS+0x3c>)
 8009210:	68da      	ldr	r2, [r3, #12]
 8009212:	2303      	movs	r3, #3
 8009214:	4013      	ands	r3, r2
  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();

  switch (pllsource)
 8009216:	2b03      	cmp	r3, #3
 8009218:	d013      	beq.n	8009242 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800921a:	4a0c      	ldr	r2, [pc, #48]	@ (800924c <RCC_PLL_GetFreqDomain_SYS+0x40>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800921c:	4c0a      	ldr	r4, [pc, #40]	@ (8009248 <RCC_PLL_GetFreqDomain_SYS+0x3c>)
 800921e:	68e3      	ldr	r3, [r4, #12]
 8009220:	0a1b      	lsrs	r3, r3, #8
 8009222:	207f      	movs	r0, #127	@ 0x7f
 8009224:	4018      	ands	r0, r3

    default:
      pllinputfreq = HSI_VALUE;
      break;
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8009226:	4350      	muls	r0, r2
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8009228:	68e3      	ldr	r3, [r4, #12]
 800922a:	091b      	lsrs	r3, r3, #4
 800922c:	2107      	movs	r1, #7
 800922e:	4019      	ands	r1, r3
 8009230:	3101      	adds	r1, #1
 8009232:	f7f8 ff69 	bl	8002108 <__udivsi3>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8009236:	68e1      	ldr	r1, [r4, #12]
 8009238:	0f49      	lsrs	r1, r1, #29
 800923a:	3101      	adds	r1, #1
 800923c:	f7f8 ff64 	bl	8002108 <__udivsi3>
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8009240:	bd10      	pop	{r4, pc}
      pllinputfreq = HSE_VALUE;
 8009242:	4a03      	ldr	r2, [pc, #12]	@ (8009250 <RCC_PLL_GetFreqDomain_SYS+0x44>)
 8009244:	e7ea      	b.n	800921c <RCC_PLL_GetFreqDomain_SYS+0x10>
 8009246:	46c0      	nop			@ (mov r8, r8)
 8009248:	40021000 	.word	0x40021000
 800924c:	00f42400 	.word	0x00f42400
 8009250:	007a1200 	.word	0x007a1200

08009254 <RCC_GetSystemClockFreq>:
{
 8009254:	b510      	push	{r4, lr}
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8009256:	4b0a      	ldr	r3, [pc, #40]	@ (8009280 <RCC_GetSystemClockFreq+0x2c>)
 8009258:	689a      	ldr	r2, [r3, #8]
 800925a:	2338      	movs	r3, #56	@ 0x38
 800925c:	4013      	ands	r3, r2
  switch (LL_RCC_GetSysClkSource())
 800925e:	2b08      	cmp	r3, #8
 8009260:	d00c      	beq.n	800927c <RCC_GetSystemClockFreq+0x28>
 8009262:	2b10      	cmp	r3, #16
 8009264:	d102      	bne.n	800926c <RCC_GetSystemClockFreq+0x18>
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8009266:	f7ff ffd1 	bl	800920c <RCC_PLL_GetFreqDomain_SYS>
}
 800926a:	bd10      	pop	{r4, pc}
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800926c:	4b04      	ldr	r3, [pc, #16]	@ (8009280 <RCC_GetSystemClockFreq+0x2c>)
 800926e:	681a      	ldr	r2, [r3, #0]
 8009270:	0ad2      	lsrs	r2, r2, #11
 8009272:	2307      	movs	r3, #7
 8009274:	4013      	ands	r3, r2
      frequency = (HSI_VALUE / hsidiv);
 8009276:	4803      	ldr	r0, [pc, #12]	@ (8009284 <RCC_GetSystemClockFreq+0x30>)
 8009278:	40d8      	lsrs	r0, r3
      break;
 800927a:	e7f6      	b.n	800926a <RCC_GetSystemClockFreq+0x16>
  switch (LL_RCC_GetSysClkSource())
 800927c:	4802      	ldr	r0, [pc, #8]	@ (8009288 <RCC_GetSystemClockFreq+0x34>)
  return frequency;
 800927e:	e7f4      	b.n	800926a <RCC_GetSystemClockFreq+0x16>
 8009280:	40021000 	.word	0x40021000
 8009284:	00f42400 	.word	0x00f42400
 8009288:	007a1200 	.word	0x007a1200

0800928c <LL_RCC_GetSystemClocksFreq>:
{
 800928c:	b510      	push	{r4, lr}
 800928e:	0004      	movs	r4, r0
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8009290:	f7ff ffe0 	bl	8009254 <RCC_GetSystemClockFreq>
 8009294:	6020      	str	r0, [r4, #0]
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8009296:	f7ff ff99 	bl	80091cc <RCC_GetHCLKClockFreq>
 800929a:	6060      	str	r0, [r4, #4]
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800929c:	f7ff ffa6 	bl	80091ec <RCC_GetPCLK1ClockFreq>
 80092a0:	60a0      	str	r0, [r4, #8]
}
 80092a2:	bd10      	pop	{r4, pc}

080092a4 <LL_RCC_GetUSARTClockFreq>:
{
 80092a4:	b510      	push	{r4, lr}
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 80092a6:	2803      	cmp	r0, #3
 80092a8:	d001      	beq.n	80092ae <LL_RCC_GetUSARTClockFreq+0xa>
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80092aa:	2000      	movs	r0, #0
}
 80092ac:	bd10      	pop	{r4, pc}
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80092ae:	4b16      	ldr	r3, [pc, #88]	@ (8009308 <LL_RCC_GetUSARTClockFreq+0x64>)
 80092b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092b2:	4003      	ands	r3, r0
 80092b4:	0400      	lsls	r0, r0, #16
 80092b6:	4303      	orrs	r3, r0
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80092b8:	4a14      	ldr	r2, [pc, #80]	@ (800930c <LL_RCC_GetUSARTClockFreq+0x68>)
 80092ba:	4293      	cmp	r3, r2
 80092bc:	d00f      	beq.n	80092de <LL_RCC_GetUSARTClockFreq+0x3a>
 80092be:	4a14      	ldr	r2, [pc, #80]	@ (8009310 <LL_RCC_GetUSARTClockFreq+0x6c>)
 80092c0:	4293      	cmp	r3, r2
 80092c2:	d016      	beq.n	80092f2 <LL_RCC_GetUSARTClockFreq+0x4e>
 80092c4:	4a13      	ldr	r2, [pc, #76]	@ (8009314 <LL_RCC_GetUSARTClockFreq+0x70>)
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d006      	beq.n	80092d8 <LL_RCC_GetUSARTClockFreq+0x34>
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80092ca:	f7ff ffc3 	bl	8009254 <RCC_GetSystemClockFreq>
 80092ce:	f7ff ff7d 	bl	80091cc <RCC_GetHCLKClockFreq>
 80092d2:	f7ff ff8b 	bl	80091ec <RCC_GetPCLK1ClockFreq>
        break;
 80092d6:	e7e9      	b.n	80092ac <LL_RCC_GetUSARTClockFreq+0x8>
        usart_frequency = RCC_GetSystemClockFreq();
 80092d8:	f7ff ffbc 	bl	8009254 <RCC_GetSystemClockFreq>
        break;
 80092dc:	e7e6      	b.n	80092ac <LL_RCC_GetUSARTClockFreq+0x8>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80092de:	4b0a      	ldr	r3, [pc, #40]	@ (8009308 <LL_RCC_GetUSARTClockFreq+0x64>)
 80092e0:	681a      	ldr	r2, [r3, #0]
 80092e2:	2380      	movs	r3, #128	@ 0x80
 80092e4:	00db      	lsls	r3, r3, #3
 80092e6:	0010      	movs	r0, r2
 80092e8:	4018      	ands	r0, r3
 80092ea:	421a      	tst	r2, r3
 80092ec:	d0de      	beq.n	80092ac <LL_RCC_GetUSARTClockFreq+0x8>
          usart_frequency = HSI_VALUE;
 80092ee:	480a      	ldr	r0, [pc, #40]	@ (8009318 <LL_RCC_GetUSARTClockFreq+0x74>)
 80092f0:	e7dc      	b.n	80092ac <LL_RCC_GetUSARTClockFreq+0x8>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80092f2:	4b05      	ldr	r3, [pc, #20]	@ (8009308 <LL_RCC_GetUSARTClockFreq+0x64>)
 80092f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092f6:	2202      	movs	r2, #2
 80092f8:	0010      	movs	r0, r2
 80092fa:	4018      	ands	r0, r3
 80092fc:	421a      	tst	r2, r3
 80092fe:	d0d5      	beq.n	80092ac <LL_RCC_GetUSARTClockFreq+0x8>
          usart_frequency = LSE_VALUE;
 8009300:	2080      	movs	r0, #128	@ 0x80
 8009302:	0200      	lsls	r0, r0, #8
  return usart_frequency;
 8009304:	e7d2      	b.n	80092ac <LL_RCC_GetUSARTClockFreq+0x8>
 8009306:	46c0      	nop			@ (mov r8, r8)
 8009308:	40021000 	.word	0x40021000
 800930c:	00030002 	.word	0x00030002
 8009310:	00030003 	.word	0x00030003
 8009314:	00030001 	.word	0x00030001
 8009318:	00f42400 	.word	0x00f42400

0800931c <LL_TIM_Init>:
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800931c:	6803      	ldr	r3, [r0, #0]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800931e:	4a1d      	ldr	r2, [pc, #116]	@ (8009394 <LL_TIM_Init+0x78>)
 8009320:	4290      	cmp	r0, r2
 8009322:	d006      	beq.n	8009332 <LL_TIM_Init+0x16>
 8009324:	2280      	movs	r2, #128	@ 0x80
 8009326:	05d2      	lsls	r2, r2, #23
 8009328:	4290      	cmp	r0, r2
 800932a:	d002      	beq.n	8009332 <LL_TIM_Init+0x16>
 800932c:	4a1a      	ldr	r2, [pc, #104]	@ (8009398 <LL_TIM_Init+0x7c>)
 800932e:	4290      	cmp	r0, r2
 8009330:	d103      	bne.n	800933a <LL_TIM_Init+0x1e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8009332:	2270      	movs	r2, #112	@ 0x70
 8009334:	4393      	bics	r3, r2
 8009336:	684a      	ldr	r2, [r1, #4]
 8009338:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800933a:	4a16      	ldr	r2, [pc, #88]	@ (8009394 <LL_TIM_Init+0x78>)
 800933c:	4290      	cmp	r0, r2
 800933e:	d00f      	beq.n	8009360 <LL_TIM_Init+0x44>
 8009340:	2280      	movs	r2, #128	@ 0x80
 8009342:	05d2      	lsls	r2, r2, #23
 8009344:	4290      	cmp	r0, r2
 8009346:	d00b      	beq.n	8009360 <LL_TIM_Init+0x44>
 8009348:	4a13      	ldr	r2, [pc, #76]	@ (8009398 <LL_TIM_Init+0x7c>)
 800934a:	4290      	cmp	r0, r2
 800934c:	d008      	beq.n	8009360 <LL_TIM_Init+0x44>
 800934e:	4a13      	ldr	r2, [pc, #76]	@ (800939c <LL_TIM_Init+0x80>)
 8009350:	4290      	cmp	r0, r2
 8009352:	d005      	beq.n	8009360 <LL_TIM_Init+0x44>
 8009354:	4a12      	ldr	r2, [pc, #72]	@ (80093a0 <LL_TIM_Init+0x84>)
 8009356:	4290      	cmp	r0, r2
 8009358:	d002      	beq.n	8009360 <LL_TIM_Init+0x44>
 800935a:	4a12      	ldr	r2, [pc, #72]	@ (80093a4 <LL_TIM_Init+0x88>)
 800935c:	4290      	cmp	r0, r2
 800935e:	d103      	bne.n	8009368 <LL_TIM_Init+0x4c>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8009360:	4a11      	ldr	r2, [pc, #68]	@ (80093a8 <LL_TIM_Init+0x8c>)
 8009362:	401a      	ands	r2, r3
 8009364:	68cb      	ldr	r3, [r1, #12]
 8009366:	4313      	orrs	r3, r2
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8009368:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800936a:	688b      	ldr	r3, [r1, #8]
  WRITE_REG(TIMx->ARR, AutoReload);
 800936c:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800936e:	880b      	ldrh	r3, [r1, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8009370:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009372:	4b08      	ldr	r3, [pc, #32]	@ (8009394 <LL_TIM_Init+0x78>)
 8009374:	4298      	cmp	r0, r3
 8009376:	d005      	beq.n	8009384 <LL_TIM_Init+0x68>
 8009378:	4b09      	ldr	r3, [pc, #36]	@ (80093a0 <LL_TIM_Init+0x84>)
 800937a:	4298      	cmp	r0, r3
 800937c:	d002      	beq.n	8009384 <LL_TIM_Init+0x68>
 800937e:	4b09      	ldr	r3, [pc, #36]	@ (80093a4 <LL_TIM_Init+0x88>)
 8009380:	4298      	cmp	r0, r3
 8009382:	d101      	bne.n	8009388 <LL_TIM_Init+0x6c>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8009384:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8009386:	6303      	str	r3, [r0, #48]	@ 0x30
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8009388:	6943      	ldr	r3, [r0, #20]
 800938a:	2201      	movs	r2, #1
 800938c:	4313      	orrs	r3, r2
 800938e:	6143      	str	r3, [r0, #20]
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
 8009390:	2000      	movs	r0, #0
 8009392:	4770      	bx	lr
 8009394:	40012c00 	.word	0x40012c00
 8009398:	40000400 	.word	0x40000400
 800939c:	40002000 	.word	0x40002000
 80093a0:	40014400 	.word	0x40014400
 80093a4:	40014800 	.word	0x40014800
 80093a8:	fffffcff 	.word	0xfffffcff

080093ac <LL_USART_SetBaudRate>:
{
 80093ac:	b510      	push	{r4, lr}
 80093ae:	0004      	movs	r4, r0
 80093b0:	0008      	movs	r0, r1
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 80093b2:	2a0b      	cmp	r2, #11
 80093b4:	d816      	bhi.n	80093e4 <LL_USART_SetBaudRate+0x38>
  else if (BaudRate == 0U)
 80093b6:	9902      	ldr	r1, [sp, #8]
 80093b8:	2900      	cmp	r1, #0
 80093ba:	d013      	beq.n	80093e4 <LL_USART_SetBaudRate+0x38>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 80093bc:	2180      	movs	r1, #128	@ 0x80
 80093be:	0209      	lsls	r1, r1, #8
 80093c0:	428b      	cmp	r3, r1
 80093c2:	d010      	beq.n	80093e6 <LL_USART_SetBaudRate+0x3a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80093c4:	23ff      	movs	r3, #255	@ 0xff
 80093c6:	4013      	ands	r3, r2
 80093c8:	4a12      	ldr	r2, [pc, #72]	@ (8009414 <LL_USART_SetBaudRate+0x68>)
 80093ca:	009b      	lsls	r3, r3, #2
 80093cc:	5899      	ldr	r1, [r3, r2]
 80093ce:	f7f8 fe9b 	bl	8002108 <__udivsi3>
 80093d2:	9b02      	ldr	r3, [sp, #8]
 80093d4:	085b      	lsrs	r3, r3, #1
 80093d6:	18c0      	adds	r0, r0, r3
 80093d8:	9902      	ldr	r1, [sp, #8]
 80093da:	f7f8 fe95 	bl	8002108 <__udivsi3>
 80093de:	0400      	lsls	r0, r0, #16
 80093e0:	0c00      	lsrs	r0, r0, #16
 80093e2:	60e0      	str	r0, [r4, #12]
}
 80093e4:	bd10      	pop	{r4, pc}
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80093e6:	23ff      	movs	r3, #255	@ 0xff
 80093e8:	4013      	ands	r3, r2
 80093ea:	4a0a      	ldr	r2, [pc, #40]	@ (8009414 <LL_USART_SetBaudRate+0x68>)
 80093ec:	009b      	lsls	r3, r3, #2
 80093ee:	5899      	ldr	r1, [r3, r2]
 80093f0:	f7f8 fe8a 	bl	8002108 <__udivsi3>
 80093f4:	0040      	lsls	r0, r0, #1
 80093f6:	9b02      	ldr	r3, [sp, #8]
 80093f8:	085b      	lsrs	r3, r3, #1
 80093fa:	18c0      	adds	r0, r0, r3
 80093fc:	9902      	ldr	r1, [sp, #8]
 80093fe:	f7f8 fe83 	bl	8002108 <__udivsi3>
    brrtemp = usartdiv & 0xFFF0U;
 8009402:	4a05      	ldr	r2, [pc, #20]	@ (8009418 <LL_USART_SetBaudRate+0x6c>)
 8009404:	4002      	ands	r2, r0
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009406:	0400      	lsls	r0, r0, #16
 8009408:	0c40      	lsrs	r0, r0, #17
 800940a:	2307      	movs	r3, #7
 800940c:	4003      	ands	r3, r0
 800940e:	4313      	orrs	r3, r2
    USARTx->BRR = brrtemp;
 8009410:	60e3      	str	r3, [r4, #12]
 8009412:	e7e7      	b.n	80093e4 <LL_USART_SetBaudRate+0x38>
 8009414:	080099e0 	.word	0x080099e0
 8009418:	0000fff0 	.word	0x0000fff0

0800941c <LL_USART_DeInit>:
  ErrorStatus status = SUCCESS;

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(USARTx));

  if (USARTx == USART1)
 800941c:	4b0f      	ldr	r3, [pc, #60]	@ (800945c <LL_USART_DeInit+0x40>)
 800941e:	4298      	cmp	r0, r3
 8009420:	d004      	beq.n	800942c <LL_USART_DeInit+0x10>
    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_USART1);

    /* Release reset of USART clock */
    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_USART1);
  }
  else if (USARTx == USART2)
 8009422:	4b0f      	ldr	r3, [pc, #60]	@ (8009460 <LL_USART_DeInit+0x44>)
 8009424:	4298      	cmp	r0, r3
 8009426:	d00d      	beq.n	8009444 <LL_USART_DeInit+0x28>
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_USART6);
  }
#endif /* USART6 */
  else
  {
    status = ERROR;
 8009428:	2001      	movs	r0, #1
  }

  return (status);
}
 800942a:	4770      	bx	lr
  SET_BIT(RCC->APBRSTR2, Periphs);
 800942c:	4b0d      	ldr	r3, [pc, #52]	@ (8009464 <LL_USART_DeInit+0x48>)
 800942e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8009430:	2280      	movs	r2, #128	@ 0x80
 8009432:	01d2      	lsls	r2, r2, #7
 8009434:	430a      	orrs	r2, r1
 8009436:	631a      	str	r2, [r3, #48]	@ 0x30
  CLEAR_BIT(RCC->APBRSTR2, Periphs);
 8009438:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800943a:	490b      	ldr	r1, [pc, #44]	@ (8009468 <LL_USART_DeInit+0x4c>)
 800943c:	400a      	ands	r2, r1
 800943e:	631a      	str	r2, [r3, #48]	@ 0x30
  ErrorStatus status = SUCCESS;
 8009440:	2000      	movs	r0, #0
}
 8009442:	e7f2      	b.n	800942a <LL_USART_DeInit+0xe>
  SET_BIT(RCC->APBRSTR1, Periphs);
 8009444:	4b07      	ldr	r3, [pc, #28]	@ (8009464 <LL_USART_DeInit+0x48>)
 8009446:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8009448:	2280      	movs	r2, #128	@ 0x80
 800944a:	0292      	lsls	r2, r2, #10
 800944c:	430a      	orrs	r2, r1
 800944e:	62da      	str	r2, [r3, #44]	@ 0x2c
  CLEAR_BIT(RCC->APBRSTR1, Periphs);
 8009450:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009452:	4906      	ldr	r1, [pc, #24]	@ (800946c <LL_USART_DeInit+0x50>)
 8009454:	400a      	ands	r2, r1
 8009456:	62da      	str	r2, [r3, #44]	@ 0x2c
 8009458:	2000      	movs	r0, #0
}
 800945a:	e7e6      	b.n	800942a <LL_USART_DeInit+0xe>
 800945c:	40013800 	.word	0x40013800
 8009460:	40004400 	.word	0x40004400
 8009464:	40021000 	.word	0x40021000
 8009468:	ffffbfff 	.word	0xffffbfff
 800946c:	fffdffff 	.word	0xfffdffff

08009470 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8009470:	b530      	push	{r4, r5, lr}
 8009472:	b087      	sub	sp, #28
 8009474:	0004      	movs	r4, r0
 8009476:	000d      	movs	r5, r1
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8009478:	6803      	ldr	r3, [r0, #0]
 800947a:	07db      	lsls	r3, r3, #31
 800947c:	d442      	bmi.n	8009504 <LL_USART_Init+0x94>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800947e:	6803      	ldr	r3, [r0, #0]
 8009480:	4a21      	ldr	r2, [pc, #132]	@ (8009508 <LL_USART_Init+0x98>)
 8009482:	401a      	ands	r2, r3
 8009484:	688b      	ldr	r3, [r1, #8]
 8009486:	6909      	ldr	r1, [r1, #16]
 8009488:	430b      	orrs	r3, r1
 800948a:	6969      	ldr	r1, [r5, #20]
 800948c:	430b      	orrs	r3, r1
 800948e:	69e9      	ldr	r1, [r5, #28]
 8009490:	430b      	orrs	r3, r1
 8009492:	4313      	orrs	r3, r2
 8009494:	6003      	str	r3, [r0, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8009496:	68eb      	ldr	r3, [r5, #12]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8009498:	6842      	ldr	r2, [r0, #4]
 800949a:	491c      	ldr	r1, [pc, #112]	@ (800950c <LL_USART_Init+0x9c>)
 800949c:	400a      	ands	r2, r1
 800949e:	4313      	orrs	r3, r2
 80094a0:	6043      	str	r3, [r0, #4]
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80094a2:	69ab      	ldr	r3, [r5, #24]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80094a4:	6882      	ldr	r2, [r0, #8]
 80094a6:	491a      	ldr	r1, [pc, #104]	@ (8009510 <LL_USART_Init+0xa0>)
 80094a8:	400a      	ands	r2, r1
 80094aa:	4313      	orrs	r3, r2
 80094ac:	6083      	str	r3, [r0, #8]

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80094ae:	4b19      	ldr	r3, [pc, #100]	@ (8009514 <LL_USART_Init+0xa4>)
 80094b0:	4298      	cmp	r0, r3
 80094b2:	d00d      	beq.n	80094d0 <LL_USART_Init+0x60>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
    }
    else if (USARTx == USART2)
 80094b4:	4b18      	ldr	r3, [pc, #96]	@ (8009518 <LL_USART_Init+0xa8>)
 80094b6:	4298      	cmp	r0, r3
 80094b8:	d015      	beq.n	80094e6 <LL_USART_Init+0x76>
  ErrorStatus status = ERROR;
 80094ba:	2001      	movs	r0, #1

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 80094bc:	682b      	ldr	r3, [r5, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 80094be:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80094c0:	210f      	movs	r1, #15
 80094c2:	438a      	bics	r2, r1
 80094c4:	041b      	lsls	r3, r3, #16
 80094c6:	0c1b      	lsrs	r3, r3, #16
 80094c8:	4313      	orrs	r3, r2
 80094ca:	62e3      	str	r3, [r4, #44]	@ 0x2c
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 80094cc:	b007      	add	sp, #28
 80094ce:	bd30      	pop	{r4, r5, pc}
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80094d0:	2003      	movs	r0, #3
 80094d2:	f7ff fee7 	bl	80092a4 <LL_RCC_GetUSARTClockFreq>
 80094d6:	0001      	movs	r1, r0
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80094d8:	2900      	cmp	r1, #0
 80094da:	d011      	beq.n	8009500 <LL_USART_Init+0x90>
        && (USART_InitStruct->BaudRate != 0U))
 80094dc:	6868      	ldr	r0, [r5, #4]
 80094de:	2800      	cmp	r0, #0
 80094e0:	d106      	bne.n	80094f0 <LL_USART_Init+0x80>
  ErrorStatus status = ERROR;
 80094e2:	2001      	movs	r0, #1
 80094e4:	e7ea      	b.n	80094bc <LL_USART_Init+0x4c>
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80094e6:	a803      	add	r0, sp, #12
 80094e8:	f7ff fed0 	bl	800928c <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80094ec:	9905      	ldr	r1, [sp, #20]
 80094ee:	e7f3      	b.n	80094d8 <LL_USART_Init+0x68>
                           USART_InitStruct->PrescalerValue,
 80094f0:	682a      	ldr	r2, [r5, #0]
                           USART_InitStruct->OverSampling,
 80094f2:	69eb      	ldr	r3, [r5, #28]
      LL_USART_SetBaudRate(USARTx,
 80094f4:	9000      	str	r0, [sp, #0]
 80094f6:	0020      	movs	r0, r4
 80094f8:	f7ff ff58 	bl	80093ac <LL_USART_SetBaudRate>
      status = SUCCESS;
 80094fc:	2000      	movs	r0, #0
 80094fe:	e7dd      	b.n	80094bc <LL_USART_Init+0x4c>
  ErrorStatus status = ERROR;
 8009500:	2001      	movs	r0, #1
 8009502:	e7db      	b.n	80094bc <LL_USART_Init+0x4c>
 8009504:	2001      	movs	r0, #1
 8009506:	e7e1      	b.n	80094cc <LL_USART_Init+0x5c>
 8009508:	efff69f3 	.word	0xefff69f3
 800950c:	ffffcfff 	.word	0xffffcfff
 8009510:	fffffcff 	.word	0xfffffcff
 8009514:	40013800 	.word	0x40013800
 8009518:	40004400 	.word	0x40004400

0800951c <calloc>:
 800951c:	b510      	push	{r4, lr}
 800951e:	4b03      	ldr	r3, [pc, #12]	@ (800952c <calloc+0x10>)
 8009520:	000a      	movs	r2, r1
 8009522:	0001      	movs	r1, r0
 8009524:	6818      	ldr	r0, [r3, #0]
 8009526:	f000 f803 	bl	8009530 <_calloc_r>
 800952a:	bd10      	pop	{r4, pc}
 800952c:	200000ec 	.word	0x200000ec

08009530 <_calloc_r>:
 8009530:	b570      	push	{r4, r5, r6, lr}
 8009532:	0c0b      	lsrs	r3, r1, #16
 8009534:	0c15      	lsrs	r5, r2, #16
 8009536:	2b00      	cmp	r3, #0
 8009538:	d11e      	bne.n	8009578 <_calloc_r+0x48>
 800953a:	2d00      	cmp	r5, #0
 800953c:	d10c      	bne.n	8009558 <_calloc_r+0x28>
 800953e:	b289      	uxth	r1, r1
 8009540:	b294      	uxth	r4, r2
 8009542:	434c      	muls	r4, r1
 8009544:	0021      	movs	r1, r4
 8009546:	f000 f843 	bl	80095d0 <_malloc_r>
 800954a:	1e05      	subs	r5, r0, #0
 800954c:	d01a      	beq.n	8009584 <_calloc_r+0x54>
 800954e:	0022      	movs	r2, r4
 8009550:	2100      	movs	r1, #0
 8009552:	f000 f8cd 	bl	80096f0 <memset>
 8009556:	e016      	b.n	8009586 <_calloc_r+0x56>
 8009558:	1c2b      	adds	r3, r5, #0
 800955a:	1c0c      	adds	r4, r1, #0
 800955c:	b289      	uxth	r1, r1
 800955e:	b292      	uxth	r2, r2
 8009560:	434a      	muls	r2, r1
 8009562:	b29b      	uxth	r3, r3
 8009564:	b2a1      	uxth	r1, r4
 8009566:	4359      	muls	r1, r3
 8009568:	0c14      	lsrs	r4, r2, #16
 800956a:	190c      	adds	r4, r1, r4
 800956c:	0c23      	lsrs	r3, r4, #16
 800956e:	d107      	bne.n	8009580 <_calloc_r+0x50>
 8009570:	0424      	lsls	r4, r4, #16
 8009572:	b292      	uxth	r2, r2
 8009574:	4314      	orrs	r4, r2
 8009576:	e7e5      	b.n	8009544 <_calloc_r+0x14>
 8009578:	2d00      	cmp	r5, #0
 800957a:	d101      	bne.n	8009580 <_calloc_r+0x50>
 800957c:	1c14      	adds	r4, r2, #0
 800957e:	e7ed      	b.n	800955c <_calloc_r+0x2c>
 8009580:	230c      	movs	r3, #12
 8009582:	6003      	str	r3, [r0, #0]
 8009584:	2500      	movs	r5, #0
 8009586:	0028      	movs	r0, r5
 8009588:	bd70      	pop	{r4, r5, r6, pc}
	...

0800958c <sbrk_aligned>:
 800958c:	b570      	push	{r4, r5, r6, lr}
 800958e:	4e0f      	ldr	r6, [pc, #60]	@ (80095cc <sbrk_aligned+0x40>)
 8009590:	000d      	movs	r5, r1
 8009592:	6831      	ldr	r1, [r6, #0]
 8009594:	0004      	movs	r4, r0
 8009596:	2900      	cmp	r1, #0
 8009598:	d102      	bne.n	80095a0 <sbrk_aligned+0x14>
 800959a:	f000 f8b1 	bl	8009700 <_sbrk_r>
 800959e:	6030      	str	r0, [r6, #0]
 80095a0:	0029      	movs	r1, r5
 80095a2:	0020      	movs	r0, r4
 80095a4:	f000 f8ac 	bl	8009700 <_sbrk_r>
 80095a8:	1c43      	adds	r3, r0, #1
 80095aa:	d103      	bne.n	80095b4 <sbrk_aligned+0x28>
 80095ac:	2501      	movs	r5, #1
 80095ae:	426d      	negs	r5, r5
 80095b0:	0028      	movs	r0, r5
 80095b2:	bd70      	pop	{r4, r5, r6, pc}
 80095b4:	2303      	movs	r3, #3
 80095b6:	1cc5      	adds	r5, r0, #3
 80095b8:	439d      	bics	r5, r3
 80095ba:	42a8      	cmp	r0, r5
 80095bc:	d0f8      	beq.n	80095b0 <sbrk_aligned+0x24>
 80095be:	1a29      	subs	r1, r5, r0
 80095c0:	0020      	movs	r0, r4
 80095c2:	f000 f89d 	bl	8009700 <_sbrk_r>
 80095c6:	3001      	adds	r0, #1
 80095c8:	d1f2      	bne.n	80095b0 <sbrk_aligned+0x24>
 80095ca:	e7ef      	b.n	80095ac <sbrk_aligned+0x20>
 80095cc:	20001528 	.word	0x20001528

080095d0 <_malloc_r>:
 80095d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80095d2:	2203      	movs	r2, #3
 80095d4:	1ccb      	adds	r3, r1, #3
 80095d6:	4393      	bics	r3, r2
 80095d8:	3308      	adds	r3, #8
 80095da:	0005      	movs	r5, r0
 80095dc:	001f      	movs	r7, r3
 80095de:	2b0c      	cmp	r3, #12
 80095e0:	d234      	bcs.n	800964c <_malloc_r+0x7c>
 80095e2:	270c      	movs	r7, #12
 80095e4:	42b9      	cmp	r1, r7
 80095e6:	d833      	bhi.n	8009650 <_malloc_r+0x80>
 80095e8:	0028      	movs	r0, r5
 80095ea:	f000 f871 	bl	80096d0 <__malloc_lock>
 80095ee:	4e37      	ldr	r6, [pc, #220]	@ (80096cc <_malloc_r+0xfc>)
 80095f0:	6833      	ldr	r3, [r6, #0]
 80095f2:	001c      	movs	r4, r3
 80095f4:	2c00      	cmp	r4, #0
 80095f6:	d12f      	bne.n	8009658 <_malloc_r+0x88>
 80095f8:	0039      	movs	r1, r7
 80095fa:	0028      	movs	r0, r5
 80095fc:	f7ff ffc6 	bl	800958c <sbrk_aligned>
 8009600:	0004      	movs	r4, r0
 8009602:	1c43      	adds	r3, r0, #1
 8009604:	d15f      	bne.n	80096c6 <_malloc_r+0xf6>
 8009606:	6834      	ldr	r4, [r6, #0]
 8009608:	9400      	str	r4, [sp, #0]
 800960a:	9b00      	ldr	r3, [sp, #0]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d14a      	bne.n	80096a6 <_malloc_r+0xd6>
 8009610:	2c00      	cmp	r4, #0
 8009612:	d052      	beq.n	80096ba <_malloc_r+0xea>
 8009614:	6823      	ldr	r3, [r4, #0]
 8009616:	0028      	movs	r0, r5
 8009618:	18e3      	adds	r3, r4, r3
 800961a:	9900      	ldr	r1, [sp, #0]
 800961c:	9301      	str	r3, [sp, #4]
 800961e:	f000 f86f 	bl	8009700 <_sbrk_r>
 8009622:	9b01      	ldr	r3, [sp, #4]
 8009624:	4283      	cmp	r3, r0
 8009626:	d148      	bne.n	80096ba <_malloc_r+0xea>
 8009628:	6823      	ldr	r3, [r4, #0]
 800962a:	0028      	movs	r0, r5
 800962c:	1aff      	subs	r7, r7, r3
 800962e:	0039      	movs	r1, r7
 8009630:	f7ff ffac 	bl	800958c <sbrk_aligned>
 8009634:	3001      	adds	r0, #1
 8009636:	d040      	beq.n	80096ba <_malloc_r+0xea>
 8009638:	6823      	ldr	r3, [r4, #0]
 800963a:	19db      	adds	r3, r3, r7
 800963c:	6023      	str	r3, [r4, #0]
 800963e:	6833      	ldr	r3, [r6, #0]
 8009640:	685a      	ldr	r2, [r3, #4]
 8009642:	2a00      	cmp	r2, #0
 8009644:	d133      	bne.n	80096ae <_malloc_r+0xde>
 8009646:	9b00      	ldr	r3, [sp, #0]
 8009648:	6033      	str	r3, [r6, #0]
 800964a:	e019      	b.n	8009680 <_malloc_r+0xb0>
 800964c:	2b00      	cmp	r3, #0
 800964e:	dac9      	bge.n	80095e4 <_malloc_r+0x14>
 8009650:	230c      	movs	r3, #12
 8009652:	602b      	str	r3, [r5, #0]
 8009654:	2000      	movs	r0, #0
 8009656:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009658:	6821      	ldr	r1, [r4, #0]
 800965a:	1bc9      	subs	r1, r1, r7
 800965c:	d420      	bmi.n	80096a0 <_malloc_r+0xd0>
 800965e:	290b      	cmp	r1, #11
 8009660:	d90a      	bls.n	8009678 <_malloc_r+0xa8>
 8009662:	19e2      	adds	r2, r4, r7
 8009664:	6027      	str	r7, [r4, #0]
 8009666:	42a3      	cmp	r3, r4
 8009668:	d104      	bne.n	8009674 <_malloc_r+0xa4>
 800966a:	6032      	str	r2, [r6, #0]
 800966c:	6863      	ldr	r3, [r4, #4]
 800966e:	6011      	str	r1, [r2, #0]
 8009670:	6053      	str	r3, [r2, #4]
 8009672:	e005      	b.n	8009680 <_malloc_r+0xb0>
 8009674:	605a      	str	r2, [r3, #4]
 8009676:	e7f9      	b.n	800966c <_malloc_r+0x9c>
 8009678:	6862      	ldr	r2, [r4, #4]
 800967a:	42a3      	cmp	r3, r4
 800967c:	d10e      	bne.n	800969c <_malloc_r+0xcc>
 800967e:	6032      	str	r2, [r6, #0]
 8009680:	0028      	movs	r0, r5
 8009682:	f000 f82d 	bl	80096e0 <__malloc_unlock>
 8009686:	0020      	movs	r0, r4
 8009688:	2207      	movs	r2, #7
 800968a:	300b      	adds	r0, #11
 800968c:	1d23      	adds	r3, r4, #4
 800968e:	4390      	bics	r0, r2
 8009690:	1ac2      	subs	r2, r0, r3
 8009692:	4298      	cmp	r0, r3
 8009694:	d0df      	beq.n	8009656 <_malloc_r+0x86>
 8009696:	1a1b      	subs	r3, r3, r0
 8009698:	50a3      	str	r3, [r4, r2]
 800969a:	e7dc      	b.n	8009656 <_malloc_r+0x86>
 800969c:	605a      	str	r2, [r3, #4]
 800969e:	e7ef      	b.n	8009680 <_malloc_r+0xb0>
 80096a0:	0023      	movs	r3, r4
 80096a2:	6864      	ldr	r4, [r4, #4]
 80096a4:	e7a6      	b.n	80095f4 <_malloc_r+0x24>
 80096a6:	9c00      	ldr	r4, [sp, #0]
 80096a8:	6863      	ldr	r3, [r4, #4]
 80096aa:	9300      	str	r3, [sp, #0]
 80096ac:	e7ad      	b.n	800960a <_malloc_r+0x3a>
 80096ae:	001a      	movs	r2, r3
 80096b0:	685b      	ldr	r3, [r3, #4]
 80096b2:	42a3      	cmp	r3, r4
 80096b4:	d1fb      	bne.n	80096ae <_malloc_r+0xde>
 80096b6:	2300      	movs	r3, #0
 80096b8:	e7da      	b.n	8009670 <_malloc_r+0xa0>
 80096ba:	230c      	movs	r3, #12
 80096bc:	0028      	movs	r0, r5
 80096be:	602b      	str	r3, [r5, #0]
 80096c0:	f000 f80e 	bl	80096e0 <__malloc_unlock>
 80096c4:	e7c6      	b.n	8009654 <_malloc_r+0x84>
 80096c6:	6007      	str	r7, [r0, #0]
 80096c8:	e7da      	b.n	8009680 <_malloc_r+0xb0>
 80096ca:	46c0      	nop			@ (mov r8, r8)
 80096cc:	2000152c 	.word	0x2000152c

080096d0 <__malloc_lock>:
 80096d0:	b510      	push	{r4, lr}
 80096d2:	4802      	ldr	r0, [pc, #8]	@ (80096dc <__malloc_lock+0xc>)
 80096d4:	f000 f850 	bl	8009778 <__retarget_lock_acquire_recursive>
 80096d8:	bd10      	pop	{r4, pc}
 80096da:	46c0      	nop			@ (mov r8, r8)
 80096dc:	2000166c 	.word	0x2000166c

080096e0 <__malloc_unlock>:
 80096e0:	b510      	push	{r4, lr}
 80096e2:	4802      	ldr	r0, [pc, #8]	@ (80096ec <__malloc_unlock+0xc>)
 80096e4:	f000 f849 	bl	800977a <__retarget_lock_release_recursive>
 80096e8:	bd10      	pop	{r4, pc}
 80096ea:	46c0      	nop			@ (mov r8, r8)
 80096ec:	2000166c 	.word	0x2000166c

080096f0 <memset>:
 80096f0:	0003      	movs	r3, r0
 80096f2:	1882      	adds	r2, r0, r2
 80096f4:	4293      	cmp	r3, r2
 80096f6:	d100      	bne.n	80096fa <memset+0xa>
 80096f8:	4770      	bx	lr
 80096fa:	7019      	strb	r1, [r3, #0]
 80096fc:	3301      	adds	r3, #1
 80096fe:	e7f9      	b.n	80096f4 <memset+0x4>

08009700 <_sbrk_r>:
 8009700:	2300      	movs	r3, #0
 8009702:	b570      	push	{r4, r5, r6, lr}
 8009704:	4d06      	ldr	r5, [pc, #24]	@ (8009720 <_sbrk_r+0x20>)
 8009706:	0004      	movs	r4, r0
 8009708:	0008      	movs	r0, r1
 800970a:	602b      	str	r3, [r5, #0]
 800970c:	f7fc fa90 	bl	8005c30 <_sbrk>
 8009710:	1c43      	adds	r3, r0, #1
 8009712:	d103      	bne.n	800971c <_sbrk_r+0x1c>
 8009714:	682b      	ldr	r3, [r5, #0]
 8009716:	2b00      	cmp	r3, #0
 8009718:	d000      	beq.n	800971c <_sbrk_r+0x1c>
 800971a:	6023      	str	r3, [r4, #0]
 800971c:	bd70      	pop	{r4, r5, r6, pc}
 800971e:	46c0      	nop			@ (mov r8, r8)
 8009720:	20001668 	.word	0x20001668

08009724 <__errno>:
 8009724:	4b01      	ldr	r3, [pc, #4]	@ (800972c <__errno+0x8>)
 8009726:	6818      	ldr	r0, [r3, #0]
 8009728:	4770      	bx	lr
 800972a:	46c0      	nop			@ (mov r8, r8)
 800972c:	200000ec 	.word	0x200000ec

08009730 <__libc_init_array>:
 8009730:	b570      	push	{r4, r5, r6, lr}
 8009732:	2600      	movs	r6, #0
 8009734:	4c0c      	ldr	r4, [pc, #48]	@ (8009768 <__libc_init_array+0x38>)
 8009736:	4d0d      	ldr	r5, [pc, #52]	@ (800976c <__libc_init_array+0x3c>)
 8009738:	1b64      	subs	r4, r4, r5
 800973a:	10a4      	asrs	r4, r4, #2
 800973c:	42a6      	cmp	r6, r4
 800973e:	d109      	bne.n	8009754 <__libc_init_array+0x24>
 8009740:	2600      	movs	r6, #0
 8009742:	f000 f825 	bl	8009790 <_init>
 8009746:	4c0a      	ldr	r4, [pc, #40]	@ (8009770 <__libc_init_array+0x40>)
 8009748:	4d0a      	ldr	r5, [pc, #40]	@ (8009774 <__libc_init_array+0x44>)
 800974a:	1b64      	subs	r4, r4, r5
 800974c:	10a4      	asrs	r4, r4, #2
 800974e:	42a6      	cmp	r6, r4
 8009750:	d105      	bne.n	800975e <__libc_init_array+0x2e>
 8009752:	bd70      	pop	{r4, r5, r6, pc}
 8009754:	00b3      	lsls	r3, r6, #2
 8009756:	58eb      	ldr	r3, [r5, r3]
 8009758:	4798      	blx	r3
 800975a:	3601      	adds	r6, #1
 800975c:	e7ee      	b.n	800973c <__libc_init_array+0xc>
 800975e:	00b3      	lsls	r3, r6, #2
 8009760:	58eb      	ldr	r3, [r5, r3]
 8009762:	4798      	blx	r3
 8009764:	3601      	adds	r6, #1
 8009766:	e7f2      	b.n	800974e <__libc_init_array+0x1e>
 8009768:	08009a10 	.word	0x08009a10
 800976c:	08009a10 	.word	0x08009a10
 8009770:	08009a14 	.word	0x08009a14
 8009774:	08009a10 	.word	0x08009a10

08009778 <__retarget_lock_acquire_recursive>:
 8009778:	4770      	bx	lr

0800977a <__retarget_lock_release_recursive>:
 800977a:	4770      	bx	lr

0800977c <memcpy>:
 800977c:	2300      	movs	r3, #0
 800977e:	b510      	push	{r4, lr}
 8009780:	429a      	cmp	r2, r3
 8009782:	d100      	bne.n	8009786 <memcpy+0xa>
 8009784:	bd10      	pop	{r4, pc}
 8009786:	5ccc      	ldrb	r4, [r1, r3]
 8009788:	54c4      	strb	r4, [r0, r3]
 800978a:	3301      	adds	r3, #1
 800978c:	e7f8      	b.n	8009780 <memcpy+0x4>
	...

08009790 <_init>:
 8009790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009792:	46c0      	nop			@ (mov r8, r8)
 8009794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009796:	bc08      	pop	{r3}
 8009798:	469e      	mov	lr, r3
 800979a:	4770      	bx	lr

0800979c <_fini>:
 800979c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800979e:	46c0      	nop			@ (mov r8, r8)
 80097a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097a2:	bc08      	pop	{r3}
 80097a4:	469e      	mov	lr, r3
 80097a6:	4770      	bx	lr

080097a8 <__FLASH_Program_Fast_veneer>:
 80097a8:	b401      	push	{r0}
 80097aa:	4802      	ldr	r0, [pc, #8]	@ (80097b4 <__FLASH_Program_Fast_veneer+0xc>)
 80097ac:	4684      	mov	ip, r0
 80097ae:	bc01      	pop	{r0}
 80097b0:	4760      	bx	ip
 80097b2:	bf00      	nop
 80097b4:	2000013d 	.word	0x2000013d

Disassembly of section .data:

200000c0 <g_device_type>:
200000c0:	                                         ..

200000c2 <g_firmware_version>:
200000c2:	                                         .

200000c3 <g_tail_status>:
200000c3:	                                         .

200000c4 <g_uart_out_transmit_complete>:
200000c4:	                                         .

200000c5 <g_uart_in_transmit_complete>:
200000c5:	                                         ...

200000c8 <g_heartbeat_data_pack_buf>:
200000c8:	000355aa 55fcfdff 000000aa              .U.....U....

200000d4 <s_enum_please_data_packet_buf>:
200000d4:	000355aa 55fbfcff                        .U.....U.

200000dd <g_enum_please_nums>:
200000dd:	                                         ...

200000e0 <SystemCoreClock>:
200000e0:	00f42400                                .$..

200000e4 <uwTickFreq>:
200000e4:	00000001                                ....

200000e8 <uwTickPrio>:
200000e8:	00000004                                ....

200000ec <_impure_ptr>:
200000ec:	200000f0                                ... 

200000f0 <_impure_data>:
200000f0:	00000000 20001530 20001598 20001600     ....0.. ... ... 
	...

2000013c <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
2000013c:	b510      	push	{r4, lr}
  uint32_t dest = Address;
  uint32_t src = DataAddress;
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
2000013e:	4a0c      	ldr	r2, [pc, #48]	@ (20000170 <FLASH_Program_Fast+0x34>)
20000140:	6954      	ldr	r4, [r2, #20]
20000142:	2380      	movs	r3, #128	@ 0x80
20000144:	02db      	lsls	r3, r3, #11
20000146:	4323      	orrs	r3, r4
20000148:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
2000014a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
2000014e:	b672      	cpsid	i
  uint8_t index = 0;
20000150:	2300      	movs	r3, #0
}
20000152:	e003      	b.n	2000015c <FLASH_Program_Fast+0x20>
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
  {
    *(uint32_t *)dest = *(uint32_t *)src;
20000154:	c904      	ldmia	r1!, {r2}
20000156:	c004      	stmia	r0!, {r2}
    src += 4U;
    dest += 4U;
    index++;
20000158:	3301      	adds	r3, #1
2000015a:	b2db      	uxtb	r3, r3
  while (index < 64U)
2000015c:	2b3f      	cmp	r3, #63	@ 0x3f
2000015e:	d9f9      	bls.n	20000154 <FLASH_Program_Fast+0x18>
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
#else
  while ((FLASH->SR & FLASH_SR_BSY1) != 0x00U)
20000160:	4b03      	ldr	r3, [pc, #12]	@ (20000170 <FLASH_Program_Fast+0x34>)
20000162:	691b      	ldr	r3, [r3, #16]
20000164:	03db      	lsls	r3, r3, #15
20000166:	d4fb      	bmi.n	20000160 <FLASH_Program_Fast+0x24>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000168:	f384 8810 	msr	PRIMASK, r4
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
2000016c:	bd10      	pop	{r4, pc}
2000016e:	46c0      	nop			@ (mov r8, r8)
20000170:	40022000 	.word	0x40022000
