0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.sim/sim_4/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sim_4/new/Vgacontroller_tb.v,1703188623,verilog,,,,Vgacontroller_tb,,,,,,,,
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_blue.v,1703090316,verilog,,C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_green.v,,VRAMblue,,,,,,,,
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_green.v,1703090316,verilog,,C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_red.v,,VRAMgreen,,,,,,,,
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_red.v,1703090316,verilog,,C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartB.v,,VRAMred,,,,,,,,
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartB.v,1703187272,verilog,,C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PatC.v,,Hsync,,,,,,,,
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PatC.v,1703189596,verilog,,C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/vga_controller.v,,Vsync,,,,,,,,
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/vga_controller.v,1703188477,verilog,,C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sim_4/new/Vgacontroller_tb.v,,vgacontroller,,,,,,,,
