// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "05/18/2024 19:34:14"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module ipm_ID1000500B_convolution_coprocessor (
	clk,
	rst,
	addressMCU,
	rstMCU,
	rdMCU,
	wrMCU,
	dataMCU,
	intMCU);
input 	clk;
input 	rst;
input 	[3:0] addressMCU;
input 	rstMCU;
input 	rdMCU;
input 	wrMCU;
output 	[7:0] dataMCU;
output 	intMCU;

// Design Ports Information
// intMCU	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataMCU[0]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataMCU[1]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataMCU[2]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataMCU[3]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataMCU[4]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataMCU[5]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataMCU[6]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataMCU[7]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rstMCU	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addressMCU[1]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrMCU	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addressMCU[0]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addressMCU[2]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addressMCU[3]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdMCU	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~8 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~9 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~10 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~11 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~12 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~13 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~14 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~15 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~16 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~17 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~18 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~19 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~20 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~21 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~22 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~23 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~24 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~25 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~26 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~27 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~28 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~29 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~30 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~31 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~32 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~33 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~34 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~35 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~36 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~37 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~38 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~39 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~40 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~41 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~42 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~43 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~44 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~45 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~46 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~47 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~48 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~49 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~50 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~51 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~52 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~53 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~54 ;
wire \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~55 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \addressMCU[0]~input_o ;
wire \addressMCU[1]~input_o ;
wire \addressMCU[2]~input_o ;
wire \addressMCU[3]~input_o ;
wire \IPM|IPM_REG|dataMCUOut[1]~1_combout ;
wire \IPM|IPM_REG|dataMCUOut[1]~0_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \dataMCU[3]~input_o ;
wire \IPM|IPM_REG|regConf[3]~feeder_combout ;
wire \rstMCU~input_o ;
wire \rst~input_o ;
wire \wireReset~combout ;
wire \wrMCU~input_o ;
wire \IPM|IPM_REG|always2~0_combout ;
wire \dataMCU[1]~input_o ;
wire \dataMCU[2]~input_o ;
wire \IPM|IPM_REG|regConf[2]~feeder_combout ;
wire \dataMCU[0]~input_o ;
wire \dataMCU[4]~input_o ;
wire \IPM|IPM_REG|regConf[4]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ;
wire \IPM|IPM_REG|always3~0_combout ;
wire \IPM|IPM_REG|regSTIP~0_combout ;
wire \IPM|IPM_REG|regSTIP~DUPLICATE_q ;
wire \IPM|IPM_REG|regSTIP~q ;
wire \IPM|IPM_REG|regDataIn[0][4]~feeder_combout ;
wire \IPM|IPM_REG|Decoder0~0_combout ;
wire \IPM|IPM_REG|regDataIn[0][4]~q ;
wire \IPM|IPM_REG|regDataIn[0][2]~q ;
wire \IPM|IPM_REG|edge_mem_wr[1]~DUPLICATE_q ;
wire \IPM|IPM_REG|edge_mem_wr[2]~feeder_combout ;
wire \IPM|IPM_REG|regWRIP~0_combout ;
wire \IPM|IPM_REG|regWRIP~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~1_combout ;
wire \IPM|IPM_REG|regDataIn[0][1]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2_combout ;
wire \IPM|IPM_REG|regDataIn[0][0]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q ;
wire \IP_convolution_coprocessor|CORE|FSM|i_enable~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|i_enable~q ;
wire \IP_convolution_coprocessor|CORE|i_mux|re_out[0]~2_combout ;
wire \IP_convolution_coprocessor|CORE|i_reg|data_o[0]~DUPLICATE_q ;
wire \IP_convolution_coprocessor|CORE|i_mux|re_out[1]~3_combout ;
wire \IP_convolution_coprocessor|CORE|i_reg|data_o[1]~DUPLICATE_q ;
wire \IP_convolution_coprocessor|CORE|i_mux|re_out[2]~1_combout ;
wire \IP_convolution_coprocessor|CORE|i_mux|re_out[3]~0_combout ;
wire \IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout ;
wire \IP_convolution_coprocessor|CORE|i_mux|re_out[4]~5_combout ;
wire \IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE_q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ;
wire \IPM|IPM_REG|regDataIn[0][3]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[0][3]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q ;
wire \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout ;
wire \IP_convolution_coprocessor|CORE|i_mux|re_out[5]~4_combout ;
wire \IP_convolution_coprocessor|CORE|i_comp|LessThan0~3_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~DUPLICATE_q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~DUPLICATE_q ;
wire \IP_convolution_coprocessor|CORE|i_comp|LessThan0~0_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~DUPLICATE_q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ;
wire \IP_convolution_coprocessor|CORE|i_comp|LessThan0~1_combout ;
wire \IP_convolution_coprocessor|CORE|i_comp|LessThan0~2_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|Selector5~1_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|done~q ;
wire \IP_convolution_coprocessor|CORE|FSM|Selector6~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|state.S13~q ;
wire \IP_convolution_coprocessor|CORE|FSM|Selector0~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|state.S1~q ;
wire \IP_convolution_coprocessor|CORE|FSM|next.S2~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|sel_i~q ;
wire \IP_convolution_coprocessor|CORE|FSM|state.S10~q ;
wire \IP_convolution_coprocessor|CORE|FSM|Selector5~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|Selector1~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|sel_j~q ;
wire \IP_convolution_coprocessor|CORE|j_mux|re_out[0]~3_combout ;
wire \IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4_combout ;
wire \IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2_combout ;
wire \IP_convolution_coprocessor|CORE|j_adder|Add0~0_combout ;
wire \IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout ;
wire \IP_convolution_coprocessor|CORE|j_adder|Add0~1_combout ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|Add0~26_cout ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|Add0~22 ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|Add0~18 ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|Add0~14 ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|Add0~10 ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|Add0~6 ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|Add0~1_sumout ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ;
wire \IP_convolution_coprocessor|CORE|index_comp_mux|re_out[2]~0_combout ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout ;
wire \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3_combout ;
wire \IP_convolution_coprocessor|CORE|j_comp|LessThan0~1_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ;
wire \IP_convolution_coprocessor|CORE|j_comp|LessThan0~0_combout ;
wire \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ;
wire \IP_convolution_coprocessor|CORE|j_comp|LessThan0~2_combout ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|Add0~21_sumout ;
wire \IP_convolution_coprocessor|CORE|i_minus_j|Add0~17_sumout ;
wire \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~1_combout ;
wire \IP_convolution_coprocessor|CORE|index_comp_mux|re_out[1]~1_combout ;
wire \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2_combout ;
wire \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|Selector3~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|state.S7~q ;
wire \IP_convolution_coprocessor|CORE|FSM|Selector2~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|Selector2~1_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ;
wire \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|j_enable~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|j_enable~q ;
wire \IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|Selector4~0_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|state.S8~q ;
wire \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~1_combout ;
wire \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0_combout ;
wire \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~0_combout ;
wire \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~1_combout ;
wire \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~3_combout ;
wire \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~2_combout ;
wire \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~2_combout ;
wire \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~3_combout ;
wire \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~4_combout ;
wire \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~5_combout ;
wire \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~6_combout ;
wire \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~7_combout ;
wire \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~8_combout ;
wire \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~9_combout ;
wire \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~10_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~5_sumout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][13]~0_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~6 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~9_sumout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~10 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~13_sumout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~14 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~17_sumout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[7]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[6]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[11]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~18 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~1_sumout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[2]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[3]~feeder_combout ;
wire \IPM|IPM_REG|regWRIP~DUPLICATE_q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ;
wire \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[0]~0_combout ;
wire \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[1]~1_combout ;
wire \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[2]~2_combout ;
wire \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[3]~3_combout ;
wire \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[4]~4_combout ;
wire \dataMCU[5]~input_o ;
wire \IPM|IPM_REG|regDataIn[0][5]~q ;
wire \dataMCU[6]~input_o ;
wire \IPM|IPM_REG|regDataIn[0][6]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[0][6]~q ;
wire \dataMCU[7]~input_o ;
wire \IPM|IPM_REG|regDataIn[0][7]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a1 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a2 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a3 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a4 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a5 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a6 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9]~DUPLICATE_q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a7 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~1_sumout ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~9_sumout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1_combout ;
wire \IPM|IPM_REG|regRDIP~0_combout ;
wire \IPM|IPM_REG|regRDIP~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][7]~0_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~10 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~13_sumout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~14 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~17_sumout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~18 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~21_sumout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~22 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~1_sumout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~2 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~5_sumout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~q ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~DUPLICATE_q ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~2 ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~9_sumout ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~10 ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~17_sumout ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~18 ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~25_sumout ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~DUPLICATE_q ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~26 ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~33_sumout ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~34 ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~45_sumout ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~DUPLICATE_q ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~46 ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~53_sumout ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~DUPLICATE_q ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~54 ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~61_sumout ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~62 ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~5_sumout ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~DUPLICATE_q ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~6 ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~13_sumout ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~DUPLICATE_q ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~14 ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~21_sumout ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~22 ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~29_sumout ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~30 ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~37_sumout ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~38 ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~41_sumout ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~DUPLICATE_q ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14]~DUPLICATE_q ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~42 ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~49_sumout ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~50 ;
wire \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~57_sumout ;
wire \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[15]~DUPLICATE_q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt~0_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux31~0_combout ;
wire \IPM|IPM_REG|regDataOut[0][0]~q ;
wire \IPM|IPM_REG|Decoder0~1_combout ;
wire \IPM|IPM_REG|regDataIn[2][0]~q ;
wire \IPM|IPM_REG|regDataOut[2][0]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21]~feeder_combout ;
wire \IP_convolution_coprocessor|CORE|FSM|WideOr5~combout ;
wire \IP_convolution_coprocessor|CORE|FSM|busy~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a8 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux23~0_combout ;
wire \IPM|IPM_REG|regDataOut[1][0]~q ;
wire \IPM|IPM_REG|dataMCUOut[0]~2_combout ;
wire \IPM|IPM_REG|dataMCUOut[0]~3_combout ;
wire \rdMCU~input_o ;
wire \IPM|ipmMCUDataInout~8_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a9 ;
wire \IPM|IPM_REG|regDataOut[1][1]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[1][1]~q ;
wire \IPM|IPM_REG|regDataIn[2][1]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[2][1]~q ;
wire \IPM|IPM_REG|regDataOut[2][1]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a1 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux30~0_combout ;
wire \IPM|IPM_REG|regDataOut[0][1]~q ;
wire \IPM|IPM_REG|dataMCUOut[1]~4_combout ;
wire \IPM|IPM_REG|dataMCUOut[1]~5_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a2 ;
wire \IPM|IPM_REG|regDataOut[0][2]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[0][2]~q ;
wire \IPM|IPM_REG|regDataIn[2][2]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[2][2]~q ;
wire \IPM|IPM_REG|regDataOut[2][2]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a10 ;
wire \IPM|IPM_REG|regDataOut[1][2]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[1][2]~q ;
wire \IPM|IPM_REG|dataMCUOut[2]~6_combout ;
wire \IPM|IPM_REG|dataMCUOut[2]~7_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a3 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux28~0_combout ;
wire \IPM|IPM_REG|regDataOut[0][3]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a11 ;
wire \IPM|IPM_REG|regDataOut[1][3]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[1][3]~q ;
wire \IPM|IPM_REG|dataMCUOut[3]~8_combout ;
wire \IPM|IPM_REG|regDataIn[2][3]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[3]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[2][3]~q ;
wire \IPM|IPM_REG|Decoder0~2_combout ;
wire \IPM|IPM_REG|dataMCUOut[3]~9_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|selMux[0]~0_combout ;
wire \IPM|IPM_REG|regDataOut[3][4]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a12 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux19~0_combout ;
wire \IPM|IPM_REG|regDataOut[1][4]~q ;
wire \IPM|IPM_REG|regDataIn[2][4]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[4]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[2][4]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a4 ;
wire \IPM|IPM_REG|regDataOut[0][4]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[0][4]~q ;
wire \IPM|IPM_REG|Mux3~0_combout ;
wire \IPM|IPM_REG|dataMCUOut[4]~10_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a13 ;
wire \IPM|IPM_REG|regDataOut[1][5]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[1][5]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a5 ;
wire \IPM|IPM_REG|regDataOut[0][5]~feeder_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[0][5]~q ;
wire \IPM|IPM_REG|regDataIn[2][5]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[5]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[2][5]~q ;
wire \IPM|IPM_REG|dataMCUOut[7]~11_combout ;
wire \IPM|IPM_REG|dataMCUOut[5]~12_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a6 ;
wire \IPM|IPM_REG|regDataOut[0][6]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[0][6]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a14 ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux17~0_combout ;
wire \IPM|IPM_REG|regDataOut[1][6]~q ;
wire \IPM|IPM_REG|regDataIn[2][6]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[6]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[2][6]~q ;
wire \IPM|IPM_REG|dataMCUOut[6]~13_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a15 ;
wire \IPM|IPM_REG|regDataOut[1][7]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[1][7]~q ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a7 ;
wire \IPM|IPM_REG|regDataOut[0][7]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[0][7]~q ;
wire \IPM|IPM_REG|regDataIn[2][7]~q ;
wire \IPM|IPM_REG|regDataOut[2][7]~q ;
wire \IPM|IPM_REG|dataMCUOut[7]~14_combout ;
wire \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|intReq~0_combout ;
wire [2:0] \IPM|IPM_REG|edge_mem_rd ;
wire [2:0] \IPM|IPM_REG|edge_mem_st ;
wire [7:0] \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus ;
wire [0:28] \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass ;
wire [7:0] \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt ;
wire [4:0] \IP_convolution_coprocessor|CORE|j_reg|data_o ;
wire [2:0] \IPM|IPM_REG|regCtrl ;
wire [2:0] \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg ;
wire [0:18] \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass ;
wire [15:0] \IP_convolution_coprocessor|CORE|currentZ_mult|re_out ;
wire [4:0] \IPM|IPM_REG|regConf ;
wire [15:0] \IP_convolution_coprocessor|CORE|currentZ_reg|data_o ;
wire [0:0] \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn ;
wire [7:0] \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt ;
wire [5:0] \IP_convolution_coprocessor|CORE|i_reg|data_o ;
wire [2:0] \IPM|IPM_REG|edge_mem_wr ;

wire [39:0] \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [63:0] \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus ;
wire [39:0] \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a1  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a2  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a3  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a4  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a5  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a6  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a7  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a8  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a9  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a10  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a11  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a12  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a13  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a14  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a15  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [0] = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [0];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [1] = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [1];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [2] = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [2];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [3] = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [3];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [4] = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [4];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [5] = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [5];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [6] = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [6];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [7] = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [7];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [8] = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [8];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [9] = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [9];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [10] = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [10];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [11] = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [11];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [12] = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [12];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [13] = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [13];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [14] = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [14];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [15] = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [15];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~8  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [16];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~9  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [17];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~10  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [18];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~11  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [19];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~12  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [20];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~13  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [21];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~14  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [22];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~15  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [23];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~16  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [24];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~17  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [25];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~18  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [26];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~19  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [27];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~20  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [28];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~21  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [29];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~22  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [30];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~23  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [31];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~24  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [32];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~25  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [33];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~26  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [34];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~27  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [35];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~28  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [36];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~29  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [37];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~30  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [38];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~31  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [39];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~32  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [40];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~33  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [41];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~34  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [42];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~35  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [43];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~36  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [44];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~37  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [45];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~38  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [46];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~39  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [47];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~40  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [48];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~41  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [49];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~42  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [50];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~43  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [51];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~44  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [52];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~45  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [53];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~46  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [54];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~47  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [55];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~48  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [56];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~49  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [57];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~50  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [58];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~51  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [59];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~52  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [60];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~53  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [61];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~54  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [62];
assign \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~55  = \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus [63];

assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a1  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a2  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a3  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a4  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a5  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a6  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a7  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \intMCU~output (
	.i(!\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|intReq~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(intMCU),
	.obar());
// synopsys translate_off
defparam \intMCU~output .bus_hold = "false";
defparam \intMCU~output .open_drain_output = "false";
defparam \intMCU~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \dataMCU[0]~output (
	.i(\IPM|IPM_REG|dataMCUOut[0]~3_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataMCU[0]),
	.obar());
// synopsys translate_off
defparam \dataMCU[0]~output .bus_hold = "false";
defparam \dataMCU[0]~output .open_drain_output = "false";
defparam \dataMCU[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \dataMCU[1]~output (
	.i(\IPM|IPM_REG|dataMCUOut[1]~5_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataMCU[1]),
	.obar());
// synopsys translate_off
defparam \dataMCU[1]~output .bus_hold = "false";
defparam \dataMCU[1]~output .open_drain_output = "false";
defparam \dataMCU[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \dataMCU[2]~output (
	.i(\IPM|IPM_REG|dataMCUOut[2]~7_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataMCU[2]),
	.obar());
// synopsys translate_off
defparam \dataMCU[2]~output .bus_hold = "false";
defparam \dataMCU[2]~output .open_drain_output = "false";
defparam \dataMCU[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \dataMCU[3]~output (
	.i(\IPM|IPM_REG|dataMCUOut[3]~9_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataMCU[3]),
	.obar());
// synopsys translate_off
defparam \dataMCU[3]~output .bus_hold = "false";
defparam \dataMCU[3]~output .open_drain_output = "false";
defparam \dataMCU[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \dataMCU[4]~output (
	.i(\IPM|IPM_REG|dataMCUOut[4]~10_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataMCU[4]),
	.obar());
// synopsys translate_off
defparam \dataMCU[4]~output .bus_hold = "false";
defparam \dataMCU[4]~output .open_drain_output = "false";
defparam \dataMCU[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \dataMCU[5]~output (
	.i(\IPM|IPM_REG|dataMCUOut[5]~12_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataMCU[5]),
	.obar());
// synopsys translate_off
defparam \dataMCU[5]~output .bus_hold = "false";
defparam \dataMCU[5]~output .open_drain_output = "false";
defparam \dataMCU[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \dataMCU[6]~output (
	.i(\IPM|IPM_REG|dataMCUOut[6]~13_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataMCU[6]),
	.obar());
// synopsys translate_off
defparam \dataMCU[6]~output .bus_hold = "false";
defparam \dataMCU[6]~output .open_drain_output = "false";
defparam \dataMCU[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \dataMCU[7]~output (
	.i(\IPM|IPM_REG|dataMCUOut[7]~14_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataMCU[7]),
	.obar());
// synopsys translate_off
defparam \dataMCU[7]~output .bus_hold = "false";
defparam \dataMCU[7]~output .open_drain_output = "false";
defparam \dataMCU[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \addressMCU[0]~input (
	.i(addressMCU[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addressMCU[0]~input_o ));
// synopsys translate_off
defparam \addressMCU[0]~input .bus_hold = "false";
defparam \addressMCU[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \addressMCU[1]~input (
	.i(addressMCU[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addressMCU[1]~input_o ));
// synopsys translate_off
defparam \addressMCU[1]~input .bus_hold = "false";
defparam \addressMCU[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \addressMCU[2]~input (
	.i(addressMCU[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addressMCU[2]~input_o ));
// synopsys translate_off
defparam \addressMCU[2]~input .bus_hold = "false";
defparam \addressMCU[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \addressMCU[3]~input (
	.i(addressMCU[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addressMCU[3]~input_o ));
// synopsys translate_off
defparam \addressMCU[3]~input .bus_hold = "false";
defparam \addressMCU[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N39
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[1]~1 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[1]~1_combout  = ( !\addressMCU[3]~input_o  & ( (!\addressMCU[2]~input_o ) # ((!\addressMCU[0]~input_o  & !\addressMCU[1]~input_o )) ) )

	.dataa(gnd),
	.datab(!\addressMCU[0]~input_o ),
	.datac(!\addressMCU[1]~input_o ),
	.datad(!\addressMCU[2]~input_o ),
	.datae(!\addressMCU[3]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[1]~1 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[1]~1 .lut_mask = 64'hFFC00000FFC00000;
defparam \IPM|IPM_REG|dataMCUOut[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N42
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[1]~0 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[1]~0_combout  = ( \addressMCU[1]~input_o  & ( (!\addressMCU[2]~input_o  & !\addressMCU[3]~input_o ) ) ) # ( !\addressMCU[1]~input_o  & ( (!\addressMCU[3]~input_o  & ((!\addressMCU[2]~input_o ) # (\addressMCU[0]~input_o ))) ) )

	.dataa(gnd),
	.datab(!\addressMCU[0]~input_o ),
	.datac(!\addressMCU[2]~input_o ),
	.datad(!\addressMCU[3]~input_o ),
	.datae(gnd),
	.dataf(!\addressMCU[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[1]~0 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[1]~0 .lut_mask = 64'hF300F300F000F000;
defparam \IPM|IPM_REG|dataMCUOut[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N44
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \dataMCU[3]~input (
	.i(dataMCU[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataMCU[3]~input_o ));
// synopsys translate_off
defparam \dataMCU[3]~input .bus_hold = "false";
defparam \dataMCU[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N24
cyclonev_lcell_comb \IPM|IPM_REG|regConf[3]~feeder (
// Equation(s):
// \IPM|IPM_REG|regConf[3]~feeder_combout  = ( \dataMCU[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regConf[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regConf[3]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regConf[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regConf[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \rstMCU~input (
	.i(rstMCU),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rstMCU~input_o ));
// synopsys translate_off
defparam \rstMCU~input .bus_hold = "false";
defparam \rstMCU~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N39
cyclonev_lcell_comb wireReset(
// Equation(s):
// \wireReset~combout  = ( \rst~input_o  & ( !\rstMCU~input_o  ) ) # ( !\rst~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rstMCU~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wireReset~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam wireReset.extended_lut = "off";
defparam wireReset.lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam wireReset.shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \wrMCU~input (
	.i(wrMCU),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wrMCU~input_o ));
// synopsys translate_off
defparam \wrMCU~input .bus_hold = "false";
defparam \wrMCU~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N3
cyclonev_lcell_comb \IPM|IPM_REG|always2~0 (
// Equation(s):
// \IPM|IPM_REG|always2~0_combout  = ( \addressMCU[2]~input_o  & ( (!\addressMCU[3]~input_o  & (!\addressMCU[0]~input_o  & (!\addressMCU[1]~input_o  & \wrMCU~input_o ))) ) )

	.dataa(!\addressMCU[3]~input_o ),
	.datab(!\addressMCU[0]~input_o ),
	.datac(!\addressMCU[1]~input_o ),
	.datad(!\wrMCU~input_o ),
	.datae(gnd),
	.dataf(!\addressMCU[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|always2~0 .extended_lut = "off";
defparam \IPM|IPM_REG|always2~0 .lut_mask = 64'h0000000000800080;
defparam \IPM|IPM_REG|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N26
dffeas \IPM|IPM_REG|regConf[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regConf[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regConf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regConf[3] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regConf[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \dataMCU[1]~input (
	.i(dataMCU[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataMCU[1]~input_o ));
// synopsys translate_off
defparam \dataMCU[1]~input .bus_hold = "false";
defparam \dataMCU[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y2_N2
dffeas \IPM|IPM_REG|regConf[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[1]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regConf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regConf[1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regConf[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \dataMCU[2]~input (
	.i(dataMCU[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataMCU[2]~input_o ));
// synopsys translate_off
defparam \dataMCU[2]~input .bus_hold = "false";
defparam \dataMCU[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N54
cyclonev_lcell_comb \IPM|IPM_REG|regConf[2]~feeder (
// Equation(s):
// \IPM|IPM_REG|regConf[2]~feeder_combout  = ( \dataMCU[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regConf[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regConf[2]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regConf[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regConf[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N56
dffeas \IPM|IPM_REG|regConf[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regConf[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regConf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regConf[2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regConf[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \dataMCU[0]~input (
	.i(dataMCU[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataMCU[0]~input_o ));
// synopsys translate_off
defparam \dataMCU[0]~input .bus_hold = "false";
defparam \dataMCU[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y2_N35
dffeas \IPM|IPM_REG|regConf[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[0]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regConf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regConf[0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regConf[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N21
cyclonev_io_ibuf \dataMCU[4]~input (
	.i(dataMCU[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataMCU[4]~input_o ));
// synopsys translate_off
defparam \dataMCU[4]~input .bus_hold = "false";
defparam \dataMCU[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N42
cyclonev_lcell_comb \IPM|IPM_REG|regConf[4]~feeder (
// Equation(s):
// \IPM|IPM_REG|regConf[4]~feeder_combout  = ( \dataMCU[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regConf[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regConf[4]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regConf[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regConf[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N44
dffeas \IPM|IPM_REG|regConf[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regConf[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regConf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regConf[4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regConf[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N51
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout  = ( \IPM|IPM_REG|regConf [4] & ( (!\IPM|IPM_REG|regConf [3]) # ((!\IPM|IPM_REG|regConf [1]) # ((!\IPM|IPM_REG|regConf [2]) # (\IPM|IPM_REG|regConf [0]))) ) ) # ( !\IPM|IPM_REG|regConf [4] )

	.dataa(!\IPM|IPM_REG|regConf [3]),
	.datab(!\IPM|IPM_REG|regConf [1]),
	.datac(!\IPM|IPM_REG|regConf [2]),
	.datad(!\IPM|IPM_REG|regConf [0]),
	.datae(!\IPM|IPM_REG|regConf [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0 .lut_mask = 64'hFFFFFEFFFFFFFEFF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N21
cyclonev_lcell_comb \IPM|IPM_REG|always3~0 (
// Equation(s):
// \IPM|IPM_REG|always3~0_combout  = ( \addressMCU[2]~input_o  & ( (!\addressMCU[3]~input_o  & (\addressMCU[0]~input_o  & (!\addressMCU[1]~input_o  & \wrMCU~input_o ))) ) )

	.dataa(!\addressMCU[3]~input_o ),
	.datab(!\addressMCU[0]~input_o ),
	.datac(!\addressMCU[1]~input_o ),
	.datad(!\wrMCU~input_o ),
	.datae(gnd),
	.dataf(!\addressMCU[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|always3~0 .extended_lut = "off";
defparam \IPM|IPM_REG|always3~0 .lut_mask = 64'h0000000000200020;
defparam \IPM|IPM_REG|always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N2
dffeas \IPM|IPM_REG|regCtrl[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[2]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regCtrl [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regCtrl[2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regCtrl[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N59
dffeas \IPM|IPM_REG|edge_mem_st[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regCtrl [2]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_st [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_st[0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_st[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N5
dffeas \IPM|IPM_REG|edge_mem_st[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|edge_mem_st [0]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_st [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_st[1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_st[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N34
dffeas \IPM|IPM_REG|edge_mem_st[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|edge_mem_st [1]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_st [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_st[2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_st[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N0
cyclonev_lcell_comb \IPM|IPM_REG|regSTIP~0 (
// Equation(s):
// \IPM|IPM_REG|regSTIP~0_combout  = ( !\IPM|IPM_REG|edge_mem_st [2] & ( \IPM|IPM_REG|edge_mem_st [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IPM|IPM_REG|edge_mem_st [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|edge_mem_st [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regSTIP~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regSTIP~0 .extended_lut = "off";
defparam \IPM|IPM_REG|regSTIP~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \IPM|IPM_REG|regSTIP~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N2
dffeas \IPM|IPM_REG|regSTIP~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regSTIP~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regSTIP~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regSTIP~DUPLICATE .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regSTIP~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N1
dffeas \IPM|IPM_REG|regSTIP (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regSTIP~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regSTIP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regSTIP .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regSTIP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N48
cyclonev_lcell_comb \IPM|IPM_REG|regDataIn[0][4]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[0][4]~feeder_combout  = ( \dataMCU[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataIn[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][4]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataIn[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataIn[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N0
cyclonev_lcell_comb \IPM|IPM_REG|Decoder0~0 (
// Equation(s):
// \IPM|IPM_REG|Decoder0~0_combout  = ( !\addressMCU[1]~input_o  & ( (!\addressMCU[3]~input_o  & (!\addressMCU[0]~input_o  & (!\addressMCU[2]~input_o  & \wrMCU~input_o ))) ) )

	.dataa(!\addressMCU[3]~input_o ),
	.datab(!\addressMCU[0]~input_o ),
	.datac(!\addressMCU[2]~input_o ),
	.datad(!\wrMCU~input_o ),
	.datae(gnd),
	.dataf(!\addressMCU[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|Decoder0~0 .extended_lut = "off";
defparam \IPM|IPM_REG|Decoder0~0 .lut_mask = 64'h0080008000000000;
defparam \IPM|IPM_REG|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N50
dffeas \IPM|IPM_REG|regDataIn[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataIn[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y2_N23
dffeas \IPM|IPM_REG|regDataIn[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[2]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y3_N35
dffeas \IPM|IPM_REG|regCtrl[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[1]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regCtrl [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regCtrl[1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regCtrl[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y3_N37
dffeas \IPM|IPM_REG|edge_mem_wr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regCtrl [1]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_wr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_wr[0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_wr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N29
dffeas \IPM|IPM_REG|edge_mem_wr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|edge_mem_wr [0]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_wr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_wr[1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_wr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N28
dffeas \IPM|IPM_REG|edge_mem_wr[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|edge_mem_wr [0]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_wr[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_wr[1]~DUPLICATE .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_wr[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N57
cyclonev_lcell_comb \IPM|IPM_REG|edge_mem_wr[2]~feeder (
// Equation(s):
// \IPM|IPM_REG|edge_mem_wr[2]~feeder_combout  = ( \IPM|IPM_REG|edge_mem_wr[1]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|edge_mem_wr[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|edge_mem_wr[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_wr[2]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|edge_mem_wr[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|edge_mem_wr[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N58
dffeas \IPM|IPM_REG|edge_mem_wr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|edge_mem_wr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_wr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_wr[2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_wr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N24
cyclonev_lcell_comb \IPM|IPM_REG|regWRIP~0 (
// Equation(s):
// \IPM|IPM_REG|regWRIP~0_combout  = ( !\IPM|IPM_REG|edge_mem_wr [2] & ( \IPM|IPM_REG|edge_mem_wr [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IPM|IPM_REG|edge_mem_wr [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|edge_mem_wr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regWRIP~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regWRIP~0 .extended_lut = "off";
defparam \IPM|IPM_REG|regWRIP~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \IPM|IPM_REG|regWRIP~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N26
dffeas \IPM|IPM_REG|regWRIP (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regWRIP~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regWRIP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regWRIP .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regWRIP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N15
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0_combout  = ( !\IPM|IPM_REG|regConf [4] & ( \IPM|IPM_REG|regWRIP~q  & ( (!\IPM|IPM_REG|regConf [3] & (!\IPM|IPM_REG|regConf [1] & \IPM|IPM_REG|regConf [2])) ) ) )

	.dataa(!\IPM|IPM_REG|regConf [3]),
	.datab(gnd),
	.datac(!\IPM|IPM_REG|regConf [1]),
	.datad(!\IPM|IPM_REG|regConf [2]),
	.datae(!\IPM|IPM_REG|regConf [4]),
	.dataf(!\IPM|IPM_REG|regWRIP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0 .lut_mask = 64'h0000000000A00000;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N3
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~1 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~1_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0_combout  & ( (\IPM|IPM_REG|regConf [0] & \IPM|IPM_REG|regDataIn[0][2]~q ) ) )

	.dataa(gnd),
	.datab(!\IPM|IPM_REG|regConf [0]),
	.datac(!\IPM|IPM_REG|regDataIn[0][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~1 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~1 .lut_mask = 64'h0000000003030303;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N5
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~1_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[2] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y2_N8
dffeas \IPM|IPM_REG|regDataIn[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[1]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N6
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0_combout  & ( (\IPM|IPM_REG|regConf [0] & \IPM|IPM_REG|regDataIn[0][1]~q ) ) )

	.dataa(gnd),
	.datab(!\IPM|IPM_REG|regConf [0]),
	.datac(!\IPM|IPM_REG|regDataIn[0][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2 .lut_mask = 64'h0000000003030303;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N8
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[1] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y2_N41
dffeas \IPM|IPM_REG|regDataIn[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[0]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N0
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0_combout  & ( (\IPM|IPM_REG|regConf [0] & \IPM|IPM_REG|regDataIn[0][0]~q ) ) )

	.dataa(gnd),
	.datab(!\IPM|IPM_REG|regConf [0]),
	.datac(gnd),
	.datad(!\IPM|IPM_REG|regDataIn[0][0]~q ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0 .lut_mask = 64'h0000000000330033;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N2
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N9
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0_combout  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [2] & (!\IPM|IPM_REG|regConf [0] & 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [1] & !\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [0]))) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [2]),
	.datab(!\IPM|IPM_REG|regConf [0]),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [1]),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [0]),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0 .lut_mask = 64'h0000000080008000;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N16
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][4]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N36
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|FSM|i_enable~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|i_enable~0_combout  = ( \IP_convolution_coprocessor|CORE|FSM|next.S2~0_combout  ) # ( !\IP_convolution_coprocessor|CORE|FSM|next.S2~0_combout  & ( \IP_convolution_coprocessor|CORE|FSM|state.S8~q  ) )

	.dataa(gnd),
	.datab(!\IP_convolution_coprocessor|CORE|FSM|state.S8~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|FSM|next.S2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|i_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|i_enable~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|FSM|i_enable~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \IP_convolution_coprocessor|CORE|FSM|i_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N38
dffeas \IP_convolution_coprocessor|CORE|FSM|i_enable (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|i_enable~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|i_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|i_enable .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|i_enable .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N26
dffeas \IP_convolution_coprocessor|CORE|i_reg|data_o[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|i_mux|re_out[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|i_reg|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N24
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|i_mux|re_out[0]~2 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_mux|re_out[0]~2_combout  = ( !\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & ( !\IP_convolution_coprocessor|CORE|i_reg|data_o [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|CORE|i_reg|data_o [0]),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|FSM|sel_i~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|i_mux|re_out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_mux|re_out[0]~2 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|i_mux|re_out[0]~2 .lut_mask = 64'hFF00FF0000000000;
defparam \IP_convolution_coprocessor|CORE|i_mux|re_out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N25
dffeas \IP_convolution_coprocessor|CORE|i_reg|data_o[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|i_mux|re_out[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|i_reg|data_o[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[0]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N33
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|i_mux|re_out[1]~3 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_mux|re_out[1]~3_combout  = ( \IP_convolution_coprocessor|CORE|i_reg|data_o[0]~DUPLICATE_q  & ( (!\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & !\IP_convolution_coprocessor|CORE|i_reg|data_o [1]) ) ) # ( 
// !\IP_convolution_coprocessor|CORE|i_reg|data_o[0]~DUPLICATE_q  & ( (!\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & \IP_convolution_coprocessor|CORE|i_reg|data_o [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|FSM|sel_i~q ),
	.datad(!\IP_convolution_coprocessor|CORE|i_reg|data_o [1]),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|i_reg|data_o[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|i_mux|re_out[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_mux|re_out[1]~3 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|i_mux|re_out[1]~3 .lut_mask = 64'h00F000F0F000F000;
defparam \IP_convolution_coprocessor|CORE|i_mux|re_out[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N35
dffeas \IP_convolution_coprocessor|CORE|i_reg|data_o[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|i_mux|re_out[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|i_reg|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[1] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N34
dffeas \IP_convolution_coprocessor|CORE|i_reg|data_o[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|i_mux|re_out[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|i_reg|data_o[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[1]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N30
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|i_mux|re_out[2]~1 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_mux|re_out[2]~1_combout  = ( \IP_convolution_coprocessor|CORE|i_reg|data_o[1]~DUPLICATE_q  & ( (!\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & (!\IP_convolution_coprocessor|CORE|i_reg|data_o [0] $ 
// (!\IP_convolution_coprocessor|CORE|i_reg|data_o [2]))) ) ) # ( !\IP_convolution_coprocessor|CORE|i_reg|data_o[1]~DUPLICATE_q  & ( (!\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & \IP_convolution_coprocessor|CORE|i_reg|data_o [2]) ) )

	.dataa(gnd),
	.datab(!\IP_convolution_coprocessor|CORE|i_reg|data_o [0]),
	.datac(!\IP_convolution_coprocessor|CORE|FSM|sel_i~q ),
	.datad(!\IP_convolution_coprocessor|CORE|i_reg|data_o [2]),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|i_reg|data_o[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|i_mux|re_out[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_mux|re_out[2]~1 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|i_mux|re_out[2]~1 .lut_mask = 64'h00F000F030C030C0;
defparam \IP_convolution_coprocessor|CORE|i_mux|re_out[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N32
dffeas \IP_convolution_coprocessor|CORE|i_reg|data_o[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|i_mux|re_out[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|i_reg|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[2] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N3
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|i_mux|re_out[3]~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_mux|re_out[3]~0_combout  = ( !\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & ( !\IP_convolution_coprocessor|CORE|i_reg|data_o [3] $ (((!\IP_convolution_coprocessor|CORE|i_reg|data_o [2]) # 
// ((!\IP_convolution_coprocessor|CORE|i_reg|data_o[0]~DUPLICATE_q ) # (!\IP_convolution_coprocessor|CORE|i_reg|data_o[1]~DUPLICATE_q )))) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|i_reg|data_o [2]),
	.datab(!\IP_convolution_coprocessor|CORE|i_reg|data_o[0]~DUPLICATE_q ),
	.datac(!\IP_convolution_coprocessor|CORE|i_reg|data_o[1]~DUPLICATE_q ),
	.datad(!\IP_convolution_coprocessor|CORE|i_reg|data_o [3]),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|FSM|sel_i~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|i_mux|re_out[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_mux|re_out[3]~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|i_mux|re_out[3]~0 .lut_mask = 64'h01FE01FE00000000;
defparam \IP_convolution_coprocessor|CORE|i_mux|re_out[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N5
dffeas \IP_convolution_coprocessor|CORE|i_reg|data_o[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|i_mux|re_out[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|i_reg|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[3] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N0
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|i_adder|Add0~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout  = ( \IP_convolution_coprocessor|CORE|i_reg|data_o [2] & ( (\IP_convolution_coprocessor|CORE|i_reg|data_o[0]~DUPLICATE_q  & (\IP_convolution_coprocessor|CORE|i_reg|data_o [1] & 
// \IP_convolution_coprocessor|CORE|i_reg|data_o [3])) ) )

	.dataa(gnd),
	.datab(!\IP_convolution_coprocessor|CORE|i_reg|data_o[0]~DUPLICATE_q ),
	.datac(!\IP_convolution_coprocessor|CORE|i_reg|data_o [1]),
	.datad(!\IP_convolution_coprocessor|CORE|i_reg|data_o [3]),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|i_reg|data_o [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_adder|Add0~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|i_adder|Add0~0 .lut_mask = 64'h0000000000030003;
defparam \IP_convolution_coprocessor|CORE|i_adder|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N20
dffeas \IP_convolution_coprocessor|CORE|i_reg|data_o[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|i_mux|re_out[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|i_reg|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[4] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N18
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|i_mux|re_out[4]~5 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_mux|re_out[4]~5_combout  = ( \IP_convolution_coprocessor|CORE|i_reg|data_o [4] & ( !\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & ( !\IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout  ) ) ) # ( 
// !\IP_convolution_coprocessor|CORE|i_reg|data_o [4] & ( !\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & ( \IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout ),
	.datad(gnd),
	.datae(!\IP_convolution_coprocessor|CORE|i_reg|data_o [4]),
	.dataf(!\IP_convolution_coprocessor|CORE|FSM|sel_i~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|i_mux|re_out[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_mux|re_out[4]~5 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|i_mux|re_out[4]~5 .lut_mask = 64'h0F0FF0F000000000;
defparam \IP_convolution_coprocessor|CORE|i_mux|re_out[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N19
dffeas \IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|i_mux|re_out[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N53
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][2]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N15
cyclonev_lcell_comb \IPM|IPM_REG|regDataIn[0][3]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[0][3]~feeder_combout  = ( \dataMCU[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataIn[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][3]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataIn[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataIn[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N17
dffeas \IPM|IPM_REG|regDataIn[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataIn[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][3] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N35
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][3]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N39
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q  & ( \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0 .lut_mask = 64'h0000000055555555;
defparam \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N27
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|i_mux|re_out[5]~4 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_mux|re_out[5]~4_combout  = ( \IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE_q  & ( (!\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & (!\IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout  $ 
// (!\IP_convolution_coprocessor|CORE|i_reg|data_o [5]))) ) ) # ( !\IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE_q  & ( (!\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & \IP_convolution_coprocessor|CORE|i_reg|data_o [5]) ) )

	.dataa(gnd),
	.datab(!\IP_convolution_coprocessor|CORE|FSM|sel_i~q ),
	.datac(!\IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout ),
	.datad(!\IP_convolution_coprocessor|CORE|i_reg|data_o [5]),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|i_mux|re_out[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_mux|re_out[5]~4 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|i_mux|re_out[5]~4 .lut_mask = 64'h00CC00CC0CC00CC0;
defparam \IP_convolution_coprocessor|CORE|i_mux|re_out[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N28
dffeas \IP_convolution_coprocessor|CORE|i_reg|data_o[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|i_mux|re_out[5]~4_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|FSM|i_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|i_reg|data_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[5] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|i_reg|data_o[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N30
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|i_comp|LessThan0~3 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_comp|LessThan0~3_combout  = ( \IP_convolution_coprocessor|CORE|i_reg|data_o [5] & ( \IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout  & ( (!\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & 
// (\IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE_q  & ((\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout ) # (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q )))) # 
// (\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & (((\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout )) # (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q ))) ) ) ) # ( 
// !\IP_convolution_coprocessor|CORE|i_reg|data_o [5] & ( \IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout  & ( (!\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q  & 
// (!\IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE_q  & \IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout ))) # (\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & (((\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout 
// )) # (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q ))) ) ) ) # ( \IP_convolution_coprocessor|CORE|i_reg|data_o [5] & ( !\IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout  & ( 
// (\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & ((\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout ) # (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q ))) ) ) ) # ( 
// !\IP_convolution_coprocessor|CORE|i_reg|data_o [5] & ( !\IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q  & 
// (\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout  & ((!\IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE_q ) # (\IP_convolution_coprocessor|CORE|FSM|sel_i~q )))) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q  & (((!\IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE_q ) # (\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout )) # 
// (\IP_convolution_coprocessor|CORE|FSM|sel_i~q ))) ) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|FSM|sel_i~q ),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q ),
	.datac(!\IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE_q ),
	.datad(!\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout ),
	.datae(!\IP_convolution_coprocessor|CORE|i_reg|data_o [5]),
	.dataf(!\IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|i_comp|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~3 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~3 .lut_mask = 64'h31F711551175135F;
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N5
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][0]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N47
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][1]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N6
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|i_comp|LessThan0~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_comp|LessThan0~0_combout  = ( \IP_convolution_coprocessor|CORE|i_reg|data_o[1]~DUPLICATE_q  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~DUPLICATE_q  & 
// ((!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~DUPLICATE_q ) # ((!\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & !\IP_convolution_coprocessor|CORE|i_reg|data_o [0])))) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~DUPLICATE_q  & (((!\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & !\IP_convolution_coprocessor|CORE|i_reg|data_o [0])))) ) ) # ( 
// !\IP_convolution_coprocessor|CORE|i_reg|data_o[1]~DUPLICATE_q  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~DUPLICATE_q  & ((!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~DUPLICATE_q ) # 
// ((!\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & \IP_convolution_coprocessor|CORE|i_reg|data_o [0])))) # (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~DUPLICATE_q  & 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~DUPLICATE_q  & (!\IP_convolution_coprocessor|CORE|FSM|sel_i~q ))) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~DUPLICATE_q ),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~DUPLICATE_q ),
	.datac(!\IP_convolution_coprocessor|CORE|FSM|sel_i~q ),
	.datad(!\IP_convolution_coprocessor|CORE|i_reg|data_o [0]),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|i_reg|data_o[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|i_comp|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~0 .lut_mask = 64'hC8E8C8E8F888F888;
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N52
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][2]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N34
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][3]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N45
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|i_comp|LessThan0~1 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_comp|LessThan0~1_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~DUPLICATE_q  & ( \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q  & ( 
// (!\IP_convolution_coprocessor|CORE|i_comp|LessThan0~0_combout  & (!\IP_convolution_coprocessor|CORE|i_mux|re_out[3]~0_combout  & !\IP_convolution_coprocessor|CORE|i_mux|re_out[2]~1_combout )) ) ) ) # ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~DUPLICATE_q  & ( \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q  & ( (!\IP_convolution_coprocessor|CORE|i_comp|LessThan0~0_combout ) # 
// ((!\IP_convolution_coprocessor|CORE|i_mux|re_out[3]~0_combout ) # (!\IP_convolution_coprocessor|CORE|i_mux|re_out[2]~1_combout )) ) ) ) # ( \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~DUPLICATE_q  & ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q  & ( (!\IP_convolution_coprocessor|CORE|i_mux|re_out[3]~0_combout ) # ((!\IP_convolution_coprocessor|CORE|i_comp|LessThan0~0_combout  & 
// !\IP_convolution_coprocessor|CORE|i_mux|re_out[2]~1_combout )) ) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~DUPLICATE_q  & ( !\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q  & ( 
// (!\IP_convolution_coprocessor|CORE|i_mux|re_out[3]~0_combout  & ((!\IP_convolution_coprocessor|CORE|i_comp|LessThan0~0_combout ) # (!\IP_convolution_coprocessor|CORE|i_mux|re_out[2]~1_combout ))) ) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|i_comp|LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|i_mux|re_out[3]~0_combout ),
	.datad(!\IP_convolution_coprocessor|CORE|i_mux|re_out[2]~1_combout ),
	.datae(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~DUPLICATE_q ),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|i_comp|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~1 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~1 .lut_mask = 64'hF0A0FAF0FFFAA000;
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N48
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|i_comp|LessThan0~2 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_comp|LessThan0~2_combout  = ( \IP_convolution_coprocessor|CORE|i_reg|data_o [5] & ( \IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout  & ( (!\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout  & 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q  & ((\IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE_q ) # (\IP_convolution_coprocessor|CORE|FSM|sel_i~q )))) ) ) ) # ( 
// !\IP_convolution_coprocessor|CORE|i_reg|data_o [5] & ( \IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout  & ( (!\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & ((!\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout  & 
// (!\IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE_q  & \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q )) # (\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout  & 
// (!\IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE_q  $ (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q ))))) # (\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & 
// (!\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout  & ((!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q )))) ) ) ) # ( \IP_convolution_coprocessor|CORE|i_reg|data_o [5] & ( 
// !\IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout  & ( (!\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & (\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout  & (!\IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE_q  & 
// \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q ))) # (\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & (!\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout  & 
// ((!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q )))) ) ) ) # ( !\IP_convolution_coprocessor|CORE|i_reg|data_o [5] & ( !\IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout  & ( 
// (!\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout  & (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q  $ (((!\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & 
// \IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE_q ))))) # (\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout  & (!\IP_convolution_coprocessor|CORE|FSM|sel_i~q  & (\IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE_q  & 
// !\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q ))) ) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|FSM|sel_i~q ),
	.datab(!\IP_convolution_coprocessor|CORE|sizeZ_substractor|Add0~0_combout ),
	.datac(!\IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE_q ),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q ),
	.datae(!\IP_convolution_coprocessor|CORE|i_reg|data_o [5]),
	.dataf(!\IP_convolution_coprocessor|CORE|i_adder|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|i_comp|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~2 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~2 .lut_mask = 64'hC608442064824C00;
defparam \IP_convolution_coprocessor|CORE|i_comp|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N51
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|FSM|Selector5~1 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|Selector5~1_combout  = ( \IP_convolution_coprocessor|CORE|i_comp|LessThan0~2_combout  & ( (!\IP_convolution_coprocessor|CORE|FSM|Selector5~0_combout  & (!\IP_convolution_coprocessor|CORE|i_comp|LessThan0~3_combout  & 
// !\IP_convolution_coprocessor|CORE|i_comp|LessThan0~1_combout )) ) ) # ( !\IP_convolution_coprocessor|CORE|i_comp|LessThan0~2_combout  & ( (!\IP_convolution_coprocessor|CORE|FSM|Selector5~0_combout  & 
// !\IP_convolution_coprocessor|CORE|i_comp|LessThan0~3_combout ) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|FSM|Selector5~0_combout ),
	.datab(!\IP_convolution_coprocessor|CORE|i_comp|LessThan0~3_combout ),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|CORE|i_comp|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|i_comp|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|Selector5~1 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|FSM|Selector5~1 .lut_mask = 64'h8888888888008800;
defparam \IP_convolution_coprocessor|CORE|FSM|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N52
dffeas \IP_convolution_coprocessor|CORE|FSM|done (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|done .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N15
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|FSM|Selector6~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|Selector6~0_combout  = ( \IP_convolution_coprocessor|CORE|FSM|done~q  ) # ( !\IP_convolution_coprocessor|CORE|FSM|done~q  & ( (\IPM|IPM_REG|regSTIP~q  & \IP_convolution_coprocessor|CORE|FSM|state.S13~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IPM|IPM_REG|regSTIP~q ),
	.datad(!\IP_convolution_coprocessor|CORE|FSM|state.S13~q ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|FSM|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|Selector6~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|FSM|Selector6~0 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \IP_convolution_coprocessor|CORE|FSM|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N16
dffeas \IP_convolution_coprocessor|CORE|FSM|state.S13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|state.S13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|state.S13 .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|state.S13 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N18
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|FSM|Selector0~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|Selector0~0_combout  = ( \IP_convolution_coprocessor|CORE|FSM|state.S13~q  & ( \IPM|IPM_REG|regSTIP~DUPLICATE_q  ) ) # ( !\IP_convolution_coprocessor|CORE|FSM|state.S13~q  & ( 
// (\IP_convolution_coprocessor|CORE|FSM|state.S1~q ) # (\IPM|IPM_REG|regSTIP~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IPM|IPM_REG|regSTIP~DUPLICATE_q ),
	.datad(!\IP_convolution_coprocessor|CORE|FSM|state.S1~q ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|FSM|state.S13~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|Selector0~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|FSM|Selector0~0 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \IP_convolution_coprocessor|CORE|FSM|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N19
dffeas \IP_convolution_coprocessor|CORE|FSM|state.S1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|state.S1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|state.S1 .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|state.S1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N21
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|FSM|next.S2~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|next.S2~0_combout  = (\IPM|IPM_REG|regSTIP~DUPLICATE_q  & !\IP_convolution_coprocessor|CORE|FSM|state.S1~q )

	.dataa(!\IPM|IPM_REG|regSTIP~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|CORE|FSM|state.S1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|next.S2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|next.S2~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|FSM|next.S2~0 .lut_mask = 64'h5500550055005500;
defparam \IP_convolution_coprocessor|CORE|FSM|next.S2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N23
dffeas \IP_convolution_coprocessor|CORE|FSM|sel_i (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|next.S2~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|sel_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|sel_i .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|sel_i .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N26
dffeas \IP_convolution_coprocessor|CORE|FSM|state.S10 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|FSM|state.S8~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|state.S10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|state.S10 .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|state.S10 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N24
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|FSM|Selector5~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|Selector5~0_combout  = ( !\IP_convolution_coprocessor|CORE|FSM|state.S10~q  & ( !\IP_convolution_coprocessor|CORE|FSM|sel_i~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|FSM|sel_i~q ),
	.datad(gnd),
	.datae(!\IP_convolution_coprocessor|CORE|FSM|state.S10~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|Selector5~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|FSM|Selector5~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \IP_convolution_coprocessor|CORE|FSM|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N48
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|FSM|Selector1~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|Selector1~0_combout  = ( \IP_convolution_coprocessor|CORE|i_comp|LessThan0~2_combout  & ( (!\IP_convolution_coprocessor|CORE|FSM|Selector5~0_combout  & ((\IP_convolution_coprocessor|CORE|i_comp|LessThan0~1_combout ) # 
// (\IP_convolution_coprocessor|CORE|i_comp|LessThan0~3_combout ))) ) ) # ( !\IP_convolution_coprocessor|CORE|i_comp|LessThan0~2_combout  & ( (!\IP_convolution_coprocessor|CORE|FSM|Selector5~0_combout  & 
// \IP_convolution_coprocessor|CORE|i_comp|LessThan0~3_combout ) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|FSM|Selector5~0_combout ),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|i_comp|LessThan0~3_combout ),
	.datad(!\IP_convolution_coprocessor|CORE|i_comp|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|i_comp|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|Selector1~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|FSM|Selector1~0 .lut_mask = 64'h0A0A0A0A0AAA0AAA;
defparam \IP_convolution_coprocessor|CORE|FSM|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N50
dffeas \IP_convolution_coprocessor|CORE|FSM|sel_j (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|sel_j .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|sel_j .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N6
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|j_mux|re_out[0]~3 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_mux|re_out[0]~3_combout  = ( !\IP_convolution_coprocessor|CORE|j_reg|data_o [0] & ( !\IP_convolution_coprocessor|CORE|FSM|sel_j~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|j_reg|data_o [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|j_mux|re_out[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_mux|re_out[0]~3 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|j_mux|re_out[0]~3 .lut_mask = 64'hF0F0F0F000000000;
defparam \IP_convolution_coprocessor|CORE|j_mux|re_out[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N58
dffeas \IP_convolution_coprocessor|CORE|j_reg|data_o[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1_combout ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|CORE|FSM|j_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|j_reg|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_reg|data_o[3] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|j_reg|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N36
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4_combout  = ( \IP_convolution_coprocessor|CORE|j_reg|data_o [0] & ( (!\IP_convolution_coprocessor|CORE|j_reg|data_o [1] & !\IP_convolution_coprocessor|CORE|FSM|sel_j~q ) ) ) # ( 
// !\IP_convolution_coprocessor|CORE|j_reg|data_o [0] & ( (\IP_convolution_coprocessor|CORE|j_reg|data_o [1] & !\IP_convolution_coprocessor|CORE|FSM|sel_j~q ) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|j_reg|data_o [1]),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|j_reg|data_o [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4 .lut_mask = 64'h50505050A0A0A0A0;
defparam \IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N55
dffeas \IP_convolution_coprocessor|CORE|j_reg|data_o[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4_combout ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|CORE|FSM|j_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|j_reg|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_reg|data_o[1] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|j_reg|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N9
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2_combout  = ( \IP_convolution_coprocessor|CORE|j_reg|data_o [2] & ( (!\IP_convolution_coprocessor|CORE|FSM|sel_j~q  & ((!\IP_convolution_coprocessor|CORE|j_reg|data_o [0]) # 
// (!\IP_convolution_coprocessor|CORE|j_reg|data_o [1]))) ) ) # ( !\IP_convolution_coprocessor|CORE|j_reg|data_o [2] & ( (\IP_convolution_coprocessor|CORE|j_reg|data_o [0] & (!\IP_convolution_coprocessor|CORE|FSM|sel_j~q  & 
// \IP_convolution_coprocessor|CORE|j_reg|data_o [1])) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|j_reg|data_o [0]),
	.datab(!\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datac(!\IP_convolution_coprocessor|CORE|j_reg|data_o [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|j_reg|data_o [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2 .lut_mask = 64'h04040404C8C8C8C8;
defparam \IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N5
dffeas \IP_convolution_coprocessor|CORE|j_reg|data_o[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2_combout ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|CORE|FSM|j_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|j_reg|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_reg|data_o[2] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|j_reg|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N42
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|j_adder|Add0~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_adder|Add0~0_combout  = ( \IP_convolution_coprocessor|CORE|j_reg|data_o [1] & ( (\IP_convolution_coprocessor|CORE|j_reg|data_o [0] & \IP_convolution_coprocessor|CORE|j_reg|data_o [2]) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|j_reg|data_o [0]),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|j_reg|data_o [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|j_reg|data_o [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|j_adder|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_adder|Add0~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|j_adder|Add0~0 .lut_mask = 64'h0000000005050505;
defparam \IP_convolution_coprocessor|CORE|j_adder|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N54
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout  = ( \IP_convolution_coprocessor|CORE|j_reg|data_o [4] & ( \IP_convolution_coprocessor|CORE|j_reg|data_o [3] & ( (!\IP_convolution_coprocessor|CORE|FSM|sel_j~q  & 
// ((!\IP_convolution_coprocessor|CORE|j_reg|data_o [0]) # ((!\IP_convolution_coprocessor|CORE|j_reg|data_o [1]) # (!\IP_convolution_coprocessor|CORE|j_reg|data_o [2])))) ) ) ) # ( !\IP_convolution_coprocessor|CORE|j_reg|data_o [4] & ( 
// \IP_convolution_coprocessor|CORE|j_reg|data_o [3] & ( (\IP_convolution_coprocessor|CORE|j_reg|data_o [0] & (\IP_convolution_coprocessor|CORE|j_reg|data_o [1] & (\IP_convolution_coprocessor|CORE|j_reg|data_o [2] & 
// !\IP_convolution_coprocessor|CORE|FSM|sel_j~q ))) ) ) ) # ( \IP_convolution_coprocessor|CORE|j_reg|data_o [4] & ( !\IP_convolution_coprocessor|CORE|j_reg|data_o [3] & ( !\IP_convolution_coprocessor|CORE|FSM|sel_j~q  ) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|j_reg|data_o [0]),
	.datab(!\IP_convolution_coprocessor|CORE|j_reg|data_o [1]),
	.datac(!\IP_convolution_coprocessor|CORE|j_reg|data_o [2]),
	.datad(!\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datae(!\IP_convolution_coprocessor|CORE|j_reg|data_o [4]),
	.dataf(!\IP_convolution_coprocessor|CORE|j_reg|data_o [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0 .lut_mask = 64'h0000FF000100FE00;
defparam \IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N56
dffeas \IP_convolution_coprocessor|CORE|j_reg|data_o[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|FSM|j_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|j_reg|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_reg|data_o[4] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|j_reg|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N45
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|j_adder|Add0~1 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_adder|Add0~1_combout  = ( \IP_convolution_coprocessor|CORE|j_reg|data_o [1] & ( \IP_convolution_coprocessor|CORE|j_reg|data_o [0] ) )

	.dataa(!\IP_convolution_coprocessor|CORE|j_reg|data_o [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|j_reg|data_o [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|j_adder|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_adder|Add0~1 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|j_adder|Add0~1 .lut_mask = 64'h0000000055555555;
defparam \IP_convolution_coprocessor|CORE|j_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N12
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|i_minus_j|Add0~26 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_minus_j|Add0~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\IP_convolution_coprocessor|CORE|i_minus_j|Add0~26_cout ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_minus_j|Add0~26 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|i_minus_j|Add0~26 .lut_mask = 64'h000000000000FFFF;
defparam \IP_convolution_coprocessor|CORE|i_minus_j|Add0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N15
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|i_minus_j|Add0~21 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_minus_j|Add0~21_sumout  = SUM(( \IP_convolution_coprocessor|CORE|i_reg|data_o[0]~DUPLICATE_q  ) + ( (\IP_convolution_coprocessor|CORE|j_reg|data_o [0]) # (\IP_convolution_coprocessor|CORE|FSM|sel_j~q ) ) + ( 
// \IP_convolution_coprocessor|CORE|i_minus_j|Add0~26_cout  ))
// \IP_convolution_coprocessor|CORE|i_minus_j|Add0~22  = CARRY(( \IP_convolution_coprocessor|CORE|i_reg|data_o[0]~DUPLICATE_q  ) + ( (\IP_convolution_coprocessor|CORE|j_reg|data_o [0]) # (\IP_convolution_coprocessor|CORE|FSM|sel_j~q ) ) + ( 
// \IP_convolution_coprocessor|CORE|i_minus_j|Add0~26_cout  ))

	.dataa(!\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|CORE|i_reg|data_o[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|j_reg|data_o [0]),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|CORE|i_minus_j|Add0~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|i_minus_j|Add0~21_sumout ),
	.cout(\IP_convolution_coprocessor|CORE|i_minus_j|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_minus_j|Add0~21 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|i_minus_j|Add0~21 .lut_mask = 64'h0000AA00000000FF;
defparam \IP_convolution_coprocessor|CORE|i_minus_j|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N18
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|i_minus_j|Add0~17 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_minus_j|Add0~17_sumout  = SUM(( \IP_convolution_coprocessor|CORE|i_reg|data_o[1]~DUPLICATE_q  ) + ( (!\IP_convolution_coprocessor|CORE|j_reg|data_o [0] $ (\IP_convolution_coprocessor|CORE|j_reg|data_o [1])) # 
// (\IP_convolution_coprocessor|CORE|FSM|sel_j~q ) ) + ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~22  ))
// \IP_convolution_coprocessor|CORE|i_minus_j|Add0~18  = CARRY(( \IP_convolution_coprocessor|CORE|i_reg|data_o[1]~DUPLICATE_q  ) + ( (!\IP_convolution_coprocessor|CORE|j_reg|data_o [0] $ (\IP_convolution_coprocessor|CORE|j_reg|data_o [1])) # 
// (\IP_convolution_coprocessor|CORE|FSM|sel_j~q ) ) + ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~22  ))

	.dataa(!\IP_convolution_coprocessor|CORE|j_reg|data_o [0]),
	.datab(!\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datac(!\IP_convolution_coprocessor|CORE|i_reg|data_o[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|j_reg|data_o [1]),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|CORE|i_minus_j|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|i_minus_j|Add0~17_sumout ),
	.cout(\IP_convolution_coprocessor|CORE|i_minus_j|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_minus_j|Add0~17 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|i_minus_j|Add0~17 .lut_mask = 64'h0000448800000F0F;
defparam \IP_convolution_coprocessor|CORE|i_minus_j|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N21
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|i_minus_j|Add0~13 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout  = SUM(( (!\IP_convolution_coprocessor|CORE|j_reg|data_o [2] $ (((\IP_convolution_coprocessor|CORE|j_reg|data_o [0] & \IP_convolution_coprocessor|CORE|j_reg|data_o [1])))) # 
// (\IP_convolution_coprocessor|CORE|FSM|sel_j~q ) ) + ( \IP_convolution_coprocessor|CORE|i_reg|data_o [2] ) + ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~18  ))
// \IP_convolution_coprocessor|CORE|i_minus_j|Add0~14  = CARRY(( (!\IP_convolution_coprocessor|CORE|j_reg|data_o [2] $ (((\IP_convolution_coprocessor|CORE|j_reg|data_o [0] & \IP_convolution_coprocessor|CORE|j_reg|data_o [1])))) # 
// (\IP_convolution_coprocessor|CORE|FSM|sel_j~q ) ) + ( \IP_convolution_coprocessor|CORE|i_reg|data_o [2] ) + ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~18  ))

	.dataa(!\IP_convolution_coprocessor|CORE|j_reg|data_o [0]),
	.datab(!\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datac(!\IP_convolution_coprocessor|CORE|j_reg|data_o [1]),
	.datad(!\IP_convolution_coprocessor|CORE|j_reg|data_o [2]),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|i_reg|data_o [2]),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|CORE|i_minus_j|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout ),
	.cout(\IP_convolution_coprocessor|CORE|i_minus_j|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_minus_j|Add0~13 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|i_minus_j|Add0~13 .lut_mask = 64'h0000FF000000FB37;
defparam \IP_convolution_coprocessor|CORE|i_minus_j|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N24
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|i_minus_j|Add0~9 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout  = SUM(( (!\IP_convolution_coprocessor|CORE|j_reg|data_o [3] $ (((\IP_convolution_coprocessor|CORE|j_adder|Add0~1_combout  & \IP_convolution_coprocessor|CORE|j_reg|data_o [2])))) # 
// (\IP_convolution_coprocessor|CORE|FSM|sel_j~q ) ) + ( \IP_convolution_coprocessor|CORE|i_reg|data_o [3] ) + ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~14  ))
// \IP_convolution_coprocessor|CORE|i_minus_j|Add0~10  = CARRY(( (!\IP_convolution_coprocessor|CORE|j_reg|data_o [3] $ (((\IP_convolution_coprocessor|CORE|j_adder|Add0~1_combout  & \IP_convolution_coprocessor|CORE|j_reg|data_o [2])))) # 
// (\IP_convolution_coprocessor|CORE|FSM|sel_j~q ) ) + ( \IP_convolution_coprocessor|CORE|i_reg|data_o [3] ) + ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~14  ))

	.dataa(!\IP_convolution_coprocessor|CORE|j_reg|data_o [3]),
	.datab(!\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datac(!\IP_convolution_coprocessor|CORE|j_adder|Add0~1_combout ),
	.datad(!\IP_convolution_coprocessor|CORE|j_reg|data_o [2]),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|i_reg|data_o [3]),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|CORE|i_minus_j|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout ),
	.cout(\IP_convolution_coprocessor|CORE|i_minus_j|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_minus_j|Add0~9 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|i_minus_j|Add0~9 .lut_mask = 64'h0000FF000000BBB7;
defparam \IP_convolution_coprocessor|CORE|i_minus_j|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N27
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|i_minus_j|Add0~5 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout  = SUM(( (!\IP_convolution_coprocessor|CORE|j_reg|data_o [4] $ (((\IP_convolution_coprocessor|CORE|j_reg|data_o [3] & \IP_convolution_coprocessor|CORE|j_adder|Add0~0_combout )))) # 
// (\IP_convolution_coprocessor|CORE|FSM|sel_j~q ) ) + ( \IP_convolution_coprocessor|CORE|i_reg|data_o [4] ) + ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~10  ))
// \IP_convolution_coprocessor|CORE|i_minus_j|Add0~6  = CARRY(( (!\IP_convolution_coprocessor|CORE|j_reg|data_o [4] $ (((\IP_convolution_coprocessor|CORE|j_reg|data_o [3] & \IP_convolution_coprocessor|CORE|j_adder|Add0~0_combout )))) # 
// (\IP_convolution_coprocessor|CORE|FSM|sel_j~q ) ) + ( \IP_convolution_coprocessor|CORE|i_reg|data_o [4] ) + ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~10  ))

	.dataa(!\IP_convolution_coprocessor|CORE|j_reg|data_o [3]),
	.datab(!\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datac(!\IP_convolution_coprocessor|CORE|j_adder|Add0~0_combout ),
	.datad(!\IP_convolution_coprocessor|CORE|j_reg|data_o [4]),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|i_reg|data_o [4]),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|CORE|i_minus_j|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout ),
	.cout(\IP_convolution_coprocessor|CORE|i_minus_j|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_minus_j|Add0~5 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|i_minus_j|Add0~5 .lut_mask = 64'h0000FF000000FB37;
defparam \IP_convolution_coprocessor|CORE|i_minus_j|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N30
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|i_minus_j|Add0~1 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|i_minus_j|Add0~1_sumout  = SUM(( \IP_convolution_coprocessor|CORE|i_reg|data_o [5] ) + ( VCC ) + ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|i_reg|data_o [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|CORE|i_minus_j|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|i_minus_j|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|i_minus_j|Add0~1 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|i_minus_j|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \IP_convolution_coprocessor|CORE|i_minus_j|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N17
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][4]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N0
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|index_comp_mux|re_out[2]~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|index_comp_mux|re_out[2]~0_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q  & ( !\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  ) ) # ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|index_comp_mux|re_out[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|index_comp_mux|re_out[2]~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|index_comp_mux|re_out[2]~0 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \IP_convolution_coprocessor|CORE|index_comp_mux|re_out[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N42
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3_combout  = ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout  & ( \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q  & ( 
// (!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout  & ((!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout ) # (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ))) # 
// (\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout  & (!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout  & \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q )) ) ) ) # ( 
// !\IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout  & ( \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q  & ( (!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout  & 
// ((!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout ) # ((!\IP_convolution_coprocessor|CORE|index_comp_mux|re_out[2]~0_combout ) # (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q )))) # 
// (\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout  & (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & ((!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout ) # 
// (!\IP_convolution_coprocessor|CORE|index_comp_mux|re_out[2]~0_combout )))) ) ) ) # ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout  & ( !\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q  & ( 
// (!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout  & \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ) ) ) ) # ( !\IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout  & ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q  & ( (!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout  & (((!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout  & 
// !\IP_convolution_coprocessor|CORE|index_comp_mux|re_out[2]~0_combout )) # (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ))) # (\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout  & 
// (!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout  & (!\IP_convolution_coprocessor|CORE|index_comp_mux|re_out[2]~0_combout  & \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ))) ) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout ),
	.datab(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout ),
	.datac(!\IP_convolution_coprocessor|CORE|index_comp_mux|re_out[2]~0_combout ),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ),
	.datae(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout ),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3 .lut_mask = 64'h80EA00AAA8FE88EE;
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N48
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|j_comp|LessThan0~1 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_comp|LessThan0~1_combout  = ( !\IP_convolution_coprocessor|CORE|FSM|sel_j~q  & ( (!\IP_convolution_coprocessor|CORE|j_reg|data_o [0]) # (!\IP_convolution_coprocessor|CORE|j_reg|data_o [1]) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|j_reg|data_o [0]),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|j_reg|data_o [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|j_comp|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_comp|LessThan0~1 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|j_comp|LessThan0~1 .lut_mask = 64'hFAFAFAFA00000000;
defparam \IP_convolution_coprocessor|CORE|j_comp|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N4
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][0]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N46
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][1]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N51
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|j_comp|LessThan0~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_comp|LessThan0~0_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~q  & ( ((!\IP_convolution_coprocessor|CORE|j_reg|data_o [0] & ((!\IP_convolution_coprocessor|CORE|j_reg|data_o [1]))) # 
// (\IP_convolution_coprocessor|CORE|j_reg|data_o [0] & ((\IP_convolution_coprocessor|CORE|j_reg|data_o [1]) # (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~q )))) # (\IP_convolution_coprocessor|CORE|FSM|sel_j~q ) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|j_reg|data_o [0]),
	.datab(!\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~q ),
	.datad(!\IP_convolution_coprocessor|CORE|j_reg|data_o [1]),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|j_comp|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_comp|LessThan0~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|j_comp|LessThan0~0 .lut_mask = 64'h00000000BF77BF77;
defparam \IP_convolution_coprocessor|CORE|j_comp|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N9
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~DUPLICATE_q  & 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~DUPLICATE_q  & (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q  & !\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ))) ) ) # ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q  & !\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~DUPLICATE_q ),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~DUPLICATE_q ),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q ),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0 .lut_mask = 64'hF000F00080008000;
defparam \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N57
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|j_comp|LessThan0~2 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_comp|LessThan0~2_combout  = ( \IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2_combout  & ( \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & ( 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ) # ((!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~DUPLICATE_q ) # (\IP_convolution_coprocessor|CORE|j_comp|LessThan0~1_combout )) ) ) ) # ( 
// !\IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2_combout  & ( \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & 
// (!\IP_convolution_coprocessor|CORE|j_comp|LessThan0~0_combout  & ((!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~DUPLICATE_q ) # (\IP_convolution_coprocessor|CORE|j_comp|LessThan0~1_combout )))) ) ) ) # ( 
// \IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2_combout  & ( !\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & ( \IP_convolution_coprocessor|CORE|j_comp|LessThan0~1_combout  ) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.datab(!\IP_convolution_coprocessor|CORE|j_comp|LessThan0~1_combout ),
	.datac(!\IP_convolution_coprocessor|CORE|j_comp|LessThan0~0_combout ),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~DUPLICATE_q ),
	.datae(!\IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2_combout ),
	.dataf(!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|j_comp|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_comp|LessThan0~2 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|j_comp|LessThan0~2 .lut_mask = 64'h00003333A020FFBB;
defparam \IP_convolution_coprocessor|CORE|j_comp|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N21
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~1 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~1_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q  & ( !\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~DUPLICATE_q  ) ) # ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~DUPLICATE_q  & (((\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~DUPLICATE_q  & 
// \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~DUPLICATE_q )) # (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q ))) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q ),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~DUPLICATE_q ),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~DUPLICATE_q ),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~1 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~1 .lut_mask = 64'h57005700FF00FF00;
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N18
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|index_comp_mux|re_out[1]~1 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|index_comp_mux|re_out[1]~1_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q  & ( \IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~DUPLICATE_q  ) ) # ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q  & ( (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~DUPLICATE_q  & ((\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~DUPLICATE_q ) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q ))) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q ),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][2]~DUPLICATE_q ),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|index_comp_mux|re_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|index_comp_mux|re_out[1]~1 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|index_comp_mux|re_out[1]~1 .lut_mask = 64'h070707070F0F0F0F;
defparam \IP_convolution_coprocessor|CORE|index_comp_mux|re_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N12
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2_combout  = ( \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~1_combout  & ( \IP_convolution_coprocessor|CORE|index_comp_mux|re_out[1]~1_combout  & ( 
// (!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~17_sumout  & (!\IP_convolution_coprocessor|CORE|index_comp_mux|re_out[2]~0_combout  $ (!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout ))) ) ) ) # ( 
// !\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~1_combout  & ( \IP_convolution_coprocessor|CORE|index_comp_mux|re_out[1]~1_combout  & ( (!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~21_sumout  & 
// (!\IP_convolution_coprocessor|CORE|index_comp_mux|re_out[2]~0_combout  $ ((!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout )))) # (\IP_convolution_coprocessor|CORE|i_minus_j|Add0~21_sumout  & 
// (!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~17_sumout  & (!\IP_convolution_coprocessor|CORE|index_comp_mux|re_out[2]~0_combout  $ (!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout )))) ) ) ) # ( 
// !\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~1_combout  & ( !\IP_convolution_coprocessor|CORE|index_comp_mux|re_out[1]~1_combout  & ( (!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~21_sumout  & 
// (!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~17_sumout  & (!\IP_convolution_coprocessor|CORE|index_comp_mux|re_out[2]~0_combout  $ (!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout )))) ) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|index_comp_mux|re_out[2]~0_combout ),
	.datab(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~21_sumout ),
	.datac(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout ),
	.datad(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~17_sumout ),
	.datae(!\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~1_combout ),
	.dataf(!\IP_convolution_coprocessor|CORE|index_comp_mux|re_out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2 .lut_mask = 64'h480000005A485A00;
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N24
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~0_combout  = ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout  & ( (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q  & 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q  $ (\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout ))) ) ) # ( !\IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout  & ( 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q  & (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q  $ (\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout ))) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q ),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q ),
	.datac(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~0 .lut_mask = 64'h8282828241414141;
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N54
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|FSM|Selector3~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|Selector3~0_combout  = ( \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3_combout  & ( \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~0_combout  & ( 
// ((\IP_convolution_coprocessor|CORE|FSM|Selector2~0_combout  & \IP_convolution_coprocessor|CORE|i_minus_j|Add0~1_sumout )) # (\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ) ) ) ) # ( 
// !\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3_combout  & ( \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~0_combout  & ( ((\IP_convolution_coprocessor|CORE|FSM|Selector2~0_combout  & 
// ((!\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2_combout ) # (\IP_convolution_coprocessor|CORE|i_minus_j|Add0~1_sumout )))) # (\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ) ) ) ) # ( 
// \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3_combout  & ( !\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~0_combout  & ( ((\IP_convolution_coprocessor|CORE|FSM|Selector2~0_combout  & 
// \IP_convolution_coprocessor|CORE|i_minus_j|Add0~1_sumout )) # (\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ) ) ) ) # ( !\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3_combout  & ( 
// !\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~0_combout  & ( (\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ) # (\IP_convolution_coprocessor|CORE|FSM|Selector2~0_combout ) ) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2_combout ),
	.datab(!\IP_convolution_coprocessor|CORE|FSM|Selector2~0_combout ),
	.datac(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~1_sumout ),
	.datad(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.datae(!\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3_combout ),
	.dataf(!\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|Selector3~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|FSM|Selector3~0 .lut_mask = 64'h33FF03FF23FF03FF;
defparam \IP_convolution_coprocessor|CORE|FSM|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N55
dffeas \IP_convolution_coprocessor|CORE|FSM|state.S7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|state.S7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|state.S7 .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|state.S7 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N6
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|FSM|Selector2~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|Selector2~0_combout  = ( \IP_convolution_coprocessor|CORE|FSM|state.S7~q  & ( (!\IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1_combout  & (!\IP_convolution_coprocessor|CORE|j_comp|LessThan0~2_combout  & 
// !\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout )) ) ) # ( !\IP_convolution_coprocessor|CORE|FSM|state.S7~q  & ( (!\IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1_combout  & (!\IP_convolution_coprocessor|CORE|j_comp|LessThan0~2_combout  & 
// (\IP_convolution_coprocessor|CORE|FSM|sel_j~q  & !\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout ))) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1_combout ),
	.datab(!\IP_convolution_coprocessor|CORE|j_comp|LessThan0~2_combout ),
	.datac(!\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datad(!\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|FSM|state.S7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|Selector2~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|FSM|Selector2~0 .lut_mask = 64'h0800080088008800;
defparam \IP_convolution_coprocessor|CORE|FSM|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N12
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|FSM|Selector2~1 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|Selector2~1_combout  = ( \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~0_combout  & ( (\IP_convolution_coprocessor|CORE|FSM|Selector2~0_combout  & 
// (!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~1_sumout  & ((\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2_combout ) # (\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3_combout )))) ) ) # ( 
// !\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~0_combout  & ( (\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3_combout  & (\IP_convolution_coprocessor|CORE|FSM|Selector2~0_combout  & 
// !\IP_convolution_coprocessor|CORE|i_minus_j|Add0~1_sumout )) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3_combout ),
	.datab(!\IP_convolution_coprocessor|CORE|FSM|Selector2~0_combout ),
	.datac(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~1_sumout ),
	.datad(!\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2_combout ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|Selector2~1 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|FSM|Selector2~1 .lut_mask = 64'h1010101010301030;
defparam \IP_convolution_coprocessor|CORE|FSM|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N14
dffeas \IP_convolution_coprocessor|CORE|FSM|currentZ_en (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|currentZ_en .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|currentZ_en .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N27
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4_combout  = ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout  & ( (\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q  & 
// (\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2_combout  & (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q  $ (\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout )))) ) ) # ( 
// !\IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q  & (\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2_combout  & 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q  $ (\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout )))) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][3]~DUPLICATE_q ),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|CONFREG|regConfig[0][4]~DUPLICATE_q ),
	.datac(!\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~2_combout ),
	.datad(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4 .lut_mask = 64'h0802080204010401;
defparam \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N30
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|FSM|j_enable~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|j_enable~0_combout  = ( \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4_combout  & ( \IP_convolution_coprocessor|CORE|FSM|Selector2~0_combout  & ( 
// ((\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ) # (\IP_convolution_coprocessor|CORE|FSM|Selector1~0_combout )) # (\IP_convolution_coprocessor|CORE|i_minus_j|Add0~1_sumout ) ) ) ) # ( 
// !\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4_combout  & ( \IP_convolution_coprocessor|CORE|FSM|Selector2~0_combout  & ( ((!\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3_combout ) # 
// ((\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ) # (\IP_convolution_coprocessor|CORE|FSM|Selector1~0_combout ))) # (\IP_convolution_coprocessor|CORE|i_minus_j|Add0~1_sumout ) ) ) ) # ( 
// \IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4_combout  & ( !\IP_convolution_coprocessor|CORE|FSM|Selector2~0_combout  & ( (\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ) # 
// (\IP_convolution_coprocessor|CORE|FSM|Selector1~0_combout ) ) ) ) # ( !\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4_combout  & ( !\IP_convolution_coprocessor|CORE|FSM|Selector2~0_combout  & ( 
// (\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ) # (\IP_convolution_coprocessor|CORE|FSM|Selector1~0_combout ) ) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~1_sumout ),
	.datab(!\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~3_combout ),
	.datac(!\IP_convolution_coprocessor|CORE|FSM|Selector1~0_combout ),
	.datad(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.datae(!\IP_convolution_coprocessor|CORE|indexH_less_than_sizeH|LessThan0~4_combout ),
	.dataf(!\IP_convolution_coprocessor|CORE|FSM|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|j_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|j_enable~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|FSM|j_enable~0 .lut_mask = 64'h0FFF0FFFDFFF5FFF;
defparam \IP_convolution_coprocessor|CORE|FSM|j_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N32
dffeas \IP_convolution_coprocessor|CORE|FSM|j_enable (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|j_enable~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|j_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|j_enable .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|j_enable .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N20
dffeas \IP_convolution_coprocessor|CORE|j_reg|data_o[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|j_mux|re_out[0]~3_combout ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|CORE|FSM|j_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|j_reg|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_reg|data_o[0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|j_reg|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N0
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1_combout  = ( \IP_convolution_coprocessor|CORE|j_reg|data_o [2] & ( (!\IP_convolution_coprocessor|CORE|FSM|sel_j~q  & (!\IP_convolution_coprocessor|CORE|j_reg|data_o [3] $ 
// (((!\IP_convolution_coprocessor|CORE|j_reg|data_o [0]) # (!\IP_convolution_coprocessor|CORE|j_reg|data_o [1]))))) ) ) # ( !\IP_convolution_coprocessor|CORE|j_reg|data_o [2] & ( (\IP_convolution_coprocessor|CORE|j_reg|data_o [3] & 
// !\IP_convolution_coprocessor|CORE|FSM|sel_j~q ) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|j_reg|data_o [0]),
	.datab(!\IP_convolution_coprocessor|CORE|j_reg|data_o [1]),
	.datac(!\IP_convolution_coprocessor|CORE|j_reg|data_o [3]),
	.datad(!\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datae(!\IP_convolution_coprocessor|CORE|j_reg|data_o [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1 .lut_mask = 64'h0F001E000F001E00;
defparam \IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N9
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|FSM|Selector4~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|Selector4~0_combout  = ( \IP_convolution_coprocessor|CORE|FSM|sel_j~q  & ( ((\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout ) # (\IP_convolution_coprocessor|CORE|j_comp|LessThan0~2_combout )) # 
// (\IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1_combout ) ) ) # ( !\IP_convolution_coprocessor|CORE|FSM|sel_j~q  & ( (\IP_convolution_coprocessor|CORE|FSM|state.S7~q  & (((\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout ) # 
// (\IP_convolution_coprocessor|CORE|j_comp|LessThan0~2_combout )) # (\IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1_combout ))) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1_combout ),
	.datab(!\IP_convolution_coprocessor|CORE|j_comp|LessThan0~2_combout ),
	.datac(!\IP_convolution_coprocessor|CORE|FSM|state.S7~q ),
	.datad(!\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|Selector4~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|FSM|Selector4~0 .lut_mask = 64'h070F070F77FF77FF;
defparam \IP_convolution_coprocessor|CORE|FSM|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N10
dffeas \IP_convolution_coprocessor|CORE|FSM|state.S8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|state.S8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|state.S8 .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|state.S8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N54
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~1 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~1_combout  = ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout  & ( (\IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1_combout ) # 
// (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ) ) ) # ( !\IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout  & ( (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & 
// \IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datac(!\IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~1 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~1 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N0
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0_combout  = ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout  & ( (\IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4_combout  & 
// (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & !\IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2_combout )) ) ) # ( !\IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout  & ( 
// (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & (\IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4_combout  & ((!\IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2_combout )))) # 
// (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & (((\IP_convolution_coprocessor|CORE|i_minus_j|Add0~17_sumout )))) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4_combout ),
	.datab(!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datac(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~17_sumout ),
	.datad(!\IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2_combout ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0 .lut_mask = 64'h4703470344004400;
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N48
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~0_combout  = ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~21_sumout  & ( \IP_convolution_coprocessor|CORE|j_mux|re_out[0]~3_combout  ) ) # ( 
// !\IP_convolution_coprocessor|CORE|i_minus_j|Add0~21_sumout  & ( \IP_convolution_coprocessor|CORE|j_mux|re_out[0]~3_combout  & ( !\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  ) ) ) # ( 
// \IP_convolution_coprocessor|CORE|i_minus_j|Add0~21_sumout  & ( !\IP_convolution_coprocessor|CORE|j_mux|re_out[0]~3_combout  & ( \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~21_sumout ),
	.dataf(!\IP_convolution_coprocessor|CORE|j_mux|re_out[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~0 .lut_mask = 64'h00003333CCCCFFFF;
defparam \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N30
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~1 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~1_combout  = ( \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0_combout  & ( !\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~0_combout  & ( 
// (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~1_combout  & ((!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & ((!\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout ))) # 
// (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & (!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout )))) ) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout ),
	.datab(!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datac(!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~1_combout ),
	.datad(!\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout ),
	.datae(!\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0_combout ),
	.dataf(!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~1 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~1 .lut_mask = 64'h0000E02000000000;
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N57
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~3 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~3_combout  = (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & ((\IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2_combout ))) # 
// (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & (\IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout ))

	.dataa(gnd),
	.datab(!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datac(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout ),
	.datad(!\IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~3 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~3 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N39
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~2 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~2_combout  = ( \IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4_combout  & ( \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & ( 
// \IP_convolution_coprocessor|CORE|i_minus_j|Add0~17_sumout  ) ) ) # ( !\IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4_combout  & ( \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & ( 
// \IP_convolution_coprocessor|CORE|i_minus_j|Add0~17_sumout  ) ) ) # ( \IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4_combout  & ( !\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  ) )

	.dataa(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4_combout ),
	.dataf(!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~2 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~2 .lut_mask = 64'h0000FFFF55555555;
defparam \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N42
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~2 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~2_combout  = ( \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~2_combout  & ( (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~1_combout  & 
// !\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~3_combout ) ) ) # ( !\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~2_combout  & ( (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~1_combout  & 
// (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~0_combout  & \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~3_combout )) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~1_combout ),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~0_combout ),
	.datad(!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~3_combout ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~2 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~2 .lut_mask = 64'h00A000A0AA00AA00;
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N45
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~3 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~3_combout  = ( \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~2_combout  & ( (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & 
// (!\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout )) # (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & ((!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout ))) ) )

	.dataa(gnd),
	.datab(!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datac(!\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout ),
	.datad(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~3 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~3 .lut_mask = 64'h00000000F3C0F3C0;
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N3
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~4 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~4_combout  = ( \IP_convolution_coprocessor|CORE|j_mux|re_out[0]~3_combout  & ( (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & 
// (!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~21_sumout  & !\IP_convolution_coprocessor|CORE|i_minus_j|Add0~17_sumout )) ) ) # ( !\IP_convolution_coprocessor|CORE|j_mux|re_out[0]~3_combout  & ( 
// (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & (!\IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4_combout )) # (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & 
// (((!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~21_sumout  & !\IP_convolution_coprocessor|CORE|i_minus_j|Add0~17_sumout )))) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4_combout ),
	.datab(!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datac(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~21_sumout ),
	.datad(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|j_mux|re_out[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~4 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~4 .lut_mask = 64'hB888B88830003000;
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N12
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~5 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~5_combout  = ( !\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout  & ( \IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout  & ( 
// (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & (\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~4_combout  & !\IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout )) ) ) ) # ( 
// \IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout  & ( !\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout  & ( (!\IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1_combout  & (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout 
//  & \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~4_combout )) ) ) ) # ( !\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout  & ( !\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout  & ( 
// (\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~4_combout  & ((!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & (!\IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1_combout )) # 
// (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & ((!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout ))))) ) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1_combout ),
	.datab(!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datac(!\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~4_combout ),
	.datad(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout ),
	.datae(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout ),
	.dataf(!\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~5 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~5 .lut_mask = 64'h0B08080803000000;
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N21
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~6 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~6_combout  = ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout  & ( \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~0_combout  & ( 
// (\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0_combout  & (!\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout  & (!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & 
// !\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~1_combout ))) ) ) ) # ( !\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout  & ( \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~0_combout  & ( 
// (\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0_combout  & (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~1_combout  & ((!\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout ) # 
// (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout )))) ) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~0_combout ),
	.datab(!\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout ),
	.datac(!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datad(!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~1_combout ),
	.datae(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout ),
	.dataf(!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~6 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~6 .lut_mask = 64'h0000000045004000;
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N27
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~7 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~7_combout  = ( \IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~2_combout  & ( (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~0_combout  & 
// (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~3_combout  & !\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~1_combout )) ) ) # ( !\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~2_combout  & ( 
// (\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~0_combout  & (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~3_combout  & !\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~1_combout )) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~0_combout ),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~3_combout ),
	.datad(!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~1_combout ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~7 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~7 .lut_mask = 64'h50005000A000A000;
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N24
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~8 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~8_combout  = ( \IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout  & ( (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & 
// (\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~7_combout  & !\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout )) ) ) # ( !\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout  & ( 
// (\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~7_combout  & ((!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ) # (!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout ))) ) )

	.dataa(gnd),
	.datab(!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datac(!\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~7_combout ),
	.datad(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~8 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~8 .lut_mask = 64'h0F0C0F0C03000300;
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N9
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~9 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~9_combout  = ( !\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~2_combout  & ( (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~1_combout  & 
// (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~0_combout  $ (!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~3_combout ))) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[0]~0_combout ),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[2]~3_combout ),
	.datad(!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[3]~1_combout ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|memH_addr_mux|re_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~9 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~9 .lut_mask = 64'h5A005A0000000000;
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N6
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~10 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~10_combout  = ( \IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout  & ( (\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~9_combout  & 
// (\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & !\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout )) ) ) # ( !\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout  & ( 
// (\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~9_combout  & ((!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ) # (!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout ))) ) )

	.dataa(gnd),
	.datab(!\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~9_combout ),
	.datac(!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datad(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~10 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~10 .lut_mask = 64'h3330333003000300;
defparam \IP_convolution_coprocessor|CORE|memoryH|ROM_structure~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N30
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~5 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~5_sumout  = SUM(( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~q  ) + ( VCC ) + ( !VCC ))
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~6  = CARRY(( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~5_sumout ),
	.cout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~5 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N48
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2_combout  = ( !\IPM|IPM_REG|regConf [4] & ( !\IPM|IPM_REG|regConf [2] & ( (!\IPM|IPM_REG|regConf [3] & (\IPM|IPM_REG|regConf [0] & (\IPM|IPM_REG|regWRIP~q  & !\IPM|IPM_REG|regConf [1]))) ) ) )

	.dataa(!\IPM|IPM_REG|regConf [3]),
	.datab(!\IPM|IPM_REG|regConf [0]),
	.datac(!\IPM|IPM_REG|regWRIP~q ),
	.datad(!\IPM|IPM_REG|regConf [1]),
	.datae(!\IPM|IPM_REG|regConf [4]),
	.dataf(!\IPM|IPM_REG|regConf [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2 .lut_mask = 64'h0200000000000000;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N18
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][13]~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][13]~0_combout  = ( !\IPM|IPM_REG|regConf [4] & ( !\IPM|IPM_REG|regConf [2] & ( (!\IPM|IPM_REG|regConf [3] & (!\IPM|IPM_REG|regConf [1] & \IPM|IPM_REG|regWRIP~q )) ) ) )

	.dataa(!\IPM|IPM_REG|regConf [3]),
	.datab(!\IPM|IPM_REG|regConf [1]),
	.datac(!\IPM|IPM_REG|regWRIP~q ),
	.datad(gnd),
	.datae(!\IPM|IPM_REG|regConf [4]),
	.dataf(!\IPM|IPM_REG|regConf [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][13]~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][13]~0 .lut_mask = 64'h0808000000000000;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N31
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~5_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][0]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N33
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~9 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~9_sumout  = SUM(( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q  ) + ( GND ) + ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~6  ))
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~10  = CARRY(( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q  ) + ( GND ) + ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~9_sumout ),
	.cout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~9 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N34
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~9_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][1]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N36
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~13 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~13_sumout  = SUM(( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q  ) + ( GND ) + ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~10  ))
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~14  = CARRY(( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q  ) + ( GND ) + ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~13_sumout ),
	.cout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~13 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N37
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~13_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][2]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N9
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5]~feeder_combout  = \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q 

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5]~feeder .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y2_N11
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N24
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8]~feeder_combout  = \IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8]~feeder .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y2_N26
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8]~feeder_combout ),
	.asdata(\IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N39
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~17 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~17_sumout  = SUM(( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q  ) + ( GND ) + ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~14  ))
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~18  = CARRY(( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q  ) + ( GND ) + ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~17_sumout ),
	.cout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~17 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N40
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~17_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][3]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N45
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[7]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[7]~feeder_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[7]~feeder .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y2_N47
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N18
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[6]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[6]~feeder_combout  = \IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[6]~feeder .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y2_N20
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[6]~feeder_combout ),
	.asdata(\IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N39
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [7] & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [6] & ( (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [5] & 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [8]) ) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [7] & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [6] & ( (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [5] & 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [8]) ) ) ) # ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [7] & ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [6] & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [5] & 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [8]) ) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [7] & ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [6] & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [5] & 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [8]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [5]),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [8]),
	.datae(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [7]),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1 .lut_mask = 64'hF00000F00F00000F;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N42
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[11]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[11]~feeder_combout  = ( \IPM|IPM_REG|regDataIn[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|regDataIn[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[11]~feeder .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N44
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N42
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~1 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~1_sumout  = SUM(( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~q  ) + ( GND ) + ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~1 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N43
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add0~1_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][4]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~2_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y2_N4
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N12
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~feeder_combout  = ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y2_N13
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~feeder_combout ),
	.asdata(\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N6
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[2]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[2]~feeder_combout  = ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[2]~feeder .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y2_N8
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[2]~feeder_combout ),
	.asdata(\IP_convolution_coprocessor|CORE|j_mux|re_out[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N33
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[3]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[3]~feeder_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[3]~feeder .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y2_N35
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N25
dffeas \IPM|IPM_REG|regWRIP~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regWRIP~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regWRIP~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regWRIP~DUPLICATE .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regWRIP~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N48
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0] (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn [0] = ( !\IPM|IPM_REG|regConf [2] & ( !\IPM|IPM_REG|regConf [3] & ( (!\IPM|IPM_REG|regConf [1] & (!\IPM|IPM_REG|regConf [4] & (!\IPM|IPM_REG|regConf [0] & \IPM|IPM_REG|regWRIP~DUPLICATE_q ))) ) ) )

	.dataa(!\IPM|IPM_REG|regConf [1]),
	.datab(!\IPM|IPM_REG|regConf [4]),
	.datac(!\IPM|IPM_REG|regConf [0]),
	.datad(!\IPM|IPM_REG|regWRIP~DUPLICATE_q ),
	.datae(!\IPM|IPM_REG|regConf [2]),
	.dataf(!\IPM|IPM_REG|regConf [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0] .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0] .lut_mask = 64'h0080000000000000;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y2_N59
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N27
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4]~feeder_combout  = ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4]~feeder .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y2_N29
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4]~feeder_combout ),
	.asdata(\IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y2_N53
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N0
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [4] & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [1] & ( (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [2] & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [3] & \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [0])) ) ) ) # ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [4] & ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [1] & ( 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [2] & (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [3] & 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [0])) ) ) ) # ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [4] & ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [1] & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [2] & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [3] & \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [0])) ) ) ) # ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [4] & ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [1] & ( 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [2] & (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [3] & 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [0])) ) ) )

	.dataa(gnd),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [2]),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [3]),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [0]),
	.datae(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [4]),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0 .lut_mask = 64'h00C0000C00300003;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N15
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[0]~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[0]~0_combout  = ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~21_sumout  & ( \IP_convolution_coprocessor|CORE|j_mux|re_out[0]~3_combout  ) ) # ( 
// !\IP_convolution_coprocessor|CORE|i_minus_j|Add0~21_sumout  & ( \IP_convolution_coprocessor|CORE|j_mux|re_out[0]~3_combout  & ( \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  ) ) ) # ( 
// \IP_convolution_coprocessor|CORE|i_minus_j|Add0~21_sumout  & ( !\IP_convolution_coprocessor|CORE|j_mux|re_out[0]~3_combout  & ( !\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datad(gnd),
	.datae(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~21_sumout ),
	.dataf(!\IP_convolution_coprocessor|CORE|j_mux|re_out[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[0]~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[0]~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N6
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[1]~1 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[1]~1_combout  = ( \IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4_combout  & ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~17_sumout  ) ) # ( 
// !\IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4_combout  & ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~17_sumout  & ( !\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  ) ) ) # ( 
// \IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4_combout  & ( !\IP_convolution_coprocessor|CORE|i_minus_j|Add0~17_sumout  & ( \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\IP_convolution_coprocessor|CORE|j_mux|re_out[1]~4_combout ),
	.dataf(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[1]~1 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[1]~1 .lut_mask = 64'h00003333CCCCFFFF;
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N24
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[2]~2 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[2]~2_combout  = ( \IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2_combout  & ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout  ) ) # ( 
// !\IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2_combout  & ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout  & ( !\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  ) ) ) # ( 
// \IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2_combout  & ( !\IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout  & ( \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\IP_convolution_coprocessor|CORE|j_mux|re_out[2]~2_combout ),
	.dataf(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[2]~2 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[2]~2 .lut_mask = 64'h00003333CCCCFFFF;
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N21
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[3]~3 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[3]~3_combout  = ( \IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1_combout  & ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout  ) ) # ( 
// !\IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1_combout  & ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout  & ( !\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  ) ) ) # ( 
// \IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1_combout  & ( !\IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout  & ( \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.datad(gnd),
	.datae(!\IP_convolution_coprocessor|CORE|j_mux|re_out[3]~1_combout ),
	.dataf(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[3]~3 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[3]~3 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N36
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[4]~4 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[4]~4_combout  = ( \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout  & ( 
// \IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout  ) ) ) # ( !\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & ( \IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout  ) ) # ( 
// \IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout  & ( !\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout  & ( \IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout ),
	.datad(gnd),
	.datae(!\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.dataf(!\IP_convolution_coprocessor|CORE|i_minus_j|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[4]~4 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[4]~4 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \dataMCU[5]~input (
	.i(dataMCU[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataMCU[5]~input_o ));
// synopsys translate_off
defparam \dataMCU[5]~input .bus_hold = "false";
defparam \dataMCU[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y2_N50
dffeas \IPM|IPM_REG|regDataIn[0][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[5]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][5] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N95
cyclonev_io_ibuf \dataMCU[6]~input (
	.i(dataMCU[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataMCU[6]~input_o ));
// synopsys translate_off
defparam \dataMCU[6]~input .bus_hold = "false";
defparam \dataMCU[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N36
cyclonev_lcell_comb \IPM|IPM_REG|regDataIn[0][6]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[0][6]~feeder_combout  = ( \dataMCU[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataIn[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][6]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataIn[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataIn[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N38
dffeas \IPM|IPM_REG|regDataIn[0][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataIn[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][6] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \dataMCU[7]~input (
	.i(dataMCU[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataMCU[7]~input_o ));
// synopsys translate_off
defparam \dataMCU[7]~input .bus_hold = "false";
defparam \dataMCU[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y2_N38
dffeas \IPM|IPM_REG|regDataIn[0][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[7]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][7] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y2_N0
cyclonev_ram_block \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|wrEnMemIn [0]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\IPM|IPM_REG|regDataIn[0][7]~q ,\IPM|IPM_REG|regDataIn[0][6]~q ,\IPM|IPM_REG|regDataIn[0][5]~q ,\IPM|IPM_REG|regDataIn[0][4]~q ,\IPM|IPM_REG|regDataIn[0][3]~q ,
\IPM|IPM_REG|regDataIn[0][2]~q ,\IPM|IPM_REG|regDataIn[0][1]~q ,\IPM|IPM_REG|regDataIn[0][0]~q }),
	.portaaddr({\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~q ,\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q ,\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q ,
\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q ,\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[4]~4_combout ,\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[3]~3_combout ,\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[2]~2_combout ,
\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[1]~1_combout ,\IP_convolution_coprocessor|CORE|memY_addr_mux|re_out[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_aip:INTERFACE|ID1000500B_aipModules:AIP|simple_dual_port_ram_single_clk:MEMIN[0].MEMIN|altsyncram:RAM_Structure_rtl_0|altsyncram_cgi1:auto_generated|ALTSYNCRAM";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N48
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # 
// ((!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] $ (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q )) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [11])) ) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) # ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [11] & (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] $ 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q )))) ) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [11]),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q ),
	.datae(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2 .lut_mask = 64'h00001001FFFFBFFB;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N59
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N39
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a1  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// (((!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q ) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout )) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [12])) ) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a1  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// (((!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q )) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [12])) ) ) ) # ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a1  & ( (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [12] & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q  & 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ))) ) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a1  & ( (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [12] & (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q  & 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ))) ) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [12]),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q ),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datae(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3 .lut_mask = 64'h00100001FFBFFFFB;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N14
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N54
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a2  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// (((!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q )) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [13])) ) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a2  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// (((!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q )) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [13])) ) ) ) # ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a2  & ( (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [13] & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q ))) ) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a2  & ( (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [13] & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q ))) ) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [13]),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q ),
	.datae(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4 .lut_mask = 64'h01000001FBFFFFFB;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N32
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N33
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a3  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # 
// (((!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q ) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout )) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [14])) ) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a3  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # 
// (((!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q )) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [14])) ) ) ) # ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a3  & ( (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [14] & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q  & 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ))) ) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a3  & ( (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [14] & (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q  & 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ))) ) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [14]),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q ),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datae(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5 .lut_mask = 64'h00100001FFBFFFFB;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N8
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N9
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a4  & ( ((!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] $ (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q ))) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [15]) ) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a4  ) ) # ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a4  & ( (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [15] & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] $ 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q )))) ) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q ),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [15]),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datae(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6 .lut_mask = 64'h00000009FFFFFF6F;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N26
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N18
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a5  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// ((!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # ((!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q ) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [16]))) ) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a5  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// ((!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q ) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [16]))) ) ) ) # ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a5  & ( (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [16] & 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q ))) ) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a5  & ( (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [16] & 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q ))) ) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [16]),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q ),
	.datae(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7 .lut_mask = 64'h01000001EFFFFFEF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y2_N2
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N3
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a6  & ( ((!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q  $ (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [17]) ) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a6  ) ) # ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a6  & ( (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [17] & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q  $ 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [17]),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~DUPLICATE_q ),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datae(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8 .lut_mask = 64'h00001001FFFFDFFD;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y2_N43
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y2_N14
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~feeder_combout ),
	.asdata(\IP_convolution_coprocessor|CORE|j_mux|re_out[4]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|CORE|size_comp|LessThan0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y2_N5
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N54
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9]~DUPLICATE_q  & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a7  & ( ((!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]) # 
// ((!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ))) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [18]) ) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9]~DUPLICATE_q  & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a7  & ( (((!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout )) # (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10])) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [18]) ) ) ) # ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9]~DUPLICATE_q  & ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a7  & ( (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [18] & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ))) ) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9]~DUPLICATE_q  & ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a7  & ( (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [18] & 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ))) ) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [18]),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datae(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9]~DUPLICATE_q ),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9 .lut_mask = 64'h00040001FFF7FFFD;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y2_N0
cyclonev_mac \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~10_combout ,\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~8_combout ,\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~6_combout ,
\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~5_combout ,\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~3_combout ,\IP_convolution_coprocessor|CORE|memoryH|ROM_structure~1_combout }),
	.ay({\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout ,\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout ,\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8_combout ,
\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7_combout ,\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6_combout ,\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5_combout ,
\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4_combout ,\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout ,\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2_combout }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.by({\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout ,\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout ,\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout ,
\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout ,\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout ,\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout ,
\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout ,\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout ,\IP_convolution_coprocessor|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .accumulate_clock = "none";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .ax_clock = "0";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .ax_width = 9;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .ay_scan_in_clock = "none";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .ay_scan_in_width = 9;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .ay_use_scan_in = "false";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .az_clock = "none";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .bx_clock = "0";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .bx_width = 9;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .by_clock = "none";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .by_use_scan_in = "false";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .by_width = 9;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .bz_clock = "none";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .coef_a_0 = 0;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .coef_a_1 = 0;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .coef_a_2 = 0;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .coef_a_3 = 0;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .coef_a_4 = 0;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .coef_a_5 = 0;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .coef_a_6 = 0;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .coef_a_7 = 0;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .coef_b_0 = 0;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .coef_b_1 = 0;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .coef_b_2 = 0;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .coef_b_3 = 0;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .coef_b_4 = 0;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .coef_b_5 = 0;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .coef_b_6 = 0;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .coef_b_7 = 0;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .coef_sel_a_clock = "none";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .coef_sel_b_clock = "none";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .delay_scan_out_ay = "false";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .delay_scan_out_by = "false";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .enable_double_accum = "false";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .load_const_clock = "none";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .load_const_value = 0;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .mode_sub_location = 0;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .negate_clock = "none";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .operand_source_max = "input";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .operand_source_may = "input";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .operand_source_mbx = "input";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .operand_source_mby = "input";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .operation_mode = "m9x9";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .output_clock = "none";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .preadder_subtract_a = "false";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .preadder_subtract_b = "false";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .result_a_width = 64;
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .signed_max = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .signed_may = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .signed_mbx = "false";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .signed_mby = "false";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .sub_clock = "none";
defparam \IP_convolution_coprocessor|CORE|currentZ_mult|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X87_Y2_N0
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~1 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~1_sumout  = SUM(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [0] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [0] ) + ( !VCC ))
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~2  = CARRY(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [0] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [0]),
	.datad(!\IP_convolution_coprocessor|CORE|currentZ_mult|re_out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~1_sumout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~1 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y2_N48
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout  = ( \IP_convolution_coprocessor|CORE|FSM|currentZ_en~q  ) # ( !\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q  & ( \IP_convolution_coprocessor|CORE|FSM|sel_j~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|FSM|sel_j~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y2_N1
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N0
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~9 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~9_sumout  = SUM(( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~q  ) + ( VCC ) + ( !VCC ))
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~10  = CARRY(( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~9_sumout ),
	.cout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~9 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N45
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1_combout  = ( !\IPM|IPM_REG|regConf [3] & ( \IPM|IPM_REG|regConf [0] & ( (\IPM|IPM_REG|regConf [1] & (!\IPM|IPM_REG|regConf [4] & (\IPM|IPM_REG|regWRIP~DUPLICATE_q  & !\IPM|IPM_REG|regConf [2]))) ) 
// ) )

	.dataa(!\IPM|IPM_REG|regConf [1]),
	.datab(!\IPM|IPM_REG|regConf [4]),
	.datac(!\IPM|IPM_REG|regWRIP~DUPLICATE_q ),
	.datad(!\IPM|IPM_REG|regConf [2]),
	.datae(!\IPM|IPM_REG|regConf [3]),
	.dataf(!\IPM|IPM_REG|regConf [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1 .lut_mask = 64'h0000000004000000;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N32
dffeas \IPM|IPM_REG|regCtrl[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[0]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regCtrl [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regCtrl[0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regCtrl[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y3_N40
dffeas \IPM|IPM_REG|edge_mem_rd[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regCtrl [0]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_rd[0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_rd[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y2_N19
dffeas \IPM|IPM_REG|edge_mem_rd[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|edge_mem_rd [0]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_rd[1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_rd[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y2_N23
dffeas \IPM|IPM_REG|edge_mem_rd[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|edge_mem_rd [1]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_rd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_rd[2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_rd[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N21
cyclonev_lcell_comb \IPM|IPM_REG|regRDIP~0 (
// Equation(s):
// \IPM|IPM_REG|regRDIP~0_combout  = (!\IPM|IPM_REG|edge_mem_rd [2] & \IPM|IPM_REG|edge_mem_rd [1])

	.dataa(!\IPM|IPM_REG|edge_mem_rd [2]),
	.datab(gnd),
	.datac(!\IPM|IPM_REG|edge_mem_rd [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regRDIP~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regRDIP~0 .extended_lut = "off";
defparam \IPM|IPM_REG|regRDIP~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \IPM|IPM_REG|regRDIP~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N50
dffeas \IPM|IPM_REG|regRDIP (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regRDIP~0_combout ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regRDIP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regRDIP .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regRDIP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N57
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  = ( \IPM|IPM_REG|regConf [4] ) # ( !\IPM|IPM_REG|regConf [4] & ( (((!\IPM|IPM_REG|regConf [1]) # (\IPM|IPM_REG|regConf [3])) # (\IPM|IPM_REG|regConf [2])) # (\IPM|IPM_REG|regConf [0]) ) )

	.dataa(!\IPM|IPM_REG|regConf [0]),
	.datab(!\IPM|IPM_REG|regConf [2]),
	.datac(!\IPM|IPM_REG|regConf [1]),
	.datad(!\IPM|IPM_REG|regConf [3]),
	.datae(!\IPM|IPM_REG|regConf [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0 .lut_mask = 64'hF7FFFFFFF7FFFFFF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N51
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][7]~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][7]~0_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1_combout  ) ) # ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & ( (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1_combout ) # (\IPM|IPM_REG|regRDIP~q ) ) )

	.dataa(!\IPM|IPM_REG|regRDIP~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1_combout ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][7]~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][7]~0 .lut_mask = 64'h55FF55FF00FF00FF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N2
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~9_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][0]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N3
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~13 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~13_sumout  = SUM(( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~q  ) + ( GND ) + ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~10  ))
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~14  = CARRY(( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~q  ) + ( GND ) + ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~13_sumout ),
	.cout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~13 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N4
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~13_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][1]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N6
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~17 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~17_sumout  = SUM(( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q  ) + ( GND ) + ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~14  ))
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~18  = CARRY(( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q  ) + ( GND ) + ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~17_sumout ),
	.cout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~17 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N8
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~17_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][2]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N9
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~21 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~21_sumout  = SUM(( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q  ) + ( GND ) + ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~18  ))
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~22  = CARRY(( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q  ) + ( GND ) + ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~21_sumout ),
	.cout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~21 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N10
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~21_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][3]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N12
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~1 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~1_sumout  = SUM(( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q  ) + ( GND ) + ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~22  ))
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~2  = CARRY(( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q  ) + ( GND ) + ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~1_sumout ),
	.cout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~1 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N14
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~1_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][4]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N15
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~5 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~5_sumout  = SUM(( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~q  ) + ( GND ) + ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~5 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N16
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Add1~5_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][5]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|always0~1_combout ),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y2_N5
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y2_N3
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~9 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~9_sumout  = SUM(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [1] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~DUPLICATE_q  ) + ( 
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~2  ))
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~10  = CARRY(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [1] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~DUPLICATE_q  ) + ( 
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~2  ))

	.dataa(!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|CORE|currentZ_mult|re_out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~9_sumout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~9 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~9 .lut_mask = 64'h0000AAAA000000FF;
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y2_N4
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y2_N6
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~17 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~17_sumout  = SUM(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [2] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [2] ) + ( \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~10  ))
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~18  = CARRY(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [2] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [2] ) + ( \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [2]),
	.datad(!\IP_convolution_coprocessor|CORE|currentZ_mult|re_out [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~17_sumout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~17 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y2_N7
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y2_N9
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~25 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~25_sumout  = SUM(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [3] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [3] ) + ( \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~18  ))
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~26  = CARRY(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [3] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [3] ) + ( \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [3]),
	.datad(!\IP_convolution_coprocessor|CORE|currentZ_mult|re_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~25_sumout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~25 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y2_N11
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[3] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y2_N14
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y2_N12
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~33 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~33_sumout  = SUM(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [4] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~DUPLICATE_q  ) + ( 
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~26  ))
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~34  = CARRY(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [4] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~DUPLICATE_q  ) + ( 
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~26  ))

	.dataa(gnd),
	.datab(!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|CORE|currentZ_mult|re_out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~33_sumout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~33 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~33 .lut_mask = 64'h0000CCCC000000FF;
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y2_N13
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y2_N15
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~45 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~45_sumout  = SUM(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [5] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [5] ) + ( \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~34  ))
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~46  = CARRY(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [5] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [5] ) + ( \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|currentZ_mult|re_out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [5]),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~45_sumout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~45 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~45 .lut_mask = 64'h0000FF0000000F0F;
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y2_N16
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[5] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y2_N20
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y2_N18
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~53 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~53_sumout  = SUM(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [6] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~DUPLICATE_q  ) + ( 
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~46  ))
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~54  = CARRY(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [6] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~DUPLICATE_q  ) + ( 
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6]~DUPLICATE_q ),
	.datad(!\IP_convolution_coprocessor|CORE|currentZ_mult|re_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~53_sumout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~53 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y2_N19
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y2_N23
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y2_N21
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~61 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~61_sumout  = SUM(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [7] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~DUPLICATE_q  ) + ( 
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~54  ))
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~62  = CARRY(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [7] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~DUPLICATE_q  ) + ( 
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~54  ))

	.dataa(!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|CORE|currentZ_mult|re_out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~61_sumout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~61 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~61 .lut_mask = 64'h0000AAAA000000FF;
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y2_N22
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y2_N24
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~5 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~5_sumout  = SUM(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [8] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [8] ) + ( \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~62  ))
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~6  = CARRY(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [8] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [8] ) + ( \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [8]),
	.datad(!\IP_convolution_coprocessor|CORE|currentZ_mult|re_out [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~5_sumout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~5 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y2_N26
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y2_N29
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y2_N27
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~13 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~13_sumout  = SUM(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [9] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~DUPLICATE_q  ) + ( 
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~6  ))
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~14  = CARRY(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [9] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~DUPLICATE_q  ) + ( 
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~6  ))

	.dataa(!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|CORE|currentZ_mult|re_out [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~13_sumout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~13 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y2_N28
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y2_N32
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y2_N30
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~21 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~21_sumout  = SUM(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [10] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~DUPLICATE_q  ) + ( 
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~14  ))
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~22  = CARRY(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [10] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~DUPLICATE_q  ) + ( 
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~14  ))

	.dataa(gnd),
	.datab(!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|CORE|currentZ_mult|re_out [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~21_sumout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~21 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~21 .lut_mask = 64'h0000CCCC000000FF;
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y2_N31
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y2_N33
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~29 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~29_sumout  = SUM(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [11] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [11] ) + ( \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~22  
// ))
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~30  = CARRY(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [11] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [11] ) + ( \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~22  ))

	.dataa(!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|CORE|currentZ_mult|re_out [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~29_sumout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~29 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y2_N35
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[11] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y2_N36
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~37 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~37_sumout  = SUM(( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [12] ) + ( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [12] ) + ( \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~30  
// ))
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~38  = CARRY(( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [12] ) + ( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [12] ) + ( \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~30  ))

	.dataa(!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [12]),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|currentZ_mult|re_out [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~37_sumout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~37 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~37 .lut_mask = 64'h0000F0F000005555;
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y2_N38
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y2_N41
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y2_N39
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~41 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~41_sumout  = SUM(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [13] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [13] ) + ( \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~38  
// ))
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~42  = CARRY(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [13] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [13] ) + ( \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [13]),
	.datad(!\IP_convolution_coprocessor|CORE|currentZ_mult|re_out [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~41_sumout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~41 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y2_N40
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y2_N44
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y2_N42
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~49 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~49_sumout  = SUM(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [14] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14]~DUPLICATE_q  ) + ( 
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~42  ))
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~50  = CARRY(( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [14] ) + ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14]~DUPLICATE_q  ) + ( 
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|CORE|currentZ_mult|re_out [14]),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~49_sumout ),
	.cout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~49 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~49 .lut_mask = 64'h0000FF00000000FF;
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y2_N43
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y2_N47
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[15] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y2_N45
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~57 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~57_sumout  = SUM(( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [15] ) + ( \IP_convolution_coprocessor|CORE|currentZ_mult|re_out [15] ) + ( \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~50  
// ))

	.dataa(gnd),
	.datab(!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [15]),
	.datac(!\IP_convolution_coprocessor|CORE|currentZ_mult|re_out [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~57 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~57 .lut_mask = 64'h0000F0F000003333;
defparam \IP_convolution_coprocessor|CORE|currentZ_sum|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y2_N46
dffeas \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|currentZ_sum|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_convolution_coprocessor|CORE|FSM|currentZ_en~q ),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[15]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y3_N0
cyclonev_ram_block \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\IP_convolution_coprocessor|CORE|FSM|state.S8~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\IP_convolution_coprocessor|CORE|FSM|state.S8~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[15]~DUPLICATE_q ,\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [14],
\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~DUPLICATE_q ,\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [12],\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [11],\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [10],
\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [9],\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [8],\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [7],\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [6],
\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [5],\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [4],\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [3],\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [2],
\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [1],\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [0]}),
	.portaaddr({\IP_convolution_coprocessor|CORE|i_reg|data_o [5],\IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE_q ,\IP_convolution_coprocessor|CORE|i_reg|data_o [3],\IP_convolution_coprocessor|CORE|i_reg|data_o [2],
\IP_convolution_coprocessor|CORE|i_reg|data_o[1]~DUPLICATE_q ,\IP_convolution_coprocessor|CORE|i_reg|data_o[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~q ,\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q ,\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q ,
\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q ,\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~q ,\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_aip:INTERFACE|ID1000500B_aipModules:AIP|simple_dual_port_ram_single_clk:MEMOUT[0].MEMOUT|altsyncram:RAM_Structure_rtl_0|altsyncram_mji1:auto_generated|ALTSYNCRAM";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N57
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout  = ( \IPM|IPM_REG|regConf [1] & ( !\IPM|IPM_REG|regConf [0] & ( (\IPM|IPM_REG|regConf [2] & (\IPM|IPM_REG|regConf [4] & (\IPM|IPM_REG|regWRIP~DUPLICATE_q  & \IPM|IPM_REG|regConf [3]))) ) ) 
// )

	.dataa(!\IPM|IPM_REG|regConf [2]),
	.datab(!\IPM|IPM_REG|regConf [4]),
	.datac(!\IPM|IPM_REG|regWRIP~DUPLICATE_q ),
	.datad(!\IPM|IPM_REG|regConf [3]),
	.datae(!\IPM|IPM_REG|regConf [1]),
	.dataf(!\IPM|IPM_REG|regConf [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus .lut_mask = 64'h0000000100000000;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N36
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt~0_combout  = ( \IP_convolution_coprocessor|CORE|FSM|done~q  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ) # (!\IPM|IPM_REG|regDataIn[0][0]~q ) ) ) # ( 
// !\IP_convolution_coprocessor|CORE|FSM|done~q  & ( (\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt [0] & ((!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ) # (!\IPM|IPM_REG|regDataIn[0][0]~q ))) ) )

	.dataa(gnd),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.datac(!\IPM|IPM_REG|regDataIn[0][0]~q ),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt [0]),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|FSM|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt~0 .lut_mask = 64'h00FC00FCFCFCFCFC;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N37
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt[0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N19
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|i_reg|data_o[4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N44
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N25
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|i_reg|data_o [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N47
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N9
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder_combout  = ( \IP_convolution_coprocessor|CORE|i_reg|data_o [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|i_reg|data_o [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N10
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N8
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|i_reg|data_o [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N56
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N58
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N54
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [6] & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [8] & ( (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [5] & 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [7]) ) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [6] & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [8] & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [5] & 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [7]) ) ) ) # ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [6] & ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [8] & ( (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [5] & 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [7]) ) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [6] & ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [8] & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [5] & 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [7]) ) ) )

	.dataa(gnd),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [5]),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [7]),
	.datae(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [6]),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1 .lut_mask = 64'hCC00330000CC0033;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N16
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|i_reg|data_o[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N11
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N53
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|FSM|state.S8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N14
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N50
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|i_reg|data_o[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N48
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [1] & ( 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [2] & (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [0] & 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [3] $ (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [4])))) ) ) # ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [1] & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [2] & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [0] & (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [3] $ 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [4])))) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [3]),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [2]),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [0]),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [4]),
	.datae(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0 .lut_mask = 64'h0804020108040201;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N12
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1_combout  & ( 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0_combout  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [9] & 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [10] & (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [11] $ 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [12])))) # (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [9] & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [10] & (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [11] $ 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [12])))) ) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [9]),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [10]),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [11]),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [12]),
	.datae(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1_combout ),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2 .lut_mask = 64'h0000000000009009;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N47
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N48
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux31~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux31~0_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  & ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [13] & ( 
// ((!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ) # (\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt [0])) # (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ) ) ) ) # ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  & ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [13] & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & 
// (((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & 
// (((\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt [0])) # (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ))) ) ) ) # ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  & ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [13] & ( (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt [0]) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ))) ) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  & ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass 
// [13] & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & (((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & (((\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt [0])) # (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ))) ) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt [0]),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.datae(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux31~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux31~0 .lut_mask = 64'h335F005F335FFF5F;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N50
dffeas \IPM|IPM_REG|regDataOut[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux31~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N18
cyclonev_lcell_comb \IPM|IPM_REG|Decoder0~1 (
// Equation(s):
// \IPM|IPM_REG|Decoder0~1_combout  = ( \addressMCU[1]~input_o  & ( (!\addressMCU[3]~input_o  & (!\addressMCU[0]~input_o  & (!\addressMCU[2]~input_o  & \wrMCU~input_o ))) ) )

	.dataa(!\addressMCU[3]~input_o ),
	.datab(!\addressMCU[0]~input_o ),
	.datac(!\addressMCU[2]~input_o ),
	.datad(!\wrMCU~input_o ),
	.datae(gnd),
	.dataf(!\addressMCU[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|Decoder0~1 .extended_lut = "off";
defparam \IPM|IPM_REG|Decoder0~1 .lut_mask = 64'h0000000000800080;
defparam \IPM|IPM_REG|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N50
dffeas \IPM|IPM_REG|regDataIn[2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[0]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N43
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][0]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N2
dffeas \IPM|IPM_REG|regDataOut[2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [0]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.sload(vcc),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N45
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21]~feeder_combout  = \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [8]

	.dataa(!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21]~feeder .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21]~feeder .lut_mask = 64'h5555555555555555;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N46
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N36
cyclonev_lcell_comb \IP_convolution_coprocessor|CORE|FSM|WideOr5 (
// Equation(s):
// \IP_convolution_coprocessor|CORE|FSM|WideOr5~combout  = ( \IP_convolution_coprocessor|CORE|i_comp|LessThan0~1_combout  & ( \IP_convolution_coprocessor|CORE|i_comp|LessThan0~2_combout  & ( (\IP_convolution_coprocessor|CORE|FSM|Selector0~0_combout  & 
// !\IP_convolution_coprocessor|CORE|FSM|Selector6~0_combout ) ) ) ) # ( !\IP_convolution_coprocessor|CORE|i_comp|LessThan0~1_combout  & ( \IP_convolution_coprocessor|CORE|i_comp|LessThan0~2_combout  & ( 
// (\IP_convolution_coprocessor|CORE|FSM|Selector0~0_combout  & (!\IP_convolution_coprocessor|CORE|FSM|Selector6~0_combout  & ((\IP_convolution_coprocessor|CORE|i_comp|LessThan0~3_combout ) # (\IP_convolution_coprocessor|CORE|FSM|Selector5~0_combout )))) ) ) 
// ) # ( \IP_convolution_coprocessor|CORE|i_comp|LessThan0~1_combout  & ( !\IP_convolution_coprocessor|CORE|i_comp|LessThan0~2_combout  & ( (\IP_convolution_coprocessor|CORE|FSM|Selector0~0_combout  & 
// (!\IP_convolution_coprocessor|CORE|FSM|Selector6~0_combout  & ((\IP_convolution_coprocessor|CORE|i_comp|LessThan0~3_combout ) # (\IP_convolution_coprocessor|CORE|FSM|Selector5~0_combout )))) ) ) ) # ( 
// !\IP_convolution_coprocessor|CORE|i_comp|LessThan0~1_combout  & ( !\IP_convolution_coprocessor|CORE|i_comp|LessThan0~2_combout  & ( (\IP_convolution_coprocessor|CORE|FSM|Selector0~0_combout  & (!\IP_convolution_coprocessor|CORE|FSM|Selector6~0_combout  & 
// ((\IP_convolution_coprocessor|CORE|i_comp|LessThan0~3_combout ) # (\IP_convolution_coprocessor|CORE|FSM|Selector5~0_combout )))) ) ) )

	.dataa(!\IP_convolution_coprocessor|CORE|FSM|Selector0~0_combout ),
	.datab(!\IP_convolution_coprocessor|CORE|FSM|Selector6~0_combout ),
	.datac(!\IP_convolution_coprocessor|CORE|FSM|Selector5~0_combout ),
	.datad(!\IP_convolution_coprocessor|CORE|i_comp|LessThan0~3_combout ),
	.datae(!\IP_convolution_coprocessor|CORE|i_comp|LessThan0~1_combout ),
	.dataf(!\IP_convolution_coprocessor|CORE|i_comp|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|CORE|FSM|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|WideOr5 .extended_lut = "off";
defparam \IP_convolution_coprocessor|CORE|FSM|WideOr5 .lut_mask = 64'h0444044404444444;
defparam \IP_convolution_coprocessor|CORE|FSM|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N37
dffeas \IP_convolution_coprocessor|CORE|FSM|busy (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|CORE|FSM|WideOr5~combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|CORE|FSM|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|CORE|FSM|busy .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|CORE|FSM|busy .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N40
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|FSM|busy~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus[0] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N30
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux23~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux23~0_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  & ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout  & ( 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [21] & !\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ) ) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout 
//  & ( \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout  & ( (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a8  & !\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ) ) 
// ) ) # ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  & ( !\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & 
// (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [21])) # (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & ((\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus [0]))) ) ) ) # ( 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  & ( !\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & 
// ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a8 ))) # (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus [0])) ) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [21]),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regStatus [0]),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a8 ),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.datae(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux23~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux23~0 .lut_mask = 64'h0F3355330F005500;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N32
dffeas \IPM|IPM_REG|regDataOut[1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux23~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N0
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[0]~2 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[0]~2_combout  = ( \IPM|IPM_REG|regDataOut[1][0]~q  & ( (!\addressMCU[1]~input_o  & (((\IPM|IPM_REG|regDataOut[0][0]~q )) # (\addressMCU[0]~input_o ))) # (\addressMCU[1]~input_o  & (!\addressMCU[0]~input_o  & 
// ((\IPM|IPM_REG|regDataOut[2][0]~q )))) ) ) # ( !\IPM|IPM_REG|regDataOut[1][0]~q  & ( (!\addressMCU[0]~input_o  & ((!\addressMCU[1]~input_o  & (\IPM|IPM_REG|regDataOut[0][0]~q )) # (\addressMCU[1]~input_o  & ((\IPM|IPM_REG|regDataOut[2][0]~q ))))) ) )

	.dataa(!\addressMCU[1]~input_o ),
	.datab(!\addressMCU[0]~input_o ),
	.datac(!\IPM|IPM_REG|regDataOut[0][0]~q ),
	.datad(!\IPM|IPM_REG|regDataOut[2][0]~q ),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|regDataOut[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[0]~2 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[0]~2 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \IPM|IPM_REG|dataMCUOut[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N30
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[0]~3 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[0]~3_combout  = ( \IPM|IPM_REG|regConf [0] & ( (!\IPM|IPM_REG|dataMCUOut[1]~1_combout  & (\IPM|IPM_REG|dataMCUOut[1]~0_combout  & ((\IPM|IPM_REG|regCtrl [0])))) # (\IPM|IPM_REG|dataMCUOut[1]~1_combout  & 
// ((!\IPM|IPM_REG|dataMCUOut[1]~0_combout ) # ((\IPM|IPM_REG|dataMCUOut[0]~2_combout )))) ) ) # ( !\IPM|IPM_REG|regConf [0] & ( (\IPM|IPM_REG|dataMCUOut[1]~0_combout  & ((!\IPM|IPM_REG|dataMCUOut[1]~1_combout  & ((\IPM|IPM_REG|regCtrl [0]))) # 
// (\IPM|IPM_REG|dataMCUOut[1]~1_combout  & (\IPM|IPM_REG|dataMCUOut[0]~2_combout )))) ) )

	.dataa(!\IPM|IPM_REG|dataMCUOut[1]~1_combout ),
	.datab(!\IPM|IPM_REG|dataMCUOut[1]~0_combout ),
	.datac(!\IPM|IPM_REG|dataMCUOut[0]~2_combout ),
	.datad(!\IPM|IPM_REG|regCtrl [0]),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|regConf [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[0]~3 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[0]~3 .lut_mask = 64'h0123012345674567;
defparam \IPM|IPM_REG|dataMCUOut[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \rdMCU~input (
	.i(rdMCU),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rdMCU~input_o ));
// synopsys translate_off
defparam \rdMCU~input .bus_hold = "false";
defparam \rdMCU~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N48
cyclonev_lcell_comb \IPM|ipmMCUDataInout~8 (
// Equation(s):
// \IPM|ipmMCUDataInout~8_combout  = ( !\wrMCU~input_o  & ( \rdMCU~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rdMCU~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wrMCU~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|ipmMCUDataInout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|ipmMCUDataInout~8 .extended_lut = "off";
defparam \IPM|ipmMCUDataInout~8 .lut_mask = 64'h0F0F0F0F00000000;
defparam \IPM|ipmMCUDataInout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N0
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[1][1]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[1][1]~feeder_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a9  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][1]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[1][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataOut[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N44
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N1
dffeas \IPM|IPM_REG|regDataOut[1][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[1][1]~feeder_combout ),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [22]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N24
cyclonev_lcell_comb \IPM|IPM_REG|regDataIn[2][1]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[2][1]~feeder_combout  = ( \dataMCU[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataIn[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][1]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataIn[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataIn[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N25
dffeas \IPM|IPM_REG|regDataIn[2][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataIn[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N40
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][1]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[1] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N5
dffeas \IPM|IPM_REG|regDataOut[2][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [1]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.sload(vcc),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y3_N16
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N24
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux30~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux30~0_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a1  & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & 
// (((!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ) # (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [14])))) # (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  
// & (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout )) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a1  & ( 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & (((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [14] & \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout )))) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout )) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [14]),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux30~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux30~0 .lut_mask = 64'h111D111DDD1DDD1D;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N26
dffeas \IPM|IPM_REG|regDataOut[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux30~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N3
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[1]~4 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[1]~4_combout  = ( \IPM|IPM_REG|regDataOut[0][1]~q  & ( (!\addressMCU[1]~input_o  & ((!\addressMCU[0]~input_o ) # ((\IPM|IPM_REG|regDataOut[1][1]~q )))) # (\addressMCU[1]~input_o  & (!\addressMCU[0]~input_o  & 
// ((\IPM|IPM_REG|regDataOut[2][1]~q )))) ) ) # ( !\IPM|IPM_REG|regDataOut[0][1]~q  & ( (!\addressMCU[1]~input_o  & (\addressMCU[0]~input_o  & (\IPM|IPM_REG|regDataOut[1][1]~q ))) # (\addressMCU[1]~input_o  & (!\addressMCU[0]~input_o  & 
// ((\IPM|IPM_REG|regDataOut[2][1]~q )))) ) )

	.dataa(!\addressMCU[1]~input_o ),
	.datab(!\addressMCU[0]~input_o ),
	.datac(!\IPM|IPM_REG|regDataOut[1][1]~q ),
	.datad(!\IPM|IPM_REG|regDataOut[2][1]~q ),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|regDataOut[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[1]~4 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[1]~4 .lut_mask = 64'h024602468ACE8ACE;
defparam \IPM|IPM_REG|dataMCUOut[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N33
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[1]~5 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[1]~5_combout  = ( \IPM|IPM_REG|dataMCUOut[1]~4_combout  & ( (!\IPM|IPM_REG|dataMCUOut[1]~1_combout  & (\IPM|IPM_REG|dataMCUOut[1]~0_combout  & ((\IPM|IPM_REG|regCtrl [1])))) # (\IPM|IPM_REG|dataMCUOut[1]~1_combout  & 
// (((\IPM|IPM_REG|regConf [1])) # (\IPM|IPM_REG|dataMCUOut[1]~0_combout ))) ) ) # ( !\IPM|IPM_REG|dataMCUOut[1]~4_combout  & ( (!\IPM|IPM_REG|dataMCUOut[1]~1_combout  & (\IPM|IPM_REG|dataMCUOut[1]~0_combout  & ((\IPM|IPM_REG|regCtrl [1])))) # 
// (\IPM|IPM_REG|dataMCUOut[1]~1_combout  & (!\IPM|IPM_REG|dataMCUOut[1]~0_combout  & (\IPM|IPM_REG|regConf [1]))) ) )

	.dataa(!\IPM|IPM_REG|dataMCUOut[1]~1_combout ),
	.datab(!\IPM|IPM_REG|dataMCUOut[1]~0_combout ),
	.datac(!\IPM|IPM_REG|regConf [1]),
	.datad(!\IPM|IPM_REG|regCtrl [1]),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|dataMCUOut[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[1]~5 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[1]~5 .lut_mask = 64'h0426042615371537;
defparam \IPM|IPM_REG|dataMCUOut[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N3
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[0][2]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[0][2]~feeder_combout  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a2 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a2 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][2]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[0][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \IPM|IPM_REG|regDataOut[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N47
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N4
dffeas \IPM|IPM_REG|regDataOut[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[0][2]~feeder_combout ),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [15]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N27
cyclonev_lcell_comb \IPM|IPM_REG|regDataIn[2][2]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[2][2]~feeder_combout  = ( \dataMCU[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataIn[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][2]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataIn[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataIn[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N28
dffeas \IPM|IPM_REG|regDataIn[2][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataIn[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N10
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][2]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[2] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N38
dffeas \IPM|IPM_REG|regDataOut[2][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [2]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.sload(vcc),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N30
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[1][2]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[1][2]~feeder_combout  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a10 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a10 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][2]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[1][2]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \IPM|IPM_REG|regDataOut[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N40
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N31
dffeas \IPM|IPM_REG|regDataOut[1][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[1][2]~feeder_combout ),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [23]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N36
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[2]~6 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[2]~6_combout  = ( \IPM|IPM_REG|regDataOut[1][2]~q  & ( (!\addressMCU[0]~input_o  & ((!\addressMCU[1]~input_o  & (\IPM|IPM_REG|regDataOut[0][2]~q )) # (\addressMCU[1]~input_o  & ((\IPM|IPM_REG|regDataOut[2][2]~q ))))) # 
// (\addressMCU[0]~input_o  & (!\addressMCU[1]~input_o )) ) ) # ( !\IPM|IPM_REG|regDataOut[1][2]~q  & ( (!\addressMCU[0]~input_o  & ((!\addressMCU[1]~input_o  & (\IPM|IPM_REG|regDataOut[0][2]~q )) # (\addressMCU[1]~input_o  & 
// ((\IPM|IPM_REG|regDataOut[2][2]~q ))))) ) )

	.dataa(!\addressMCU[0]~input_o ),
	.datab(!\addressMCU[1]~input_o ),
	.datac(!\IPM|IPM_REG|regDataOut[0][2]~q ),
	.datad(!\IPM|IPM_REG|regDataOut[2][2]~q ),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|regDataOut[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[2]~6 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[2]~6 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \IPM|IPM_REG|dataMCUOut[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N6
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[2]~7 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[2]~7_combout  = ( \IPM|IPM_REG|dataMCUOut[1]~0_combout  & ( (!\IPM|IPM_REG|dataMCUOut[1]~1_combout  & (\IPM|IPM_REG|regCtrl [2])) # (\IPM|IPM_REG|dataMCUOut[1]~1_combout  & ((\IPM|IPM_REG|dataMCUOut[2]~6_combout ))) ) ) # ( 
// !\IPM|IPM_REG|dataMCUOut[1]~0_combout  & ( (\IPM|IPM_REG|dataMCUOut[1]~1_combout  & \IPM|IPM_REG|regConf [2]) ) )

	.dataa(!\IPM|IPM_REG|regCtrl [2]),
	.datab(!\IPM|IPM_REG|dataMCUOut[1]~1_combout ),
	.datac(!\IPM|IPM_REG|dataMCUOut[2]~6_combout ),
	.datad(!\IPM|IPM_REG|regConf [2]),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|dataMCUOut[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[2]~7 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[2]~7 .lut_mask = 64'h0033003347474747;
defparam \IPM|IPM_REG|dataMCUOut[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N37
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N27
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux28~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux28~0_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [16] & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & 
// (((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ) # (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a3 )))) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout )) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [16] & ( 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & (((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a3  & 
// !\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout )))) # (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout )) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux28~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux28~0 .lut_mask = 64'h1D111D111DDD1DDD;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N29
dffeas \IPM|IPM_REG|regDataOut[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux28~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][3] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N33
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[1][3]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[1][3]~feeder_combout  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a11 

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a11 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][3]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[1][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \IPM|IPM_REG|regDataOut[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N59
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N34
dffeas \IPM|IPM_REG|regDataOut[1][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[1][3]~feeder_combout ),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [24]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][3] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N3
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[3]~8 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[3]~8_combout  = ( \IPM|IPM_REG|regConf [3] & ( (!\addressMCU[3]~input_o  & ((!\addressMCU[0]~input_o  & ((\addressMCU[2]~input_o ))) # (\addressMCU[0]~input_o  & (\IPM|IPM_REG|regDataOut[1][3]~q  & !\addressMCU[2]~input_o )))) ) ) 
// # ( !\IPM|IPM_REG|regConf [3] & ( (\IPM|IPM_REG|regDataOut[1][3]~q  & (!\addressMCU[3]~input_o  & (\addressMCU[0]~input_o  & !\addressMCU[2]~input_o ))) ) )

	.dataa(!\IPM|IPM_REG|regDataOut[1][3]~q ),
	.datab(!\addressMCU[3]~input_o ),
	.datac(!\addressMCU[0]~input_o ),
	.datad(!\addressMCU[2]~input_o ),
	.datae(!\IPM|IPM_REG|regConf [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[3]~8 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[3]~8 .lut_mask = 64'h040004C0040004C0;
defparam \IPM|IPM_REG|dataMCUOut[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N22
dffeas \IPM|IPM_REG|regDataIn[2][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[3]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][3] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N6
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[3]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[3]~feeder_combout  = ( \IPM|IPM_REG|regDataIn[2][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|regDataIn[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[3]~feeder .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N8
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[3] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N23
dffeas \IPM|IPM_REG|regDataOut[2][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [3]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.sload(vcc),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][3] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N27
cyclonev_lcell_comb \IPM|IPM_REG|Decoder0~2 (
// Equation(s):
// \IPM|IPM_REG|Decoder0~2_combout  = ( !\addressMCU[3]~input_o  & ( (!\addressMCU[0]~input_o  & !\addressMCU[2]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addressMCU[0]~input_o ),
	.datad(!\addressMCU[2]~input_o ),
	.datae(gnd),
	.dataf(!\addressMCU[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|Decoder0~2 .extended_lut = "off";
defparam \IPM|IPM_REG|Decoder0~2 .lut_mask = 64'hF000F00000000000;
defparam \IPM|IPM_REG|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N21
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[3]~9 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[3]~9_combout  = ( \IPM|IPM_REG|regDataOut[2][3]~q  & ( \IPM|IPM_REG|Decoder0~2_combout  & ( ((\addressMCU[1]~input_o ) # (\IPM|IPM_REG|dataMCUOut[3]~8_combout )) # (\IPM|IPM_REG|regDataOut[0][3]~q ) ) ) ) # ( 
// !\IPM|IPM_REG|regDataOut[2][3]~q  & ( \IPM|IPM_REG|Decoder0~2_combout  & ( (!\addressMCU[1]~input_o  & ((\IPM|IPM_REG|dataMCUOut[3]~8_combout ) # (\IPM|IPM_REG|regDataOut[0][3]~q ))) ) ) ) # ( \IPM|IPM_REG|regDataOut[2][3]~q  & ( 
// !\IPM|IPM_REG|Decoder0~2_combout  & ( (\IPM|IPM_REG|dataMCUOut[3]~8_combout  & !\addressMCU[1]~input_o ) ) ) ) # ( !\IPM|IPM_REG|regDataOut[2][3]~q  & ( !\IPM|IPM_REG|Decoder0~2_combout  & ( (\IPM|IPM_REG|dataMCUOut[3]~8_combout  & !\addressMCU[1]~input_o 
// ) ) ) )

	.dataa(!\IPM|IPM_REG|regDataOut[0][3]~q ),
	.datab(gnd),
	.datac(!\IPM|IPM_REG|dataMCUOut[3]~8_combout ),
	.datad(!\addressMCU[1]~input_o ),
	.datae(!\IPM|IPM_REG|regDataOut[2][3]~q ),
	.dataf(!\IPM|IPM_REG|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[3]~9 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[3]~9 .lut_mask = 64'h0F000F005F005FFF;
defparam \IPM|IPM_REG|dataMCUOut[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N57
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|selMux[0]~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|selMux[0]~0_combout  = (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout  & \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|selMux[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|selMux[0]~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|selMux[0]~0 .lut_mask = 64'h1111111111111111;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|selMux[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N58
dffeas \IPM|IPM_REG|regDataOut[3][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|selMux[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[3][4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y3_N43
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N54
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux19~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux19~0_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [25] & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & 
// (((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a12 ) # (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout )))) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout )) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [25] & ( 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & (((!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  & 
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a12 )))) # (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout )) ) 
// )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a12 ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux19~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux19~0 .lut_mask = 64'h11D111D11DDD1DDD;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N55
dffeas \IPM|IPM_REG|regDataOut[1][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux19~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y3_N20
dffeas \IPM|IPM_REG|regDataIn[2][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[4]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N9
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[4]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[4]~feeder_combout  = ( \IPM|IPM_REG|regDataIn[2][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|regDataIn[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[4]~feeder .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N11
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[4] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N14
dffeas \IPM|IPM_REG|regDataOut[2][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [4]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.sload(vcc),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N12
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[0][4]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[0][4]~feeder_combout  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a4 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a4 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][4]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[0][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \IPM|IPM_REG|regDataOut[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N8
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N14
dffeas \IPM|IPM_REG|regDataOut[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[0][4]~feeder_combout ),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [17]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N12
cyclonev_lcell_comb \IPM|IPM_REG|Mux3~0 (
// Equation(s):
// \IPM|IPM_REG|Mux3~0_combout  = ( \IPM|IPM_REG|regDataOut[2][4]~q  & ( \IPM|IPM_REG|regDataOut[0][4]~q  & ( (!\addressMCU[0]~input_o ) # ((!\addressMCU[1]~input_o  & ((\IPM|IPM_REG|regDataOut[1][4]~q ))) # (\addressMCU[1]~input_o  & 
// (\IPM|IPM_REG|regDataOut[3][4]~q ))) ) ) ) # ( !\IPM|IPM_REG|regDataOut[2][4]~q  & ( \IPM|IPM_REG|regDataOut[0][4]~q  & ( (!\addressMCU[1]~input_o  & (((!\addressMCU[0]~input_o ) # (\IPM|IPM_REG|regDataOut[1][4]~q )))) # (\addressMCU[1]~input_o  & 
// (\IPM|IPM_REG|regDataOut[3][4]~q  & ((\addressMCU[0]~input_o )))) ) ) ) # ( \IPM|IPM_REG|regDataOut[2][4]~q  & ( !\IPM|IPM_REG|regDataOut[0][4]~q  & ( (!\addressMCU[1]~input_o  & (((\IPM|IPM_REG|regDataOut[1][4]~q  & \addressMCU[0]~input_o )))) # 
// (\addressMCU[1]~input_o  & (((!\addressMCU[0]~input_o )) # (\IPM|IPM_REG|regDataOut[3][4]~q ))) ) ) ) # ( !\IPM|IPM_REG|regDataOut[2][4]~q  & ( !\IPM|IPM_REG|regDataOut[0][4]~q  & ( (\addressMCU[0]~input_o  & ((!\addressMCU[1]~input_o  & 
// ((\IPM|IPM_REG|regDataOut[1][4]~q ))) # (\addressMCU[1]~input_o  & (\IPM|IPM_REG|regDataOut[3][4]~q )))) ) ) )

	.dataa(!\IPM|IPM_REG|regDataOut[3][4]~q ),
	.datab(!\IPM|IPM_REG|regDataOut[1][4]~q ),
	.datac(!\addressMCU[1]~input_o ),
	.datad(!\addressMCU[0]~input_o ),
	.datae(!\IPM|IPM_REG|regDataOut[2][4]~q ),
	.dataf(!\IPM|IPM_REG|regDataOut[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|Mux3~0 .extended_lut = "off";
defparam \IPM|IPM_REG|Mux3~0 .lut_mask = 64'h00350F35F035FF35;
defparam \IPM|IPM_REG|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N12
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[4]~10 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[4]~10_combout  = ( !\addressMCU[3]~input_o  & ( \addressMCU[0]~input_o  & ( (\IPM|IPM_REG|Mux3~0_combout  & !\addressMCU[2]~input_o ) ) ) ) # ( !\addressMCU[3]~input_o  & ( !\addressMCU[0]~input_o  & ( (!\addressMCU[2]~input_o  & 
// (\IPM|IPM_REG|Mux3~0_combout )) # (\addressMCU[2]~input_o  & (((\IPM|IPM_REG|regConf [4] & !\addressMCU[1]~input_o )))) ) ) )

	.dataa(!\IPM|IPM_REG|Mux3~0_combout ),
	.datab(!\IPM|IPM_REG|regConf [4]),
	.datac(!\addressMCU[2]~input_o ),
	.datad(!\addressMCU[1]~input_o ),
	.datae(!\addressMCU[3]~input_o ),
	.dataf(!\addressMCU[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[4]~10 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[4]~10 .lut_mask = 64'h5350000050500000;
defparam \IPM|IPM_REG|dataMCUOut[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N15
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[1][5]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[1][5]~feeder_combout  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a13 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a13 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][5]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[1][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \IPM|IPM_REG|regDataOut[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N36
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26]~feeder_combout  = \IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26]~feeder .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N38
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N16
dffeas \IPM|IPM_REG|regDataOut[1][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[1][5]~feeder_combout ),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [26]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][5] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N18
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[0][5]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[0][5]~feeder_combout  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a5 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a5 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][5]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[0][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \IPM|IPM_REG|regDataOut[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N9
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder_combout  = ( \IP_convolution_coprocessor|CORE|currentZ_reg|data_o [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N11
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N19
dffeas \IPM|IPM_REG|regDataOut[0][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[0][5]~feeder_combout ),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [18]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][5] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y3_N10
dffeas \IPM|IPM_REG|regDataIn[2][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[5]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][5] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N51
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[5]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[5]~feeder_combout  = ( \IPM|IPM_REG|regDataIn[2][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|regDataIn[2][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[5]~feeder .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N53
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[5] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N32
dffeas \IPM|IPM_REG|regDataOut[2][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [5]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.sload(vcc),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][5] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N39
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[7]~11 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[7]~11_combout  = ( !\addressMCU[3]~input_o  & ( (!\addressMCU[2]~input_o  & (!\addressMCU[1]~input_o  $ (!\addressMCU[0]~input_o ))) ) )

	.dataa(gnd),
	.datab(!\addressMCU[1]~input_o ),
	.datac(!\addressMCU[0]~input_o ),
	.datad(!\addressMCU[2]~input_o ),
	.datae(gnd),
	.dataf(!\addressMCU[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[7]~11 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[7]~11 .lut_mask = 64'h3C003C0000000000;
defparam \IPM|IPM_REG|dataMCUOut[7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N30
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[5]~12 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[5]~12_combout  = ( \IPM|IPM_REG|regDataOut[2][5]~q  & ( \IPM|IPM_REG|dataMCUOut[7]~11_combout  & ( (\IPM|IPM_REG|Decoder0~2_combout ) # (\IPM|IPM_REG|regDataOut[1][5]~q ) ) ) ) # ( !\IPM|IPM_REG|regDataOut[2][5]~q  & ( 
// \IPM|IPM_REG|dataMCUOut[7]~11_combout  & ( (\IPM|IPM_REG|regDataOut[1][5]~q  & !\IPM|IPM_REG|Decoder0~2_combout ) ) ) ) # ( \IPM|IPM_REG|regDataOut[2][5]~q  & ( !\IPM|IPM_REG|dataMCUOut[7]~11_combout  & ( (\IPM|IPM_REG|regDataOut[0][5]~q  & 
// \IPM|IPM_REG|Decoder0~2_combout ) ) ) ) # ( !\IPM|IPM_REG|regDataOut[2][5]~q  & ( !\IPM|IPM_REG|dataMCUOut[7]~11_combout  & ( (\IPM|IPM_REG|regDataOut[0][5]~q  & \IPM|IPM_REG|Decoder0~2_combout ) ) ) )

	.dataa(!\IPM|IPM_REG|regDataOut[1][5]~q ),
	.datab(!\IPM|IPM_REG|regDataOut[0][5]~q ),
	.datac(!\IPM|IPM_REG|Decoder0~2_combout ),
	.datad(gnd),
	.datae(!\IPM|IPM_REG|regDataOut[2][5]~q ),
	.dataf(!\IPM|IPM_REG|dataMCUOut[7]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[5]~12 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[5]~12 .lut_mask = 64'h0303030350505F5F;
defparam \IPM|IPM_REG|dataMCUOut[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N21
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[0][6]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[0][6]~feeder_combout  = \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a6 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a6 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][6]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[0][6]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \IPM|IPM_REG|regDataOut[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N41
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N22
dffeas \IPM|IPM_REG|regDataOut[0][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[0][6]~feeder_combout ),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [19]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][6] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N58
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N24
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux17~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux17~0_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [27] & ( (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & 
// (((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a14 )) # (\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ))) # 
// (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & (((\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout )))) ) ) # ( !\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [27] & ( 
// (!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & (!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  & 
// ((\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a14 )))) # (\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout  & (((\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout 
// )))) ) )

	.dataa(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.datab(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.datac(!\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.datad(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a14 ),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux17~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux17~0 .lut_mask = 64'h038B038B47CF47CF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N25
dffeas \IPM|IPM_REG|regDataOut[1][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|MUX|Mux17~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][6] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y3_N55
dffeas \IPM|IPM_REG|regDataIn[2][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[6]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][6] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N48
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[6]~feeder (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[6]~feeder_combout  = ( \IPM|IPM_REG|regDataIn[2][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|regDataIn[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[6]~feeder .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N50
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[6] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N17
dffeas \IPM|IPM_REG|regDataOut[2][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [6]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.sload(vcc),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][6] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N15
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[6]~13 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[6]~13_combout  = ( \IPM|IPM_REG|regDataOut[2][6]~q  & ( \IPM|IPM_REG|dataMCUOut[7]~11_combout  & ( (\IPM|IPM_REG|Decoder0~2_combout ) # (\IPM|IPM_REG|regDataOut[1][6]~q ) ) ) ) # ( !\IPM|IPM_REG|regDataOut[2][6]~q  & ( 
// \IPM|IPM_REG|dataMCUOut[7]~11_combout  & ( (\IPM|IPM_REG|regDataOut[1][6]~q  & !\IPM|IPM_REG|Decoder0~2_combout ) ) ) ) # ( \IPM|IPM_REG|regDataOut[2][6]~q  & ( !\IPM|IPM_REG|dataMCUOut[7]~11_combout  & ( (\IPM|IPM_REG|regDataOut[0][6]~q  & 
// \IPM|IPM_REG|Decoder0~2_combout ) ) ) ) # ( !\IPM|IPM_REG|regDataOut[2][6]~q  & ( !\IPM|IPM_REG|dataMCUOut[7]~11_combout  & ( (\IPM|IPM_REG|regDataOut[0][6]~q  & \IPM|IPM_REG|Decoder0~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\IPM|IPM_REG|regDataOut[0][6]~q ),
	.datac(!\IPM|IPM_REG|regDataOut[1][6]~q ),
	.datad(!\IPM|IPM_REG|Decoder0~2_combout ),
	.datae(!\IPM|IPM_REG|regDataOut[2][6]~q ),
	.dataf(!\IPM|IPM_REG|dataMCUOut[7]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[6]~13 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[6]~13 .lut_mask = 64'h003300330F000FFF;
defparam \IPM|IPM_REG|dataMCUOut[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N24
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[1][7]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[1][7]~feeder_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a15  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][7]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[1][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataOut[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N34
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o[15]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N25
dffeas \IPM|IPM_REG|regDataOut[1][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[1][7]~feeder_combout ),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [28]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][7] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N27
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[0][7]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[0][7]~feeder_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a7  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][7]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataOut[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N56
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|CORE|currentZ_reg|data_o [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N28
dffeas \IPM|IPM_REG|regDataOut[0][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[0][7]~feeder_combout ),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [20]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal4~0_combout ),
	.sload(\IP_convolution_coprocessor|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][7] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y3_N7
dffeas \IPM|IPM_REG|regDataIn[2][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[7]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][7] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N8
dffeas \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][7]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[7] .is_wysiwyg = "true";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N44
dffeas \IPM|IPM_REG|regDataOut[2][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [7]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_convolution_coprocessor|INTERFACE|AIP|CNTRL|Equal0~0_combout ),
	.sload(vcc),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][7] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N42
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[7]~14 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[7]~14_combout  = ( \IPM|IPM_REG|regDataOut[2][7]~q  & ( \IPM|IPM_REG|dataMCUOut[7]~11_combout  & ( (\IPM|IPM_REG|Decoder0~2_combout ) # (\IPM|IPM_REG|regDataOut[1][7]~q ) ) ) ) # ( !\IPM|IPM_REG|regDataOut[2][7]~q  & ( 
// \IPM|IPM_REG|dataMCUOut[7]~11_combout  & ( (\IPM|IPM_REG|regDataOut[1][7]~q  & !\IPM|IPM_REG|Decoder0~2_combout ) ) ) ) # ( \IPM|IPM_REG|regDataOut[2][7]~q  & ( !\IPM|IPM_REG|dataMCUOut[7]~11_combout  & ( (\IPM|IPM_REG|regDataOut[0][7]~q  & 
// \IPM|IPM_REG|Decoder0~2_combout ) ) ) ) # ( !\IPM|IPM_REG|regDataOut[2][7]~q  & ( !\IPM|IPM_REG|dataMCUOut[7]~11_combout  & ( (\IPM|IPM_REG|regDataOut[0][7]~q  & \IPM|IPM_REG|Decoder0~2_combout ) ) ) )

	.dataa(!\IPM|IPM_REG|regDataOut[1][7]~q ),
	.datab(!\IPM|IPM_REG|regDataOut[0][7]~q ),
	.datac(!\IPM|IPM_REG|Decoder0~2_combout ),
	.datad(gnd),
	.datae(!\IPM|IPM_REG|regDataOut[2][7]~q ),
	.dataf(!\IPM|IPM_REG|dataMCUOut[7]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[7]~14 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[7]~14 .lut_mask = 64'h0303030350505F5F;
defparam \IPM|IPM_REG|dataMCUOut[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N42
cyclonev_lcell_comb \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|intReq~0 (
// Equation(s):
// \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|intReq~0_combout  = ( \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [0] & ( \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regMaskInt [0]),
	.dataf(!\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|regInt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_convolution_coprocessor|INTERFACE|AIP|STATUS|intReq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|intReq~0 .extended_lut = "off";
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|intReq~0 .lut_mask = 64'h000000000000FFFF;
defparam \IP_convolution_coprocessor|INTERFACE|AIP|STATUS|intReq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y51_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
