Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Oct  7 22:39:44 2020
| Host         : artiqdev running 64-bit unknown
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 119 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.045        0.000                      0                51819        0.058        0.000                      0                51812        0.264        0.000                       0                 19726  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                        ------------         ----------      --------------
clk125_gtp_p                                                 {0.000 4.000}        8.000           125.000         
  main_genericstandalone_genericstandalone_clk125_div2       {0.000 8.000}        16.000          62.500          
    main_genericstandalone_genericstandalone_mmcm_fb         {0.000 8.000}        16.000          62.500          
    main_genericstandalone_genericstandalone_mmcm_sys        {0.000 4.414}        8.828           113.281         
    main_genericstandalone_genericstandalone_mmcm_sys4x      {0.000 1.103}        2.207           453.125         
    main_genericstandalone_genericstandalone_mmcm_sys4x_dqs  {0.552 1.655}        2.207           453.125         
    main_genericstandalone_genericstandalone_pll_clk200      {0.000 2.500}        5.000           200.000         
    main_genericstandalone_genericstandalone_pll_fb          {0.000 8.000}        16.000          62.500          
main_genericstandalone_rxoutclk                              {0.000 8.000}        16.000          62.500          
  main_genericstandalone_clk_rx_half_unbuf                   {0.000 8.000}        16.000          62.500          
  main_genericstandalone_clk_rx_unbuf                        {0.000 4.000}        8.000           125.000         
  main_genericstandalone_rx_mmcm_fb                          {0.000 8.000}        16.000          62.500          
main_genericstandalone_txoutclk                              {0.000 8.000}        16.000          62.500          
  main_genericstandalone_clk_tx_half_unbuf                   {0.000 8.000}        16.000          62.500          
  main_genericstandalone_clk_tx_unbuf                        {0.000 4.000}        8.000           125.000         
  main_genericstandalone_tx_mmcm_fb                          {0.000 8.000}        16.000          62.500          
si5324_clkout_fabric_p                                       {0.000 4.000}        8.000           125.000         
  main_rtio_crg_fb_clk                                       {0.000 4.000}        8.000           125.000         
  main_rtio_crg_rtio_clk                                     {0.000 4.000}        8.000           125.000         
  main_rtio_crg_rtiox4_clk                                   {0.000 1.000}        2.000           500.000         
sys_clk                                                      {0.000 4.414}        8.828           113.276         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125_gtp_p                                                                                                                                                                                                   6.462        0.000                       0                     2  
  main_genericstandalone_genericstandalone_clk125_div2                                                                                                                                                         5.000        0.000                       0                     2  
    main_genericstandalone_genericstandalone_mmcm_fb                                                                                                                                                          14.751        0.000                       0                     2  
    main_genericstandalone_genericstandalone_mmcm_sys                                                                                                                                                          7.235        0.000                       0                     2  
    main_genericstandalone_genericstandalone_mmcm_sys4x                                                                                                                                                        0.614        0.000                       0                    77  
    main_genericstandalone_genericstandalone_mmcm_sys4x_dqs                                                                                                                                                    0.614        0.000                       0                     4  
    main_genericstandalone_genericstandalone_pll_clk200            3.379        0.000                      0                   13        0.250        0.000                      0                   13        0.264        0.000                       0                    10  
    main_genericstandalone_genericstandalone_pll_fb                                                                                                                                                           14.751        0.000                       0                     2  
main_genericstandalone_rxoutclk                                                                                                                                                                                5.000        0.000                       0                     3  
  main_genericstandalone_clk_rx_half_unbuf                                                                                                                                                                     7.500        0.000                       0                     5  
  main_genericstandalone_clk_rx_unbuf                              1.366        0.000                      0                  600        0.121        0.000                      0                  600        2.870        0.000                       0                   220  
  main_genericstandalone_rx_mmcm_fb                                                                                                                                                                           14.751        0.000                       0                     2  
main_genericstandalone_txoutclk                                                                                                                                                                                5.000        0.000                       0                     3  
  main_genericstandalone_clk_tx_half_unbuf                        14.147        0.000                      0                   20        0.256        0.000                      0                   20        7.500        0.000                       0                    24  
  main_genericstandalone_clk_tx_unbuf                              0.993        0.000                      0                  441        0.120        0.000                      0                  441        3.500        0.000                       0                   208  
  main_genericstandalone_tx_mmcm_fb                                                                                                                                                                           14.751        0.000                       0                     2  
si5324_clkout_fabric_p                                                                                                                                                                                         2.000        0.000                       0                     1  
  main_rtio_crg_fb_clk                                                                                                                                                                                         6.751        0.000                       0                     2  
  main_rtio_crg_rtio_clk                                           0.045        0.000                      0                12925        0.071        0.000                      0                12925        2.870        0.000                       0                  7745  
  main_rtio_crg_rtiox4_clk                                                                                                                                                                                     0.408        0.000                       0                    62  
sys_clk                                                            0.110        0.000                      0                37792        0.058        0.000                      0                37792        3.114        0.000                       0                 11348  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                           To Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                           --------                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                                                     main_genericstandalone_genericstandalone_pll_clk200        4.576        0.000                      0                    1                                                                        
main_genericstandalone_clk_rx_unbuf                  main_genericstandalone_clk_rx_half_unbuf                   5.784        0.000                      0                    1        0.268        0.000                      0                    1  
                                                     main_genericstandalone_clk_rx_unbuf                        4.265        0.000                      0                    1                                                                        
main_genericstandalone_clk_rx_half_unbuf             main_genericstandalone_clk_rx_unbuf                        5.433        0.000                      0                   10        0.143        0.000                      0                   10  
main_genericstandalone_clk_tx_unbuf                  main_genericstandalone_clk_tx_half_unbuf                   5.700        0.000                      0                   20        0.172        0.000                      0                   20  
                                                     main_genericstandalone_clk_tx_unbuf                        3.014        0.000                      0                    1                                                                        
                                                     main_rtio_crg_rtio_clk                                     3.823        0.000                      0                    3                                                                        
                                                     sys_clk                                                    2.362        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk125_gtp_p
  To Clock:  clk125_gtp_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_gtp_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125_gtp_p }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         8.000       6.462      GTPE2_COMMON_X0Y1  GTPE2_COMMON/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y3   IBUFDS_GTE2/I



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_clk125_div2
  To Clock:  main_genericstandalone_genericstandalone_clk125_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_clk125_div2
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { IBUFDS_GTE2/ODIV2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        16.000      36.633     PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            3.000         8.000       5.000      PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            3.000         8.000       5.000      PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            3.000         8.000       5.000      PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            3.000         8.000       5.000      PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_mmcm_fb
  To Clock:  main_genericstandalone_genericstandalone_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_mmcm_fb
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { MMCME2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  MMCME2_BASE/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  MMCME2_BASE/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  MMCME2_BASE/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  MMCME2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_mmcm_sys
  To Clock:  main_genericstandalone_genericstandalone_mmcm_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_mmcm_sys
Waveform(ns):       { 0.000 4.414 }
Period(ns):         8.828
Sources:            { MMCME2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         8.828       7.235      BUFGCTRL_X0Y0    BUFG/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.828       7.579      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.828       204.532    MMCME2_ADV_X0Y1  MMCME2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_mmcm_sys4x
  To Clock:  main_genericstandalone_genericstandalone_mmcm_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_mmcm_sys4x
Waveform(ns):       { 0.000 1.103 }
Period(ns):         2.207
Sources:            { MMCME2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.207       0.614      BUFGCTRL_X0Y3    BUFG_1/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.207       0.736      ILOGIC_X1Y127    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.207       0.736      ILOGIC_X1Y127    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.207       0.736      ILOGIC_X1Y135    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.207       0.736      ILOGIC_X1Y135    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.207       0.736      ILOGIC_X1Y139    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.207       0.736      ILOGIC_X1Y139    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.207       0.736      ILOGIC_X1Y138    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.207       0.736      ILOGIC_X1Y138    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.207       0.736      ILOGIC_X1Y146    ISERDESE2_12/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.207       211.153    MMCME2_ADV_X0Y1  MMCME2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_mmcm_sys4x_dqs
  To Clock:  main_genericstandalone_genericstandalone_mmcm_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_mmcm_sys4x_dqs
Waveform(ns):       { 0.552 1.655 }
Period(ns):         2.207
Sources:            { MMCME2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.207       0.614      BUFGCTRL_X0Y6    BUFG_2/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.207       0.736      OLOGIC_X1Y132    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.207       0.736      OLOGIC_X1Y144    OSERDESE2_28/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.207       0.958      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.207       211.153    MMCME2_ADV_X0Y1  MMCME2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_pll_clk200
  To Clock:  main_genericstandalone_genericstandalone_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.538ns (37.488%)  route 0.897ns (62.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.433     8.936 r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.754     9.690    main_genericstandalone_genericstandalone_reset_counter[2]
    SLICE_X88Y125        LUT4 (Prop_lut4_I2_O)        0.105     9.795 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.143     9.938    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X88Y125        FDSE (Setup_fdse_C_CE)      -0.136    13.317    main_genericstandalone_genericstandalone_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.317    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.538ns (37.488%)  route 0.897ns (62.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.433     8.936 r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.754     9.690    main_genericstandalone_genericstandalone_reset_counter[2]
    SLICE_X88Y125        LUT4 (Prop_lut4_I2_O)        0.105     9.795 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.143     9.938    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X88Y125        FDSE (Setup_fdse_C_CE)      -0.136    13.317    main_genericstandalone_genericstandalone_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.317    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.538ns (37.488%)  route 0.897ns (62.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.433     8.936 r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.754     9.690    main_genericstandalone_genericstandalone_reset_counter[2]
    SLICE_X88Y125        LUT4 (Prop_lut4_I2_O)        0.105     9.795 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.143     9.938    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X88Y125        FDSE (Setup_fdse_C_CE)      -0.136    13.317    main_genericstandalone_genericstandalone_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.317    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.538ns (37.488%)  route 0.897ns (62.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.433     8.936 r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.754     9.690    main_genericstandalone_genericstandalone_reset_counter[2]
    SLICE_X88Y125        LUT4 (Prop_lut4_I2_O)        0.105     9.795 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.143     9.938    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X88Y125        FDSE (Setup_fdse_C_CE)      -0.136    13.317    main_genericstandalone_genericstandalone_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.317    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.398ns (47.326%)  route 0.443ns (52.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.504ns
    Clock Pessimism Removal (CPR):    1.364ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.431     8.504    clk200_clk
    SLICE_X88Y126        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y126        FDPE (Prop_fdpe_C_Q)         0.398     8.902 r  FDPE_3/Q
                         net (fo=5, routed)           0.443     9.345    clk200_rst
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                         clock pessimism              1.364    13.479    
                         clock uncertainty           -0.050    13.429    
    SLICE_X88Y125        FDSE (Setup_fdse_C_S)       -0.550    12.879    main_genericstandalone_genericstandalone_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.398ns (47.326%)  route 0.443ns (52.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.504ns
    Clock Pessimism Removal (CPR):    1.364ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.431     8.504    clk200_clk
    SLICE_X88Y126        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y126        FDPE (Prop_fdpe_C_Q)         0.398     8.902 r  FDPE_3/Q
                         net (fo=5, routed)           0.443     9.345    clk200_rst
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                         clock pessimism              1.364    13.479    
                         clock uncertainty           -0.050    13.429    
    SLICE_X88Y125        FDSE (Setup_fdse_C_S)       -0.550    12.879    main_genericstandalone_genericstandalone_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.398ns (47.326%)  route 0.443ns (52.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.504ns
    Clock Pessimism Removal (CPR):    1.364ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.431     8.504    clk200_clk
    SLICE_X88Y126        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y126        FDPE (Prop_fdpe_C_Q)         0.398     8.902 r  FDPE_3/Q
                         net (fo=5, routed)           0.443     9.345    clk200_rst
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                         clock pessimism              1.364    13.479    
                         clock uncertainty           -0.050    13.429    
    SLICE_X88Y125        FDSE (Setup_fdse_C_S)       -0.550    12.879    main_genericstandalone_genericstandalone_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.398ns (47.326%)  route 0.443ns (52.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.504ns
    Clock Pessimism Removal (CPR):    1.364ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.431     8.504    clk200_clk
    SLICE_X88Y126        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y126        FDPE (Prop_fdpe_C_Q)         0.398     8.902 r  FDPE_3/Q
                         net (fo=5, routed)           0.443     9.345    clk200_rst
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                         clock pessimism              1.364    13.479    
                         clock uncertainty           -0.050    13.429    
    SLICE_X88Y125        FDSE (Setup_fdse_C_S)       -0.550    12.879    main_genericstandalone_genericstandalone_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.630ns (42.307%)  route 0.859ns (57.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.398     8.901 r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.859     9.760    main_genericstandalone_genericstandalone_reset_counter[1]
    SLICE_X88Y125        LUT3 (Prop_lut3_I0_O)        0.232     9.992 r  main_genericstandalone_genericstandalone_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.992    main_genericstandalone_genericstandalone_reset_counter[2]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X88Y125        FDSE (Setup_fdse_C_D)        0.076    13.529    main_genericstandalone_genericstandalone_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.529    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.640ns (42.521%)  route 0.865ns (57.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.398     8.901 r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.865     9.766    main_genericstandalone_genericstandalone_reset_counter[1]
    SLICE_X88Y125        LUT2 (Prop_lut2_I1_O)        0.242    10.008 r  main_genericstandalone_genericstandalone_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.008    main_genericstandalone_genericstandalone_reset_counter[1]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X88Y125        FDSE (Setup_fdse_C_D)        0.106    13.559    main_genericstandalone_genericstandalone_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.559    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  3.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.086%)  route 0.145ns (40.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.929ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.164     2.962 r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.145     3.106    main_genericstandalone_genericstandalone_reset_counter[2]
    SLICE_X89Y125        LUT6 (Prop_lut6_I2_O)        0.045     3.151 r  main_genericstandalone_genericstandalone_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.151    main_genericstandalone_genericstandalone_ic_reset_i_1_n_0
    SLICE_X89Y125        FDRE                                         r  main_genericstandalone_genericstandalone_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X89Y125        FDRE                                         r  main_genericstandalone_genericstandalone_ic_reset_reg/C
                         clock pessimism             -0.929     2.811    
    SLICE_X89Y125        FDRE (Hold_fdre_C_D)         0.091     2.902    main_genericstandalone_genericstandalone_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.151    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.164     2.962 r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.184     3.146    main_genericstandalone_genericstandalone_reset_counter[0]
    SLICE_X88Y125        LUT2 (Prop_lut2_I0_O)        0.043     3.189 r  main_genericstandalone_genericstandalone_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.189    main_genericstandalone_genericstandalone_reset_counter[1]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X88Y125        FDSE (Hold_fdse_C_D)         0.131     2.929    main_genericstandalone_genericstandalone_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.164     2.962 r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.184     3.146    main_genericstandalone_genericstandalone_reset_counter[0]
    SLICE_X88Y125        LUT4 (Prop_lut4_I1_O)        0.043     3.189 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.189    main_genericstandalone_genericstandalone_reset_counter[3]_i_2_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X88Y125        FDSE (Hold_fdse_C_D)         0.131     2.929    main_genericstandalone_genericstandalone_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.164     2.962 r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.184     3.146    main_genericstandalone_genericstandalone_reset_counter[0]
    SLICE_X88Y125        LUT3 (Prop_lut3_I1_O)        0.045     3.191 r  main_genericstandalone_genericstandalone_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.191    main_genericstandalone_genericstandalone_reset_counter[2]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X88Y125        FDSE (Hold_fdse_C_D)         0.121     2.919    main_genericstandalone_genericstandalone_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.164     2.962 f  main_genericstandalone_genericstandalone_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.184     3.146    main_genericstandalone_genericstandalone_reset_counter[0]
    SLICE_X88Y125        LUT1 (Prop_lut1_I0_O)        0.045     3.191 r  main_genericstandalone_genericstandalone_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.191    main_genericstandalone_genericstandalone_reset_counter0[0]
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X88Y125        FDSE (Hold_fdse_C_D)         0.120     2.918    main_genericstandalone_genericstandalone_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.645%)  route 0.235ns (61.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.929ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.591     2.799    clk200_clk
    SLICE_X88Y126        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y126        FDPE (Prop_fdpe_C_Q)         0.148     2.947 r  FDPE_3/Q
                         net (fo=5, routed)           0.235     3.182    clk200_rst
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                         clock pessimism             -0.929     2.811    
    SLICE_X88Y125        FDSE (Hold_fdse_C_S)        -0.044     2.767    main_genericstandalone_genericstandalone_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.645%)  route 0.235ns (61.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.929ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.591     2.799    clk200_clk
    SLICE_X88Y126        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y126        FDPE (Prop_fdpe_C_Q)         0.148     2.947 r  FDPE_3/Q
                         net (fo=5, routed)           0.235     3.182    clk200_rst
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                         clock pessimism             -0.929     2.811    
    SLICE_X88Y125        FDSE (Hold_fdse_C_S)        -0.044     2.767    main_genericstandalone_genericstandalone_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.645%)  route 0.235ns (61.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.929ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.591     2.799    clk200_clk
    SLICE_X88Y126        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y126        FDPE (Prop_fdpe_C_Q)         0.148     2.947 r  FDPE_3/Q
                         net (fo=5, routed)           0.235     3.182    clk200_rst
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                         clock pessimism             -0.929     2.811    
    SLICE_X88Y125        FDSE (Hold_fdse_C_S)        -0.044     2.767    main_genericstandalone_genericstandalone_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.645%)  route 0.235ns (61.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.929ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.591     2.799    clk200_clk
    SLICE_X88Y126        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y126        FDPE (Prop_fdpe_C_Q)         0.148     2.947 r  FDPE_3/Q
                         net (fo=5, routed)           0.235     3.182    clk200_rst
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                         clock pessimism             -0.929     2.811    
    SLICE_X88Y125        FDSE (Hold_fdse_C_S)        -0.044     2.767    main_genericstandalone_genericstandalone_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.247ns (59.033%)  route 0.171ns (40.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.148     2.946 r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.117     3.063    main_genericstandalone_genericstandalone_reset_counter[3]
    SLICE_X88Y125        LUT4 (Prop_lut4_I3_O)        0.099     3.162 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.054     3.216    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X88Y125        FDSE (Hold_fdse_C_CE)       -0.016     2.782    main_genericstandalone_genericstandalone_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           3.216    
  -------------------------------------------------------------------
                         slack                                  0.434    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y5    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   PLLE2_BASE/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y126    FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y126    FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y125    main_genericstandalone_genericstandalone_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y126    FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y126    FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y125    main_genericstandalone_genericstandalone_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y125    main_genericstandalone_genericstandalone_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y126    FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y126    FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y125    main_genericstandalone_genericstandalone_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y125    main_genericstandalone_genericstandalone_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_pll_fb
  To Clock:  main_genericstandalone_genericstandalone_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_pll_fb
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        16.000      36.633     PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       16.000      144.000    PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_rxoutclk
  To Clock:  main_genericstandalone_rxoutclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_rxoutclk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { GTPE2_CHANNEL/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/RXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         16.000      14.408     BUFGCTRL_X0Y16      BUFG_5/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_rx_half_unbuf
  To Clock:  main_genericstandalone_clk_rx_half_unbuf

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_clk_rx_half_unbuf
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { MMCME2_BASE_2/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/RXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.592         16.000      14.408     BUFGCTRL_X0Y7       BUFG_6/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKOUT0
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X81Y160       main_genericstandalone_phase_half_rereg_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKOUT0
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X81Y160       main_genericstandalone_phase_half_rereg_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X81Y160       main_genericstandalone_phase_half_rereg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X81Y160       main_genericstandalone_phase_half_rereg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X81Y160       main_genericstandalone_phase_half_rereg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_rx_unbuf
  To Clock:  main_genericstandalone_clk_rx_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        1.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 1.149ns (18.439%)  route 5.082ns (81.561%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 13.750 - 8.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.568     6.329    eth_rx_clk
    SLICE_X78Y157        FDRE                                         r  main_genericstandalone_pcs_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y157        FDRE (Prop_fdre_C_Q)         0.433     6.762 r  main_genericstandalone_pcs_source_payload_data_reg[3]/Q
                         net (fo=9, routed)           1.501     8.264    p_0_in229_in
    SLICE_X85Y134        LUT4 (Prop_lut4_I3_O)        0.126     8.390 r  main_genericstandalone_crc32_checker_crc_reg[26]_i_2/O
                         net (fo=4, routed)           0.397     8.787    main_genericstandalone_crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X85Y133        LUT6 (Prop_lut6_I5_O)        0.275     9.062 f  main_genericstandalone_crc32_checker_crc_reg[11]_i_1/O
                         net (fo=2, routed)           0.637     9.699    main_genericstandalone_crc32_checker_crc_next[11]
    SLICE_X85Y135        LUT4 (Prop_lut4_I3_O)        0.105     9.804 f  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.351    10.155    main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X86Y134        LUT6 (Prop_lut6_I3_O)        0.105    10.260 f  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.352    10.612    main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X83Y134        LUT6 (Prop_lut6_I4_O)        0.105    10.717 r  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.844    12.561    main_genericstandalone_rx_converter_converter_sink_payload_data[9]
    SLICE_X63Y101        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.250    13.750    eth_rx_clk
    SLICE_X63Y101        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.268    14.018    
                         clock uncertainty           -0.053    13.966    
    SLICE_X63Y101        FDRE (Setup_fdre_C_D)       -0.039    13.927    main_genericstandalone_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         13.927    
                         arrival time                         -12.561    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 1.149ns (18.443%)  route 5.081ns (81.557%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 13.750 - 8.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.568     6.329    eth_rx_clk
    SLICE_X78Y157        FDRE                                         r  main_genericstandalone_pcs_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y157        FDRE (Prop_fdre_C_Q)         0.433     6.762 r  main_genericstandalone_pcs_source_payload_data_reg[3]/Q
                         net (fo=9, routed)           1.501     8.264    p_0_in229_in
    SLICE_X85Y134        LUT4 (Prop_lut4_I3_O)        0.126     8.390 r  main_genericstandalone_crc32_checker_crc_reg[26]_i_2/O
                         net (fo=4, routed)           0.397     8.787    main_genericstandalone_crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X85Y133        LUT6 (Prop_lut6_I5_O)        0.275     9.062 f  main_genericstandalone_crc32_checker_crc_reg[11]_i_1/O
                         net (fo=2, routed)           0.637     9.699    main_genericstandalone_crc32_checker_crc_next[11]
    SLICE_X85Y135        LUT4 (Prop_lut4_I3_O)        0.105     9.804 f  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.351    10.155    main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X86Y134        LUT6 (Prop_lut6_I3_O)        0.105    10.260 f  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.352    10.612    main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X83Y134        LUT6 (Prop_lut6_I4_O)        0.105    10.717 r  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.843    12.560    main_genericstandalone_rx_converter_converter_sink_payload_data[9]
    SLICE_X63Y103        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.250    13.750    eth_rx_clk
    SLICE_X63Y103        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.268    14.018    
                         clock uncertainty           -0.053    13.966    
    SLICE_X63Y103        FDRE (Setup_fdre_C_D)       -0.039    13.927    main_genericstandalone_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         13.927    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 1.149ns (18.649%)  route 5.012ns (81.351%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 13.753 - 8.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.568     6.329    eth_rx_clk
    SLICE_X78Y157        FDRE                                         r  main_genericstandalone_pcs_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y157        FDRE (Prop_fdre_C_Q)         0.433     6.762 r  main_genericstandalone_pcs_source_payload_data_reg[3]/Q
                         net (fo=9, routed)           1.501     8.264    p_0_in229_in
    SLICE_X85Y134        LUT4 (Prop_lut4_I3_O)        0.126     8.390 r  main_genericstandalone_crc32_checker_crc_reg[26]_i_2/O
                         net (fo=4, routed)           0.397     8.787    main_genericstandalone_crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X85Y133        LUT6 (Prop_lut6_I5_O)        0.275     9.062 f  main_genericstandalone_crc32_checker_crc_reg[11]_i_1/O
                         net (fo=2, routed)           0.637     9.699    main_genericstandalone_crc32_checker_crc_next[11]
    SLICE_X85Y135        LUT4 (Prop_lut4_I3_O)        0.105     9.804 f  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.351    10.155    main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X86Y134        LUT6 (Prop_lut6_I3_O)        0.105    10.260 f  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.352    10.612    main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X83Y134        LUT6 (Prop_lut6_I4_O)        0.105    10.717 r  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.774    12.491    main_genericstandalone_rx_converter_converter_sink_payload_data[9]
    SLICE_X70Y101        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.253    13.753    eth_rx_clk
    SLICE_X70Y101        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.268    14.021    
                         clock uncertainty           -0.053    13.969    
    SLICE_X70Y101        FDRE (Setup_fdre_C_D)       -0.027    13.942    main_genericstandalone_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         13.942    
                         arrival time                         -12.491    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 1.149ns (18.863%)  route 4.942ns (81.137%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 13.750 - 8.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.568     6.329    eth_rx_clk
    SLICE_X78Y157        FDRE                                         r  main_genericstandalone_pcs_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y157        FDRE (Prop_fdre_C_Q)         0.433     6.762 r  main_genericstandalone_pcs_source_payload_data_reg[3]/Q
                         net (fo=9, routed)           1.501     8.264    p_0_in229_in
    SLICE_X85Y134        LUT4 (Prop_lut4_I3_O)        0.126     8.390 r  main_genericstandalone_crc32_checker_crc_reg[26]_i_2/O
                         net (fo=4, routed)           0.397     8.787    main_genericstandalone_crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X85Y133        LUT6 (Prop_lut6_I5_O)        0.275     9.062 f  main_genericstandalone_crc32_checker_crc_reg[11]_i_1/O
                         net (fo=2, routed)           0.637     9.699    main_genericstandalone_crc32_checker_crc_next[11]
    SLICE_X85Y135        LUT4 (Prop_lut4_I3_O)        0.105     9.804 f  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.351    10.155    main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X86Y134        LUT6 (Prop_lut6_I3_O)        0.105    10.260 f  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.352    10.612    main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X83Y134        LUT6 (Prop_lut6_I4_O)        0.105    10.717 r  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.704    12.421    main_genericstandalone_rx_converter_converter_sink_payload_data[9]
    SLICE_X65Y102        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.250    13.750    eth_rx_clk
    SLICE_X65Y102        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.268    14.018    
                         clock uncertainty           -0.053    13.966    
    SLICE_X65Y102        FDRE (Setup_fdre_C_D)       -0.039    13.927    main_genericstandalone_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         13.927    
                         arrival time                         -12.421    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.254ns (20.582%)  route 4.839ns (79.418%))
  Logic Levels:           6  (LUT4=3 LUT6=3)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 13.753 - 8.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.568     6.329    eth_rx_clk
    SLICE_X78Y157        FDRE                                         r  main_genericstandalone_pcs_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y157        FDRE (Prop_fdre_C_Q)         0.433     6.762 r  main_genericstandalone_pcs_source_payload_data_reg[3]/Q
                         net (fo=9, routed)           1.501     8.264    p_0_in229_in
    SLICE_X85Y134        LUT4 (Prop_lut4_I3_O)        0.126     8.390 r  main_genericstandalone_crc32_checker_crc_reg[26]_i_2/O
                         net (fo=4, routed)           0.397     8.787    main_genericstandalone_crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X85Y133        LUT6 (Prop_lut6_I5_O)        0.275     9.062 f  main_genericstandalone_crc32_checker_crc_reg[11]_i_1/O
                         net (fo=2, routed)           0.637     9.699    main_genericstandalone_crc32_checker_crc_next[11]
    SLICE_X85Y135        LUT4 (Prop_lut4_I3_O)        0.105     9.804 f  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.351    10.155    main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X86Y134        LUT6 (Prop_lut6_I3_O)        0.105    10.260 f  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.352    10.612    main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X83Y134        LUT6 (Prop_lut6_I4_O)        0.105    10.717 r  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.601    12.317    main_genericstandalone_rx_converter_converter_sink_payload_data[9]
    SLICE_X70Y107        LUT4 (Prop_lut4_I3_O)        0.105    12.422 r  main_genericstandalone_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000    12.422    main_genericstandalone_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X70Y107        FDRE                                         r  main_genericstandalone_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.253    13.753    eth_rx_clk
    SLICE_X70Y107        FDRE                                         r  main_genericstandalone_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.268    14.021    
                         clock uncertainty           -0.053    13.969    
    SLICE_X70Y107        FDRE (Setup_fdre_C_D)        0.072    14.041    main_genericstandalone_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                         -12.422    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.441ns (23.707%)  route 4.637ns (76.293%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 13.753 - 8.000 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.569     6.330    eth_rx_clk
    SLICE_X80Y157        FDRE                                         r  main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y157        FDRE (Prop_fdre_C_Q)         0.433     6.763 f  main_genericstandalone_pcs_receivepath_code3b_reg[0]/Q
                         net (fo=7, routed)           0.704     7.468    main_genericstandalone_pcs_receivepath_d[5]
    SLICE_X76Y158        LUT3 (Prop_lut3_I0_O)        0.126     7.594 r  main_genericstandalone_pcs_source_payload_data[7]_i_3/O
                         net (fo=2, routed)           0.344     7.938    main_genericstandalone_pcs_source_payload_data[7]_i_3_n_0
    SLICE_X76Y157        LUT6 (Prop_lut6_I0_O)        0.283     8.221 r  main_genericstandalone_pcs_source_payload_data[7]_i_2/O
                         net (fo=9, routed)           0.563     8.783    main_genericstandalone_pcs_source_payload_data[7]_i_2_n_0
    SLICE_X76Y157        LUT5 (Prop_lut5_I0_O)        0.125     8.908 f  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_2/O
                         net (fo=5, routed)           1.349    10.258    main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_2_n_0
    SLICE_X75Y126        LUT3 (Prop_lut3_I1_O)        0.264    10.522 r  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=10, routed)          1.347    11.868    main_genericstandalone_rx_converter_converter_sink_payload_data[8]
    SLICE_X70Y103        LUT6 (Prop_lut6_I3_O)        0.105    11.973 r  main_genericstandalone_rx_converter_converter_strobe_all_i_2/O
                         net (fo=1, routed)           0.330    12.304    main_genericstandalone_rx_converter_converter_strobe_all
    SLICE_X70Y103        LUT4 (Prop_lut4_I1_O)        0.105    12.409 r  main_genericstandalone_rx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000    12.409    main_genericstandalone_rx_converter_converter_strobe_all_i_1_n_0
    SLICE_X70Y103        FDRE                                         r  main_genericstandalone_rx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.253    13.753    eth_rx_clk
    SLICE_X70Y103        FDRE                                         r  main_genericstandalone_rx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.268    14.021    
                         clock uncertainty           -0.053    13.969    
    SLICE_X70Y103        FDRE (Setup_fdre_C_D)        0.088    14.057    main_genericstandalone_rx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         14.057    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 main_genericstandalone_rx_cdc_graycounter0_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_crc32_checker_crc_reg_reg[20]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 0.981ns (17.424%)  route 4.649ns (82.576%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns = ( 13.833 - 8.000 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.435     6.197    eth_rx_clk
    SLICE_X74Y103        FDRE                                         r  main_genericstandalone_rx_cdc_graycounter0_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.433     6.630 r  main_genericstandalone_rx_cdc_graycounter0_q_reg[6]/Q
                         net (fo=2, routed)           0.827     7.456    main_genericstandalone_rx_cdc_graycounter0_q[6]
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.105     7.561 r  storage_4_reg_i_8/O
                         net (fo=1, routed)           0.470     8.032    storage_4_reg_i_8_n_0
    SLICE_X73Y105        LUT4 (Prop_lut4_I0_O)        0.105     8.137 r  storage_4_reg_i_1/O
                         net (fo=10, routed)          0.830     8.967    main_genericstandalone_rx_cdc_asyncfifo_writable
    SLICE_X70Y103        LUT3 (Prop_lut3_I2_O)        0.105     9.072 r  main_genericstandalone_rx_converter_converter_demux[1]_i_2/O
                         net (fo=10, routed)          0.954    10.025    p_2032_in
    SLICE_X74Y126        LUT6 (Prop_lut6_I0_O)        0.105    10.130 r  FSM_onehot_builder_liteethmaccrc32checker_state[2]_i_2/O
                         net (fo=3, routed)           0.463    10.593    main_genericstandalone_crc32_checker_crc_ce0
    SLICE_X75Y127        LUT3 (Prop_lut3_I0_O)        0.128    10.721 r  main_genericstandalone_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.106    11.827    main_genericstandalone_crc32_checker_crc_ce
    SLICE_X84Y136        FDSE                                         r  main_genericstandalone_crc32_checker_crc_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.332    13.832    eth_rx_clk
    SLICE_X84Y136        FDSE                                         r  main_genericstandalone_crc32_checker_crc_reg_reg[20]/C
                         clock pessimism              0.327    14.160    
                         clock uncertainty           -0.053    14.107    
    SLICE_X84Y136        FDSE (Setup_fdse_C_CE)      -0.299    13.808    main_genericstandalone_crc32_checker_crc_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         13.808    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_demux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 1.336ns (23.697%)  route 4.302ns (76.303%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 13.753 - 8.000 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.569     6.330    eth_rx_clk
    SLICE_X80Y157        FDRE                                         r  main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y157        FDRE (Prop_fdre_C_Q)         0.433     6.763 r  main_genericstandalone_pcs_receivepath_code3b_reg[0]/Q
                         net (fo=7, routed)           0.704     7.468    main_genericstandalone_pcs_receivepath_d[5]
    SLICE_X76Y158        LUT3 (Prop_lut3_I0_O)        0.126     7.594 f  main_genericstandalone_pcs_source_payload_data[7]_i_3/O
                         net (fo=2, routed)           0.344     7.938    main_genericstandalone_pcs_source_payload_data[7]_i_3_n_0
    SLICE_X76Y157        LUT6 (Prop_lut6_I0_O)        0.283     8.221 f  main_genericstandalone_pcs_source_payload_data[7]_i_2/O
                         net (fo=9, routed)           0.563     8.783    main_genericstandalone_pcs_source_payload_data[7]_i_2_n_0
    SLICE_X76Y157        LUT5 (Prop_lut5_I0_O)        0.125     8.908 r  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_2/O
                         net (fo=5, routed)           1.349    10.258    main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_2_n_0
    SLICE_X75Y126        LUT3 (Prop_lut3_I1_O)        0.264    10.522 f  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=10, routed)          1.342    11.863    main_genericstandalone_rx_converter_converter_sink_payload_data[8]
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.105    11.968 r  main_genericstandalone_rx_converter_converter_demux[0]_i_1/O
                         net (fo=1, routed)           0.000    11.968    main_genericstandalone_rx_converter_converter_demux[0]_i_1_n_0
    SLICE_X70Y104        FDRE                                         r  main_genericstandalone_rx_converter_converter_demux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.253    13.753    eth_rx_clk
    SLICE_X70Y104        FDRE                                         r  main_genericstandalone_rx_converter_converter_demux_reg[0]/C
                         clock pessimism              0.268    14.021    
                         clock uncertainty           -0.053    13.969    
    SLICE_X70Y104        FDRE (Setup_fdre_C_D)        0.072    14.041    main_genericstandalone_rx_converter_converter_demux_reg[0]
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                         -11.968    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.087ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_demux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 1.356ns (23.967%)  route 4.302ns (76.033%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 13.753 - 8.000 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.569     6.330    eth_rx_clk
    SLICE_X80Y157        FDRE                                         r  main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y157        FDRE (Prop_fdre_C_Q)         0.433     6.763 r  main_genericstandalone_pcs_receivepath_code3b_reg[0]/Q
                         net (fo=7, routed)           0.704     7.468    main_genericstandalone_pcs_receivepath_d[5]
    SLICE_X76Y158        LUT3 (Prop_lut3_I0_O)        0.126     7.594 f  main_genericstandalone_pcs_source_payload_data[7]_i_3/O
                         net (fo=2, routed)           0.344     7.938    main_genericstandalone_pcs_source_payload_data[7]_i_3_n_0
    SLICE_X76Y157        LUT6 (Prop_lut6_I0_O)        0.283     8.221 f  main_genericstandalone_pcs_source_payload_data[7]_i_2/O
                         net (fo=9, routed)           0.563     8.783    main_genericstandalone_pcs_source_payload_data[7]_i_2_n_0
    SLICE_X76Y157        LUT5 (Prop_lut5_I0_O)        0.125     8.908 r  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_2/O
                         net (fo=5, routed)           1.349    10.258    main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_2_n_0
    SLICE_X75Y126        LUT3 (Prop_lut3_I1_O)        0.264    10.522 f  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=10, routed)          1.342    11.863    main_genericstandalone_rx_converter_converter_sink_payload_data[8]
    SLICE_X70Y104        LUT5 (Prop_lut5_I2_O)        0.125    11.988 r  main_genericstandalone_rx_converter_converter_demux[1]_i_1/O
                         net (fo=1, routed)           0.000    11.988    main_genericstandalone_rx_converter_converter_demux[1]_i_1_n_0
    SLICE_X70Y104        FDRE                                         r  main_genericstandalone_rx_converter_converter_demux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.253    13.753    eth_rx_clk
    SLICE_X70Y104        FDRE                                         r  main_genericstandalone_rx_converter_converter_demux_reg[1]/C
                         clock pessimism              0.268    14.021    
                         clock uncertainty           -0.053    13.969    
    SLICE_X70Y104        FDRE (Setup_fdre_C_D)        0.106    14.075    main_genericstandalone_rx_converter_converter_demux_reg[1]
  -------------------------------------------------------------------
                         required time                         14.075    
                         arrival time                         -11.988    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 main_genericstandalone_rx_cdc_graycounter0_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_crc32_checker_crc_reg_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 0.981ns (17.883%)  route 4.505ns (82.117%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 13.830 - 8.000 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.435     6.197    eth_rx_clk
    SLICE_X74Y103        FDRE                                         r  main_genericstandalone_rx_cdc_graycounter0_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.433     6.630 r  main_genericstandalone_rx_cdc_graycounter0_q_reg[6]/Q
                         net (fo=2, routed)           0.827     7.456    main_genericstandalone_rx_cdc_graycounter0_q[6]
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.105     7.561 r  storage_4_reg_i_8/O
                         net (fo=1, routed)           0.470     8.032    storage_4_reg_i_8_n_0
    SLICE_X73Y105        LUT4 (Prop_lut4_I0_O)        0.105     8.137 r  storage_4_reg_i_1/O
                         net (fo=10, routed)          0.830     8.967    main_genericstandalone_rx_cdc_asyncfifo_writable
    SLICE_X70Y103        LUT3 (Prop_lut3_I2_O)        0.105     9.072 r  main_genericstandalone_rx_converter_converter_demux[1]_i_2/O
                         net (fo=10, routed)          0.954    10.025    p_2032_in
    SLICE_X74Y126        LUT6 (Prop_lut6_I0_O)        0.105    10.130 r  FSM_onehot_builder_liteethmaccrc32checker_state[2]_i_2/O
                         net (fo=3, routed)           0.463    10.593    main_genericstandalone_crc32_checker_crc_ce0
    SLICE_X75Y127        LUT3 (Prop_lut3_I0_O)        0.128    10.721 r  main_genericstandalone_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.961    11.682    main_genericstandalone_crc32_checker_crc_ce
    SLICE_X85Y134        FDSE                                         r  main_genericstandalone_crc32_checker_crc_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.330    13.830    eth_rx_clk
    SLICE_X85Y134        FDSE                                         r  main_genericstandalone_crc32_checker_crc_reg_reg[0]/C
                         clock pessimism              0.327    14.158    
                         clock uncertainty           -0.053    14.105    
    SLICE_X85Y134        FDSE (Setup_fdse_C_CE)      -0.331    13.774    main_genericstandalone_crc32_checker_crc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.774    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                  2.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl12_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl12_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.593     2.460    eth_rx_clk
    SLICE_X75Y105        FDRE                                         r  builder_xilinxmultiregimpl12_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y105        FDRE (Prop_fdre_C_Q)         0.141     2.601 r  builder_xilinxmultiregimpl12_regs0_reg[0]/Q
                         net (fo=1, routed)           0.055     2.656    builder_xilinxmultiregimpl12_regs0[0]
    SLICE_X75Y105        FDRE                                         r  builder_xilinxmultiregimpl12_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.866     3.104    eth_rx_clk
    SLICE_X75Y105        FDRE                                         r  builder_xilinxmultiregimpl12_regs1_reg[0]/C
                         clock pessimism             -0.644     2.460    
    SLICE_X75Y105        FDRE (Hold_fdre_C_D)         0.075     2.535    builder_xilinxmultiregimpl12_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl12_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl12_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.593     2.460    eth_rx_clk
    SLICE_X75Y104        FDRE                                         r  builder_xilinxmultiregimpl12_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDRE (Prop_fdre_C_Q)         0.141     2.601 r  builder_xilinxmultiregimpl12_regs0_reg[2]/Q
                         net (fo=1, routed)           0.055     2.656    builder_xilinxmultiregimpl12_regs0[2]
    SLICE_X75Y104        FDRE                                         r  builder_xilinxmultiregimpl12_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.866     3.104    eth_rx_clk
    SLICE_X75Y104        FDRE                                         r  builder_xilinxmultiregimpl12_regs1_reg[2]/C
                         clock pessimism             -0.644     2.460    
    SLICE_X75Y104        FDRE (Hold_fdre_C_D)         0.075     2.535    builder_xilinxmultiregimpl12_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl12_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl12_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.564     2.431    eth_rx_clk
    SLICE_X71Y104        FDRE                                         r  builder_xilinxmultiregimpl12_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDRE (Prop_fdre_C_Q)         0.141     2.572 r  builder_xilinxmultiregimpl12_regs0_reg[1]/Q
                         net (fo=1, routed)           0.055     2.627    builder_xilinxmultiregimpl12_regs0[1]
    SLICE_X71Y104        FDRE                                         r  builder_xilinxmultiregimpl12_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.836     3.074    eth_rx_clk
    SLICE_X71Y104        FDRE                                         r  builder_xilinxmultiregimpl12_regs1_reg[1]/C
                         clock pessimism             -0.643     2.431    
    SLICE_X71Y104        FDRE (Hold_fdre_C_D)         0.075     2.506    builder_xilinxmultiregimpl12_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl12_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl12_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.564     2.431    eth_rx_clk
    SLICE_X71Y104        FDRE                                         r  builder_xilinxmultiregimpl12_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDRE (Prop_fdre_C_Q)         0.141     2.572 r  builder_xilinxmultiregimpl12_regs0_reg[3]/Q
                         net (fo=1, routed)           0.055     2.627    builder_xilinxmultiregimpl12_regs0[3]
    SLICE_X71Y104        FDRE                                         r  builder_xilinxmultiregimpl12_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.836     3.074    eth_rx_clk
    SLICE_X71Y104        FDRE                                         r  builder_xilinxmultiregimpl12_regs1_reg[3]/C
                         clock pessimism             -0.643     2.431    
    SLICE_X71Y104        FDRE (Hold_fdre_C_D)         0.071     2.502    builder_xilinxmultiregimpl12_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.502    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 main_genericstandalone_pcs_receivepath_config_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_previous_config_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.290%)  route 0.101ns (41.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.666     2.534    eth_rx_clk
    SLICE_X75Y158        FDRE                                         r  main_genericstandalone_pcs_receivepath_config_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y158        FDRE (Prop_fdre_C_Q)         0.141     2.675 r  main_genericstandalone_pcs_receivepath_config_reg_reg[12]/Q
                         net (fo=2, routed)           0.101     2.775    main_genericstandalone_pcs_receivepath_config_reg[12]
    SLICE_X74Y158        FDRE                                         r  main_genericstandalone_pcs_previous_config_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.941     3.180    eth_rx_clk
    SLICE_X74Y158        FDRE                                         r  main_genericstandalone_pcs_previous_config_reg_reg[12]/C
                         clock pessimism             -0.633     2.547    
    SLICE_X74Y158        FDRE (Hold_fdre_C_D)         0.085     2.632    main_genericstandalone_pcs_previous_config_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 main_genericstandalone_pcs_receivepath_config_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_previous_config_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.430%)  route 0.128ns (47.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.665     2.533    eth_rx_clk
    SLICE_X73Y157        FDRE                                         r  main_genericstandalone_pcs_receivepath_config_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y157        FDRE (Prop_fdre_C_Q)         0.141     2.674 r  main_genericstandalone_pcs_receivepath_config_reg_reg[9]/Q
                         net (fo=2, routed)           0.128     2.802    main_genericstandalone_pcs_receivepath_config_reg[9]
    SLICE_X75Y157        FDRE                                         r  main_genericstandalone_pcs_previous_config_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.941     3.180    eth_rx_clk
    SLICE_X75Y157        FDRE                                         r  main_genericstandalone_pcs_previous_config_reg_reg[9]/C
                         clock pessimism             -0.609     2.571    
    SLICE_X75Y157        FDRE (Hold_fdre_C_D)         0.078     2.649    main_genericstandalone_pcs_previous_config_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl12_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl12_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.593     2.460    eth_rx_clk
    SLICE_X74Y105        FDRE                                         r  builder_xilinxmultiregimpl12_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y105        FDRE (Prop_fdre_C_Q)         0.164     2.624 r  builder_xilinxmultiregimpl12_regs0_reg[6]/Q
                         net (fo=1, routed)           0.055     2.679    builder_xilinxmultiregimpl12_regs0[6]
    SLICE_X74Y105        FDRE                                         r  builder_xilinxmultiregimpl12_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.866     3.104    eth_rx_clk
    SLICE_X74Y105        FDRE                                         r  builder_xilinxmultiregimpl12_regs1_reg[6]/C
                         clock pessimism             -0.644     2.460    
    SLICE_X74Y105        FDRE (Hold_fdre_C_D)         0.064     2.524    builder_xilinxmultiregimpl12_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl12_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl12_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.593     2.460    eth_rx_clk
    SLICE_X74Y105        FDRE                                         r  builder_xilinxmultiregimpl12_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y105        FDRE (Prop_fdre_C_Q)         0.164     2.624 r  builder_xilinxmultiregimpl12_regs0_reg[4]/Q
                         net (fo=1, routed)           0.055     2.679    builder_xilinxmultiregimpl12_regs0[4]
    SLICE_X74Y105        FDRE                                         r  builder_xilinxmultiregimpl12_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.866     3.104    eth_rx_clk
    SLICE_X74Y105        FDRE                                         r  builder_xilinxmultiregimpl12_regs1_reg[4]/C
                         clock pessimism             -0.644     2.460    
    SLICE_X74Y105        FDRE (Hold_fdre_C_D)         0.060     2.520    builder_xilinxmultiregimpl12_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 main_genericstandalone_rx_converter_converter_source_payload_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_4_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.128ns (17.980%)  route 0.584ns (82.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.565     2.432    eth_rx_clk
    SLICE_X65Y101        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDRE (Prop_fdre_C_Q)         0.128     2.560 r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[6]/Q
                         net (fo=1, routed)           0.584     3.144    main_genericstandalone_rx_cdc_asyncfifo_din[6]
    RAMB36_X1Y18         RAMB36E1                                     r  storage_4_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.874     3.113    eth_rx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_4_reg/CLKBWRCLK
                         clock pessimism             -0.371     2.742    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[6])
                                                      0.243     2.985    storage_4_reg
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 main_genericstandalone_rx_converter_converter_source_payload_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_4_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.128ns (17.871%)  route 0.588ns (82.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.565     2.432    eth_rx_clk
    SLICE_X64Y101        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.128     2.560 r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[28]/Q
                         net (fo=1, routed)           0.588     3.148    main_genericstandalone_rx_cdc_asyncfifo_din[34]
    RAMB36_X1Y18         RAMB36E1                                     r  storage_4_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.874     3.113    eth_rx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_4_reg/CLKBWRCLK
                         clock pessimism             -0.371     2.742    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.243     2.985    storage_4_reg
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_clk_rx_unbuf
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_BASE_2/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y18     storage_4_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y8    BUFG_7/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X75Y143    FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X75Y143    FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X75Y127    FSM_onehot_builder_liteethmaccrc32checker_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X75Y127    FSM_onehot_builder_liteethmaccrc32checker_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X76Y159    builder_a7_1000basex_receivepath_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X76Y159    builder_a7_1000basex_receivepath_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X75Y159    builder_a7_1000basex_receivepath_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y132    storage_2_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y132    storage_2_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y132    storage_2_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y132    storage_2_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y132    storage_2_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y132    storage_2_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y132    storage_2_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y132    storage_2_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y131    storage_2_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y131    storage_2_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y132    storage_2_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y132    storage_2_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y132    storage_2_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y132    storage_2_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y132    storage_2_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y132    storage_2_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y132    storage_2_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y132    storage_2_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y131    storage_2_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y131    storage_2_reg_0_7_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_rx_mmcm_fb
  To Clock:  main_genericstandalone_rx_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_rx_mmcm_fb
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { MMCME2_BASE_2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_txoutclk
  To Clock:  main_genericstandalone_txoutclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_txoutclk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { GTPE2_CHANNEL/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/TXOUTCLK
Min Period        n/a     BUFH/I                  n/a            1.592         16.000      14.408     BUFHCE_X0Y36        BUFH/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_tx_half_unbuf
  To Clock:  main_genericstandalone_clk_tx_half_unbuf

Setup :            0  Failing Endpoints,  Worst Slack       14.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.147ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[14]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.433ns (29.991%)  route 1.011ns (70.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.690     3.408    eth_tx_half_clk
    SLICE_X62Y154        FDRE                                         r  main_genericstandalone_tx_data_half_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y154        FDRE (Prop_fdre_C_Q)         0.433     3.841 r  main_genericstandalone_tx_data_half_reg[16]/Q
                         net (fo=1, routed)           1.011     4.852    main_genericstandalone_tx_data_half[16]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[14])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 14.147    

Slack (MET) :             14.195ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[13]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.379ns (27.139%)  route 1.018ns (72.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.690     3.408    eth_tx_half_clk
    SLICE_X63Y154        FDRE                                         r  main_genericstandalone_tx_data_half_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDRE (Prop_fdre_C_Q)         0.379     3.787 r  main_genericstandalone_tx_data_half_reg[15]/Q
                         net (fo=1, routed)           1.018     4.805    main_genericstandalone_tx_data_half[15]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[13])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                 14.195    

Slack (MET) :             14.198ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[9]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.379ns (27.210%)  route 1.014ns (72.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.690     3.408    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.379     3.787 r  main_genericstandalone_tx_data_half_reg[11]/Q
                         net (fo=1, routed)           1.014     4.801    main_genericstandalone_tx_data_half[11]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[9])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                 14.198    

Slack (MET) :             14.200ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[5]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.379ns (27.235%)  route 1.013ns (72.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.690     3.408    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.379     3.787 r  main_genericstandalone_tx_data_half_reg[5]/Q
                         net (fo=1, routed)           1.013     4.800    main_genericstandalone_tx_data_half[5]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[5])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.800    
  -------------------------------------------------------------------
                         slack                                 14.200    

Slack (MET) :             14.201ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[3]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.379ns (27.233%)  route 1.013ns (72.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.689     3.407    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y156        FDRE (Prop_fdre_C_Q)         0.379     3.786 r  main_genericstandalone_tx_data_half_reg[3]/Q
                         net (fo=1, routed)           1.013     4.799    main_genericstandalone_tx_data_half[3]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[3])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.799    
  -------------------------------------------------------------------
                         slack                                 14.201    

Slack (MET) :             14.209ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.379ns (27.393%)  route 1.005ns (72.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.689     3.407    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y156        FDRE (Prop_fdre_C_Q)         0.379     3.786 r  main_genericstandalone_tx_data_half_reg[0]/Q
                         net (fo=1, routed)           1.005     4.791    main_genericstandalone_tx_data_half[0]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[0])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                 14.209    

Slack (MET) :             14.211ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXCHARDISPMODE[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.379ns (27.458%)  route 1.001ns (72.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.690     3.408    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.379     3.787 r  main_genericstandalone_tx_data_half_reg[9]/Q
                         net (fo=1, routed)           1.001     4.788    main_genericstandalone_tx_data_half[9]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXCHARDISPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXCHARDISPMODE[0])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                 14.211    

Slack (MET) :             14.213ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[15]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.433ns (31.419%)  route 0.945ns (68.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.690     3.408    eth_tx_half_clk
    SLICE_X62Y154        FDRE                                         r  main_genericstandalone_tx_data_half_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y154        FDRE (Prop_fdre_C_Q)         0.433     3.841 r  main_genericstandalone_tx_data_half_reg[17]/Q
                         net (fo=1, routed)           0.945     4.786    main_genericstandalone_tx_data_half[17]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[15])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 14.213    

Slack (MET) :             14.231ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXCHARDISPMODE[1]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.433ns (31.841%)  route 0.927ns (68.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.690     3.408    eth_tx_half_clk
    SLICE_X62Y154        FDRE                                         r  main_genericstandalone_tx_data_half_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y154        FDRE (Prop_fdre_C_Q)         0.433     3.841 r  main_genericstandalone_tx_data_half_reg[19]/Q
                         net (fo=1, routed)           0.927     4.768    main_genericstandalone_tx_data_half[19]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXCHARDISPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXCHARDISPMODE[1])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                 14.231    

Slack (MET) :             14.234ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXCHARDISPVAL[1]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.433ns (31.893%)  route 0.925ns (68.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.690     3.408    eth_tx_half_clk
    SLICE_X62Y154        FDRE                                         r  main_genericstandalone_tx_data_half_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y154        FDRE (Prop_fdre_C_Q)         0.433     3.841 r  main_genericstandalone_tx_data_half_reg[18]/Q
                         net (fo=1, routed)           0.925     4.766    main_genericstandalone_tx_data_half[18]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXCHARDISPVAL[1]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXCHARDISPVAL[1])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                 14.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[11]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.908%)  route 0.503ns (78.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[13]/Q
                         net (fo=1, routed)           0.503     1.857    main_genericstandalone_tx_data_half[13]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[11])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[7]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.141ns (21.815%)  route 0.505ns (78.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y156        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[7]/Q
                         net (fo=1, routed)           0.505     1.859    main_genericstandalone_tx_data_half[7]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[7])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[1]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.141ns (21.125%)  route 0.526ns (78.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y156        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[1]/Q
                         net (fo=1, routed)           0.526     1.880    main_genericstandalone_tx_data_half[1]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[1])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[8]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.141ns (21.063%)  route 0.528ns (78.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[10]/Q
                         net (fo=1, routed)           0.528     1.882    main_genericstandalone_tx_data_half[10]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[8])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[12]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.141ns (21.035%)  route 0.529ns (78.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X65Y154        FDRE                                         r  main_genericstandalone_tx_data_half_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y154        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[14]/Q
                         net (fo=1, routed)           0.529     1.883    main_genericstandalone_tx_data_half[14]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[12])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[10]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.141ns (21.001%)  route 0.530ns (78.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[12]/Q
                         net (fo=1, routed)           0.530     1.884    main_genericstandalone_tx_data_half[12]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[10])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[4]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.141ns (20.999%)  route 0.530ns (79.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[4]/Q
                         net (fo=1, routed)           0.530     1.884    main_genericstandalone_tx_data_half[4]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[4])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[6]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.141ns (20.944%)  route 0.532ns (79.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[6]/Q
                         net (fo=1, routed)           0.532     1.886    main_genericstandalone_tx_data_half[6]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[6])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[2]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.928%)  route 0.533ns (79.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y156        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[2]/Q
                         net (fo=1, routed)           0.533     1.887    main_genericstandalone_tx_data_half[2]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[2])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXCHARDISPVAL[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.141ns (20.744%)  route 0.539ns (79.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y156        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[8]/Q
                         net (fo=1, routed)           0.539     1.893    main_genericstandalone_tx_data_half[8]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXCHARDISPVAL[0]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXCHARDISPVAL[0])
                                                      0.105     1.598    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_clk_tx_half_unbuf
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { MMCME2_BASE_1/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/TXUSRCLK2
Min Period        n/a     BUFH/I                   n/a            1.592         16.000      14.408     BUFHCE_X1Y36        BUFH_1/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKOUT0
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X65Y156       main_genericstandalone_tx_data_half_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[12]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[13]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X65Y154       main_genericstandalone_tx_data_half_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKOUT0
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y156       main_genericstandalone_tx_data_half_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[10]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[11]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[12]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[13]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y154       main_genericstandalone_tx_data_half_reg[14]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X63Y154       main_genericstandalone_tx_data_half_reg[15]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X62Y154       main_genericstandalone_tx_data_half_reg[16]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X62Y154       main_genericstandalone_tx_data_half_reg[17]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X62Y154       main_genericstandalone_tx_data_half_reg[18]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y156       main_genericstandalone_tx_data_half_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[10]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[11]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[12]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[13]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y154       main_genericstandalone_tx_data_half_reg[14]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X63Y154       main_genericstandalone_tx_data_half_reg[15]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X63Y154       main_genericstandalone_tx_data_half_reg[15]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X62Y154       main_genericstandalone_tx_data_half_reg[16]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X62Y154       main_genericstandalone_tx_data_half_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_tx_unbuf
  To Clock:  main_genericstandalone_clk_tx_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        0.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.347ns  (logic 2.948ns (46.444%)  route 3.399ns (53.556%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 11.019 - 8.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.741     3.459    eth_tx_clk
    RAMB36_X0Y30         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.125     5.584 f  storage_3_reg/DOADO[17]
                         net (fo=1, routed)           0.835     6.419    storage_3_reg_n_18
    SLICE_X8Y153         LUT6 (Prop_lut6_I0_O)        0.105     6.524 r  main_genericstandalone_crc32_inserter_reg[28]_i_5/O
                         net (fo=1, routed)           0.717     7.240    main_genericstandalone_crc32_inserter_reg[28]_i_5_n_0
    SLICE_X16Y153        LUT2 (Prop_lut2_I1_O)        0.126     7.366 f  main_genericstandalone_crc32_inserter_reg[28]_i_2/O
                         net (fo=7, routed)           0.262     7.628    main_genericstandalone_padding_inserter_source_payload_data[1]
    SLICE_X19Y153        LUT6 (Prop_lut6_I1_O)        0.275     7.903 f  g0_b0__1_i_11/O
                         net (fo=1, routed)           0.471     8.374    g0_b0__1_i_11_n_0
    SLICE_X21Y153        LUT6 (Prop_lut6_I4_O)        0.105     8.479 f  g0_b0__1_i_2/O
                         net (fo=11, routed)          0.481     8.959    main_genericstandalone_pcs_transmitpath_d0[1]
    SLICE_X26Y152        LUT6 (Prop_lut6_I5_O)        0.105     9.064 r  g0_b0__0_i_1/O
                         net (fo=5, routed)           0.368     9.433    main_genericstandalone_pcs_transmitpath_code6b1
    SLICE_X27Y152        LUT2 (Prop_lut2_I1_O)        0.107     9.540 r  main_genericstandalone_pcs_transmitpath_code6b[3]_i_1/O
                         net (fo=4, routed)           0.267     9.806    main_genericstandalone_pcs_transmitpath_code6b[3]_i_1_n_0
    SLICE_X24Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.655    11.019    eth_tx_clk
    SLICE_X24Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[0]/C
                         clock pessimism              0.354    11.373    
                         clock uncertainty           -0.053    11.320    
    SLICE_X24Y152        FDRE (Setup_fdre_C_R)       -0.521    10.799    main_genericstandalone_pcs_transmitpath_code6b_reg[0]
  -------------------------------------------------------------------
                         required time                         10.799    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.347ns  (logic 2.948ns (46.444%)  route 3.399ns (53.556%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 11.019 - 8.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.741     3.459    eth_tx_clk
    RAMB36_X0Y30         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.125     5.584 f  storage_3_reg/DOADO[17]
                         net (fo=1, routed)           0.835     6.419    storage_3_reg_n_18
    SLICE_X8Y153         LUT6 (Prop_lut6_I0_O)        0.105     6.524 r  main_genericstandalone_crc32_inserter_reg[28]_i_5/O
                         net (fo=1, routed)           0.717     7.240    main_genericstandalone_crc32_inserter_reg[28]_i_5_n_0
    SLICE_X16Y153        LUT2 (Prop_lut2_I1_O)        0.126     7.366 f  main_genericstandalone_crc32_inserter_reg[28]_i_2/O
                         net (fo=7, routed)           0.262     7.628    main_genericstandalone_padding_inserter_source_payload_data[1]
    SLICE_X19Y153        LUT6 (Prop_lut6_I1_O)        0.275     7.903 f  g0_b0__1_i_11/O
                         net (fo=1, routed)           0.471     8.374    g0_b0__1_i_11_n_0
    SLICE_X21Y153        LUT6 (Prop_lut6_I4_O)        0.105     8.479 f  g0_b0__1_i_2/O
                         net (fo=11, routed)          0.481     8.959    main_genericstandalone_pcs_transmitpath_d0[1]
    SLICE_X26Y152        LUT6 (Prop_lut6_I5_O)        0.105     9.064 r  g0_b0__0_i_1/O
                         net (fo=5, routed)           0.368     9.433    main_genericstandalone_pcs_transmitpath_code6b1
    SLICE_X27Y152        LUT2 (Prop_lut2_I1_O)        0.107     9.540 r  main_genericstandalone_pcs_transmitpath_code6b[3]_i_1/O
                         net (fo=4, routed)           0.267     9.806    main_genericstandalone_pcs_transmitpath_code6b[3]_i_1_n_0
    SLICE_X24Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.655    11.019    eth_tx_clk
    SLICE_X24Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[1]/C
                         clock pessimism              0.354    11.373    
                         clock uncertainty           -0.053    11.320    
    SLICE_X24Y152        FDRE (Setup_fdre_C_R)       -0.521    10.799    main_genericstandalone_pcs_transmitpath_code6b_reg[1]
  -------------------------------------------------------------------
                         required time                         10.799    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.347ns  (logic 2.948ns (46.444%)  route 3.399ns (53.556%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 11.019 - 8.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.741     3.459    eth_tx_clk
    RAMB36_X0Y30         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.125     5.584 f  storage_3_reg/DOADO[17]
                         net (fo=1, routed)           0.835     6.419    storage_3_reg_n_18
    SLICE_X8Y153         LUT6 (Prop_lut6_I0_O)        0.105     6.524 r  main_genericstandalone_crc32_inserter_reg[28]_i_5/O
                         net (fo=1, routed)           0.717     7.240    main_genericstandalone_crc32_inserter_reg[28]_i_5_n_0
    SLICE_X16Y153        LUT2 (Prop_lut2_I1_O)        0.126     7.366 f  main_genericstandalone_crc32_inserter_reg[28]_i_2/O
                         net (fo=7, routed)           0.262     7.628    main_genericstandalone_padding_inserter_source_payload_data[1]
    SLICE_X19Y153        LUT6 (Prop_lut6_I1_O)        0.275     7.903 f  g0_b0__1_i_11/O
                         net (fo=1, routed)           0.471     8.374    g0_b0__1_i_11_n_0
    SLICE_X21Y153        LUT6 (Prop_lut6_I4_O)        0.105     8.479 f  g0_b0__1_i_2/O
                         net (fo=11, routed)          0.481     8.959    main_genericstandalone_pcs_transmitpath_d0[1]
    SLICE_X26Y152        LUT6 (Prop_lut6_I5_O)        0.105     9.064 r  g0_b0__0_i_1/O
                         net (fo=5, routed)           0.368     9.433    main_genericstandalone_pcs_transmitpath_code6b1
    SLICE_X27Y152        LUT2 (Prop_lut2_I1_O)        0.107     9.540 r  main_genericstandalone_pcs_transmitpath_code6b[3]_i_1/O
                         net (fo=4, routed)           0.267     9.806    main_genericstandalone_pcs_transmitpath_code6b[3]_i_1_n_0
    SLICE_X24Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.655    11.019    eth_tx_clk
    SLICE_X24Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[2]/C
                         clock pessimism              0.354    11.373    
                         clock uncertainty           -0.053    11.320    
    SLICE_X24Y152        FDRE (Setup_fdre_C_R)       -0.521    10.799    main_genericstandalone_pcs_transmitpath_code6b_reg[2]
  -------------------------------------------------------------------
                         required time                         10.799    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.347ns  (logic 2.948ns (46.444%)  route 3.399ns (53.556%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 11.019 - 8.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.741     3.459    eth_tx_clk
    RAMB36_X0Y30         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.125     5.584 f  storage_3_reg/DOADO[17]
                         net (fo=1, routed)           0.835     6.419    storage_3_reg_n_18
    SLICE_X8Y153         LUT6 (Prop_lut6_I0_O)        0.105     6.524 r  main_genericstandalone_crc32_inserter_reg[28]_i_5/O
                         net (fo=1, routed)           0.717     7.240    main_genericstandalone_crc32_inserter_reg[28]_i_5_n_0
    SLICE_X16Y153        LUT2 (Prop_lut2_I1_O)        0.126     7.366 f  main_genericstandalone_crc32_inserter_reg[28]_i_2/O
                         net (fo=7, routed)           0.262     7.628    main_genericstandalone_padding_inserter_source_payload_data[1]
    SLICE_X19Y153        LUT6 (Prop_lut6_I1_O)        0.275     7.903 f  g0_b0__1_i_11/O
                         net (fo=1, routed)           0.471     8.374    g0_b0__1_i_11_n_0
    SLICE_X21Y153        LUT6 (Prop_lut6_I4_O)        0.105     8.479 f  g0_b0__1_i_2/O
                         net (fo=11, routed)          0.481     8.959    main_genericstandalone_pcs_transmitpath_d0[1]
    SLICE_X26Y152        LUT6 (Prop_lut6_I5_O)        0.105     9.064 r  g0_b0__0_i_1/O
                         net (fo=5, routed)           0.368     9.433    main_genericstandalone_pcs_transmitpath_code6b1
    SLICE_X27Y152        LUT2 (Prop_lut2_I1_O)        0.107     9.540 r  main_genericstandalone_pcs_transmitpath_code6b[3]_i_1/O
                         net (fo=4, routed)           0.267     9.806    main_genericstandalone_pcs_transmitpath_code6b[3]_i_1_n_0
    SLICE_X24Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.655    11.019    eth_tx_clk
    SLICE_X24Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[3]/C
                         clock pessimism              0.354    11.373    
                         clock uncertainty           -0.053    11.320    
    SLICE_X24Y152        FDRE (Setup_fdre_C_R)       -0.521    10.799    main_genericstandalone_pcs_transmitpath_code6b_reg[3]
  -------------------------------------------------------------------
                         required time                         10.799    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_alt7_rd0_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 2.755ns (43.554%)  route 3.570ns (56.446%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 11.020 - 8.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.741     3.459    eth_tx_clk
    RAMB36_X0Y30         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                      2.125     5.584 r  storage_3_reg/DOADO[28]
                         net (fo=1, routed)           0.963     6.547    storage_3_reg_n_7
    SLICE_X8Y151         LUT6 (Prop_lut6_I0_O)        0.105     6.652 f  main_genericstandalone_crc32_inserter_reg[25]_i_3/O
                         net (fo=7, routed)           0.647     7.298    main_genericstandalone_crc32_inserter_reg[25]_i_3_n_0
    SLICE_X16Y153        LUT3 (Prop_lut3_I1_O)        0.105     7.403 r  g0_b0__1_i_21/O
                         net (fo=1, routed)           0.255     7.659    g0_b0__1_i_21_n_0
    SLICE_X17Y153        LUT6 (Prop_lut6_I4_O)        0.105     7.764 r  g0_b0__1_i_15/O
                         net (fo=1, routed)           0.387     8.150    data4__0[4]
    SLICE_X22Y153        LUT6 (Prop_lut6_I3_O)        0.105     8.255 r  g0_b0__1_i_5/O
                         net (fo=11, routed)          0.851     9.107    main_genericstandalone_pcs_transmitpath_d0[4]
    SLICE_X21Y152        LUT6 (Prop_lut6_I1_O)        0.105     9.212 r  main_genericstandalone_pcs_transmitpath_alt7_rd0_i_2/O
                         net (fo=1, routed)           0.468     9.679    main_genericstandalone_pcs_transmitpath_alt7_rd0_i_2_n_0
    SLICE_X22Y152        LUT4 (Prop_lut4_I0_O)        0.105     9.784 r  main_genericstandalone_pcs_transmitpath_alt7_rd0_i_1/O
                         net (fo=1, routed)           0.000     9.784    main_genericstandalone_pcs_transmitpath_alt7_rd0_i_1_n_0
    SLICE_X22Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_alt7_rd0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.656    11.020    eth_tx_clk
    SLICE_X22Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_alt7_rd0_reg/C
                         clock pessimism              0.354    11.374    
                         clock uncertainty           -0.053    11.321    
    SLICE_X22Y152        FDRE (Setup_fdre_C_D)        0.030    11.351    main_genericstandalone_pcs_transmitpath_alt7_rd0_reg
  -------------------------------------------------------------------
                         required time                         11.351    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 2.946ns (47.604%)  route 3.243ns (52.396%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 11.019 - 8.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.741     3.459    eth_tx_clk
    RAMB36_X0Y30         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.125     5.584 f  storage_3_reg/DOADO[17]
                         net (fo=1, routed)           0.835     6.419    storage_3_reg_n_18
    SLICE_X8Y153         LUT6 (Prop_lut6_I0_O)        0.105     6.524 r  main_genericstandalone_crc32_inserter_reg[28]_i_5/O
                         net (fo=1, routed)           0.717     7.240    main_genericstandalone_crc32_inserter_reg[28]_i_5_n_0
    SLICE_X16Y153        LUT2 (Prop_lut2_I1_O)        0.126     7.366 f  main_genericstandalone_crc32_inserter_reg[28]_i_2/O
                         net (fo=7, routed)           0.262     7.628    main_genericstandalone_padding_inserter_source_payload_data[1]
    SLICE_X19Y153        LUT6 (Prop_lut6_I1_O)        0.275     7.903 f  g0_b0__1_i_11/O
                         net (fo=1, routed)           0.471     8.374    g0_b0__1_i_11_n_0
    SLICE_X21Y153        LUT6 (Prop_lut6_I4_O)        0.105     8.479 f  g0_b0__1_i_2/O
                         net (fo=11, routed)          0.481     8.959    main_genericstandalone_pcs_transmitpath_d0[1]
    SLICE_X26Y152        LUT6 (Prop_lut6_I5_O)        0.105     9.064 r  g0_b0__0_i_1/O
                         net (fo=5, routed)           0.478     9.542    main_genericstandalone_pcs_transmitpath_code6b1
    SLICE_X24Y151        LUT6 (Prop_lut6_I5_O)        0.105     9.647 r  g0_b4__0/O
                         net (fo=1, routed)           0.000     9.647    g0_b4__0_n_0
    SLICE_X24Y151        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.655    11.019    eth_tx_clk
    SLICE_X24Y151        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[4]/C
                         clock pessimism              0.354    11.373    
                         clock uncertainty           -0.053    11.320    
    SLICE_X24Y151        FDRE (Setup_fdre_C_D)        0.032    11.352    main_genericstandalone_pcs_transmitpath_code6b_reg[4]
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_alt7_rd1_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 2.776ns (44.589%)  route 3.450ns (55.411%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 11.020 - 8.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.741     3.459    eth_tx_clk
    RAMB36_X0Y30         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                      2.125     5.584 f  storage_3_reg/DOADO[28]
                         net (fo=1, routed)           0.963     6.547    storage_3_reg_n_7
    SLICE_X8Y151         LUT6 (Prop_lut6_I0_O)        0.105     6.652 r  main_genericstandalone_crc32_inserter_reg[25]_i_3/O
                         net (fo=7, routed)           0.647     7.298    main_genericstandalone_crc32_inserter_reg[25]_i_3_n_0
    SLICE_X16Y153        LUT3 (Prop_lut3_I1_O)        0.105     7.403 f  g0_b0__1_i_21/O
                         net (fo=1, routed)           0.255     7.659    g0_b0__1_i_21_n_0
    SLICE_X17Y153        LUT6 (Prop_lut6_I4_O)        0.105     7.764 f  g0_b0__1_i_15/O
                         net (fo=1, routed)           0.387     8.150    data4__0[4]
    SLICE_X22Y153        LUT6 (Prop_lut6_I3_O)        0.105     8.255 f  g0_b0__1_i_5/O
                         net (fo=11, routed)          0.735     8.990    main_genericstandalone_pcs_transmitpath_d0[4]
    SLICE_X22Y151        LUT6 (Prop_lut6_I4_O)        0.105     9.095 r  main_genericstandalone_pcs_transmitpath_alt7_rd1_i_2/O
                         net (fo=1, routed)           0.463     9.558    main_genericstandalone_pcs_transmitpath_alt7_rd1_i_2_n_0
    SLICE_X22Y152        LUT4 (Prop_lut4_I0_O)        0.126     9.684 r  main_genericstandalone_pcs_transmitpath_alt7_rd1_i_1/O
                         net (fo=1, routed)           0.000     9.684    main_genericstandalone_pcs_transmitpath_alt7_rd1_i_1_n_0
    SLICE_X22Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_alt7_rd1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.656    11.020    eth_tx_clk
    SLICE_X22Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_alt7_rd1_reg/C
                         clock pessimism              0.354    11.374    
                         clock uncertainty           -0.053    11.321    
    SLICE_X22Y152        FDRE (Setup_fdre_C_D)        0.069    11.390    main_genericstandalone_pcs_transmitpath_alt7_rd1_reg
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.764ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code4b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 2.920ns (47.630%)  route 3.211ns (52.370%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 11.020 - 8.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.741     3.459    eth_tx_clk
    RAMB36_X0Y30         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.125     5.584 r  storage_3_reg/DOADO[30]
                         net (fo=1, routed)           0.833     6.417    storage_3_reg_n_5
    SLICE_X8Y151         LUT6 (Prop_lut6_I0_O)        0.105     6.522 f  main_genericstandalone_crc32_inserter_reg[27]_i_5/O
                         net (fo=1, routed)           0.474     6.996    main_genericstandalone_crc32_inserter_reg[27]_i_5_n_0
    SLICE_X12Y151        LUT2 (Prop_lut2_I1_O)        0.105     7.101 r  main_genericstandalone_crc32_inserter_reg[27]_i_2/O
                         net (fo=8, routed)           0.487     7.588    main_genericstandalone_padding_inserter_source_payload_data[6]
    SLICE_X13Y155        LUT2 (Prop_lut2_I1_O)        0.108     7.696 r  main_genericstandalone_pcs_transmitpath_alt7_rd1_i_14/O
                         net (fo=1, routed)           0.510     8.206    main_genericstandalone_pcs_transmitpath_alt7_rd1_i_14_n_0
    SLICE_X16Y153        LUT6 (Prop_lut6_I4_O)        0.267     8.473 r  main_genericstandalone_pcs_transmitpath_alt7_rd1_i_8/O
                         net (fo=1, routed)           0.320     8.793    data4__0[6]
    SLICE_X21Y153        LUT6 (Prop_lut6_I4_O)        0.105     8.898 r  main_genericstandalone_pcs_transmitpath_alt7_rd1_i_5/O
                         net (fo=8, routed)           0.587     9.484    main_genericstandalone_pcs_transmitpath_d0__0[6]
    SLICE_X22Y152        LUT3 (Prop_lut3_I0_O)        0.105     9.589 r  main_genericstandalone_pcs_transmitpath_code4b[1]_i_1/O
                         net (fo=1, routed)           0.000     9.589    builder_sync_rhs_array_muxed1[1]
    SLICE_X22Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code4b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.656    11.020    eth_tx_clk
    SLICE_X22Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code4b_reg[1]/C
                         clock pessimism              0.354    11.374    
                         clock uncertainty           -0.053    11.321    
    SLICE_X22Y152        FDRE (Setup_fdre_C_D)        0.032    11.353    main_genericstandalone_pcs_transmitpath_code4b_reg[1]
  -------------------------------------------------------------------
                         required time                         11.353    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  1.764    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code4b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 2.943ns (47.826%)  route 3.211ns (52.174%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 11.020 - 8.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.741     3.459    eth_tx_clk
    RAMB36_X0Y30         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.125     5.584 r  storage_3_reg/DOADO[30]
                         net (fo=1, routed)           0.833     6.417    storage_3_reg_n_5
    SLICE_X8Y151         LUT6 (Prop_lut6_I0_O)        0.105     6.522 f  main_genericstandalone_crc32_inserter_reg[27]_i_5/O
                         net (fo=1, routed)           0.474     6.996    main_genericstandalone_crc32_inserter_reg[27]_i_5_n_0
    SLICE_X12Y151        LUT2 (Prop_lut2_I1_O)        0.105     7.101 r  main_genericstandalone_crc32_inserter_reg[27]_i_2/O
                         net (fo=8, routed)           0.487     7.588    main_genericstandalone_padding_inserter_source_payload_data[6]
    SLICE_X13Y155        LUT2 (Prop_lut2_I1_O)        0.108     7.696 r  main_genericstandalone_pcs_transmitpath_alt7_rd1_i_14/O
                         net (fo=1, routed)           0.510     8.206    main_genericstandalone_pcs_transmitpath_alt7_rd1_i_14_n_0
    SLICE_X16Y153        LUT6 (Prop_lut6_I4_O)        0.267     8.473 r  main_genericstandalone_pcs_transmitpath_alt7_rd1_i_8/O
                         net (fo=1, routed)           0.320     8.793    data4__0[6]
    SLICE_X21Y153        LUT6 (Prop_lut6_I4_O)        0.105     8.898 r  main_genericstandalone_pcs_transmitpath_alt7_rd1_i_5/O
                         net (fo=8, routed)           0.587     9.484    main_genericstandalone_pcs_transmitpath_d0__0[6]
    SLICE_X22Y152        LUT3 (Prop_lut3_I1_O)        0.128     9.612 r  main_genericstandalone_pcs_transmitpath_code4b[2]_i_1/O
                         net (fo=1, routed)           0.000     9.612    builder_sync_rhs_array_muxed1[2]
    SLICE_X22Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code4b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.656    11.020    eth_tx_clk
    SLICE_X22Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code4b_reg[2]/C
                         clock pessimism              0.354    11.374    
                         clock uncertainty           -0.053    11.321    
    SLICE_X22Y152        FDRE (Setup_fdre_C_D)        0.069    11.390    main_genericstandalone_pcs_transmitpath_code4b_reg[2]
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_flip_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 2.946ns (48.384%)  route 3.143ns (51.616%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 11.019 - 8.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.741     3.459    eth_tx_clk
    RAMB36_X0Y30         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.125     5.584 f  storage_3_reg/DOADO[17]
                         net (fo=1, routed)           0.835     6.419    storage_3_reg_n_18
    SLICE_X8Y153         LUT6 (Prop_lut6_I0_O)        0.105     6.524 r  main_genericstandalone_crc32_inserter_reg[28]_i_5/O
                         net (fo=1, routed)           0.717     7.240    main_genericstandalone_crc32_inserter_reg[28]_i_5_n_0
    SLICE_X16Y153        LUT2 (Prop_lut2_I1_O)        0.126     7.366 f  main_genericstandalone_crc32_inserter_reg[28]_i_2/O
                         net (fo=7, routed)           0.262     7.628    main_genericstandalone_padding_inserter_source_payload_data[1]
    SLICE_X19Y153        LUT6 (Prop_lut6_I1_O)        0.275     7.903 f  g0_b0__1_i_11/O
                         net (fo=1, routed)           0.471     8.374    g0_b0__1_i_11_n_0
    SLICE_X21Y153        LUT6 (Prop_lut6_I4_O)        0.105     8.479 f  g0_b0__1_i_2/O
                         net (fo=11, routed)          0.481     8.959    main_genericstandalone_pcs_transmitpath_d0[1]
    SLICE_X26Y152        LUT6 (Prop_lut6_I5_O)        0.105     9.064 r  g0_b0__0_i_1/O
                         net (fo=5, routed)           0.378     9.442    main_genericstandalone_pcs_transmitpath_code6b1
    SLICE_X24Y151        LUT6 (Prop_lut6_I5_O)        0.105     9.547 r  g0_b0__2/O
                         net (fo=1, routed)           0.000     9.547    g0_b0__2_n_0
    SLICE_X24Y151        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_flip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.655    11.019    eth_tx_clk
    SLICE_X24Y151        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_flip_reg/C
                         clock pessimism              0.354    11.373    
                         clock uncertainty           -0.053    11.320    
    SLICE_X24Y151        FDRE (Setup_fdre_C_D)        0.030    11.350    main_genericstandalone_pcs_transmitpath_code6b_flip_reg
  -------------------------------------------------------------------
                         required time                         11.350    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  1.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.313     1.250    eth_tx_clk
    SLICE_X3Y150         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.141     1.391 r  builder_xilinxmultiregimpl9_regs0_reg[6]/Q
                         net (fo=1, routed)           0.055     1.446    builder_xilinxmultiregimpl9_regs0[6]
    SLICE_X3Y150         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.542     1.821    eth_tx_clk
    SLICE_X3Y150         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[6]/C
                         clock pessimism             -0.571     1.250    
    SLICE_X3Y150         FDRE (Hold_fdre_C_D)         0.076     1.326    builder_xilinxmultiregimpl9_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl1_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl1_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.274     1.211    eth_tx_clk
    SLICE_X49Y156        FDRE                                         r  builder_xilinxmultiregimpl1_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y156        FDRE (Prop_fdre_C_Q)         0.141     1.352 r  builder_xilinxmultiregimpl1_regs0_reg/Q
                         net (fo=1, routed)           0.055     1.407    builder_xilinxmultiregimpl1_regs0
    SLICE_X49Y156        FDRE                                         r  builder_xilinxmultiregimpl1_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.501     1.780    eth_tx_clk
    SLICE_X49Y156        FDRE                                         r  builder_xilinxmultiregimpl1_regs1_reg/C
                         clock pessimism             -0.569     1.211    
    SLICE_X49Y156        FDRE (Hold_fdre_C_D)         0.075     1.286    builder_xilinxmultiregimpl1_regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.313     1.250    eth_tx_clk
    SLICE_X3Y150         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.141     1.391 r  builder_xilinxmultiregimpl9_regs0_reg[4]/Q
                         net (fo=1, routed)           0.055     1.446    builder_xilinxmultiregimpl9_regs0[4]
    SLICE_X3Y150         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.542     1.821    eth_tx_clk
    SLICE_X3Y150         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[4]/C
                         clock pessimism             -0.571     1.250    
    SLICE_X3Y150         FDRE (Hold_fdre_C_D)         0.075     1.325    builder_xilinxmultiregimpl9_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.312     1.249    eth_tx_clk
    SLICE_X4Y150         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_fdre_C_Q)         0.141     1.390 r  builder_xilinxmultiregimpl9_regs0_reg[2]/Q
                         net (fo=1, routed)           0.058     1.448    builder_xilinxmultiregimpl9_regs0[2]
    SLICE_X4Y150         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.541     1.820    eth_tx_clk
    SLICE_X4Y150         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[2]/C
                         clock pessimism             -0.571     1.249    
    SLICE_X4Y150         FDRE (Hold_fdre_C_D)         0.076     1.325    builder_xilinxmultiregimpl9_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.956%)  route 0.061ns (30.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.312     1.249    eth_tx_clk
    SLICE_X4Y150         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_fdre_C_Q)         0.141     1.390 r  builder_xilinxmultiregimpl9_regs0_reg[3]/Q
                         net (fo=1, routed)           0.061     1.451    builder_xilinxmultiregimpl9_regs0[3]
    SLICE_X4Y150         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.541     1.820    eth_tx_clk
    SLICE_X4Y150         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[3]/C
                         clock pessimism             -0.571     1.249    
    SLICE_X4Y150         FDRE (Hold_fdre_C_D)         0.078     1.327    builder_xilinxmultiregimpl9_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.313     1.250    eth_tx_clk
    SLICE_X3Y150         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.141     1.391 r  builder_xilinxmultiregimpl9_regs0_reg[5]/Q
                         net (fo=1, routed)           0.055     1.446    builder_xilinxmultiregimpl9_regs0[5]
    SLICE_X3Y150         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.542     1.821    eth_tx_clk
    SLICE_X3Y150         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[5]/C
                         clock pessimism             -0.571     1.250    
    SLICE_X3Y150         FDRE (Hold_fdre_C_D)         0.071     1.321    builder_xilinxmultiregimpl9_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.312     1.249    eth_tx_clk
    SLICE_X4Y150         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_fdre_C_Q)         0.141     1.390 r  builder_xilinxmultiregimpl9_regs0_reg[1]/Q
                         net (fo=1, routed)           0.057     1.447    builder_xilinxmultiregimpl9_regs0[1]
    SLICE_X4Y150         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.541     1.820    eth_tx_clk
    SLICE_X4Y150         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[1]/C
                         clock pessimism             -0.571     1.249    
    SLICE_X4Y150         FDRE (Hold_fdre_C_D)         0.071     1.320    builder_xilinxmultiregimpl9_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.312     1.249    eth_tx_clk
    SLICE_X4Y150         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_fdre_C_Q)         0.141     1.390 r  builder_xilinxmultiregimpl9_regs0_reg[0]/Q
                         net (fo=1, routed)           0.064     1.454    builder_xilinxmultiregimpl9_regs0[0]
    SLICE_X4Y150         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.541     1.820    eth_tx_clk
    SLICE_X4Y150         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[0]/C
                         clock pessimism             -0.571     1.249    
    SLICE_X4Y150         FDRE (Hold_fdre_C_D)         0.075     1.324    builder_xilinxmultiregimpl9_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 main_genericstandalone_pcs_transmitpath_code4b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_output0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.758%)  route 0.053ns (22.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.283     1.220    eth_tx_clk
    SLICE_X22Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code4b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.141     1.361 r  main_genericstandalone_pcs_transmitpath_code4b_reg[0]/Q
                         net (fo=1, routed)           0.053     1.414    main_genericstandalone_pcs_transmitpath_code4b[0]
    SLICE_X23Y152        LUT6 (Prop_lut6_I5_O)        0.045     1.459 r  main_genericstandalone_pcs_transmitpath_output0[9]_i_1/O
                         net (fo=1, routed)           0.000     1.459    main_genericstandalone_pcs_transmitpath_output_msb_first[0]
    SLICE_X23Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_output0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.511     1.790    eth_tx_clk
    SLICE_X23Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_output0_reg[9]/C
                         clock pessimism             -0.557     1.233    
    SLICE_X23Y152        FDRE (Hold_fdre_C_D)         0.092     1.325    main_genericstandalone_pcs_transmitpath_output0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 main_genericstandalone_pcs_transmitpath_code6b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_output0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.190ns (68.868%)  route 0.086ns (31.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.282     1.219    eth_tx_clk
    SLICE_X24Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y152        FDRE (Prop_fdre_C_Q)         0.141     1.360 r  main_genericstandalone_pcs_transmitpath_code6b_reg[0]/Q
                         net (fo=1, routed)           0.086     1.446    main_genericstandalone_pcs_transmitpath_code6b[0]
    SLICE_X25Y152        LUT3 (Prop_lut3_I2_O)        0.049     1.495 r  main_genericstandalone_pcs_transmitpath_output0[5]_i_1/O
                         net (fo=1, routed)           0.000     1.495    main_genericstandalone_pcs_transmitpath_output_msb_first[4]
    SLICE_X25Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_output0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.510     1.789    eth_tx_clk
    SLICE_X25Y152        FDRE                                         r  main_genericstandalone_pcs_transmitpath_output0_reg[5]/C
                         clock pessimism             -0.557     1.232    
    SLICE_X25Y152        FDRE (Hold_fdre_C_D)         0.107     1.339    main_genericstandalone_pcs_transmitpath_output0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_clk_tx_unbuf
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_BASE_1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y30     storage_3_reg/CLKARDCLK
Min Period        n/a     BUFH/I              n/a            1.592         8.000       6.408      BUFHCE_X0Y37     BUFH_2/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X24Y153    FDPE_4/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X24Y153    FDPE_5/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X15Y151    FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X15Y151    FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X16Y151    FSM_onehot_builder_liteethmacpreambleinserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X16Y151    FSM_onehot_builder_liteethmacpreambleinserter_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y154    builder_a7_1000basex_fsm_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y156    builder_xilinxmultiregimpl2_regs0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y156    builder_xilinxmultiregimpl2_regs1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y156    builder_xilinxmultiregimpl3_regs0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y156    builder_xilinxmultiregimpl3_regs1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y150     builder_xilinxmultiregimpl9_regs0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y150     builder_xilinxmultiregimpl9_regs0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y150     builder_xilinxmultiregimpl9_regs0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y150     builder_xilinxmultiregimpl9_regs0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y150     builder_xilinxmultiregimpl9_regs1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y150     builder_xilinxmultiregimpl9_regs1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X15Y151    FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X15Y151    FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y151    FSM_onehot_builder_liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y151    FSM_onehot_builder_liteethmacpreambleinserter_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y153    builder_liteethmacgap_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y152     builder_liteethmacpaddinginserter_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y150     builder_xilinxmultiregimpl9_regs0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y150     builder_xilinxmultiregimpl9_regs0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y150     builder_xilinxmultiregimpl9_regs0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y150     builder_xilinxmultiregimpl9_regs0_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_tx_mmcm_fb
  To Clock:  main_genericstandalone_tx_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_tx_mmcm_fb
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { MMCME2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  si5324_clkout_fabric_p
  To Clock:  si5324_clkout_fabric_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si5324_clkout_fabric_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { si5324_clkout_fabric_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN2  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2
Max Period        n/a     PLLE2_ADV/CLKIN2  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2
Low Pulse Width   Slow    PLLE2_ADV/CLKIN2  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2
Low Pulse Width   Fast    PLLE2_ADV/CLKIN2  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2
High Pulse Width  Slow    PLLE2_ADV/CLKIN2  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2
High Pulse Width  Fast    PLLE2_ADV/CLKIN2  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  main_rtio_crg_fb_clk
  To Clock:  main_rtio_crg_fb_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_rtio_crg_fb_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_rtio_crg_rtio_clk
  To Clock:  main_rtio_crg_rtio_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_output_8x20_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 0.348ns (4.708%)  route 7.044ns (95.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 12.786 - 8.000 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=7743, routed)        1.357     4.981    rtio_clk
    SLICE_X44Y134        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDPE (Prop_fdpe_C_Q)         0.348     5.329 r  FDPE_13/Q
                         net (fo=607, routed)         7.044    12.373    rio_phy_rst
    SLICE_X0Y65          FDRE                                         r  main_output_8x20_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=7743, routed)        1.341    12.786    rtio_clk
    SLICE_X0Y65          FDRE                                         r  main_output_8x20_o_reg[0]/C
                         clock pessimism              0.178    12.965    
                         clock uncertainty           -0.058    12.907    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.489    12.418    main_output_8x20_o_reg[0]
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                         -12.373    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_output_8x20_o_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 0.348ns (4.708%)  route 7.044ns (95.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 12.786 - 8.000 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=7743, routed)        1.357     4.981    rtio_clk
    SLICE_X44Y134        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDPE (Prop_fdpe_C_Q)         0.348     5.329 r  FDPE_13/Q
                         net (fo=607, routed)         7.044    12.373    rio_phy_rst
    SLICE_X0Y65          FDRE                                         r  main_output_8x20_o_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=7743, routed)        1.341    12.786    rtio_clk
    SLICE_X0Y65          FDRE                                         r  main_output_8x20_o_reg[1]/C
                         clock pessimism              0.178    12.965    
                         clock uncertainty           -0.058    12.907    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.489    12.418    main_output_8x20_o_reg[1]
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                         -12.373    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_output_8x20_o_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 0.348ns (4.708%)  route 7.044ns (95.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 12.786 - 8.000 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=7743, routed)        1.357     4.981    rtio_clk
    SLICE_X44Y134        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDPE (Prop_fdpe_C_Q)         0.348     5.329 r  FDPE_13/Q
                         net (fo=607, routed)         7.044    12.373    rio_phy_rst
    SLICE_X0Y65          FDRE                                         r  main_output_8x20_o_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=7743, routed)        1.341    12.786    rtio_clk
    SLICE_X0Y65          FDRE                                         r  main_output_8x20_o_reg[2]/C
                         clock pessimism              0.178    12.965    
                         clock uncertainty           -0.058    12.907    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.489    12.418    main_output_8x20_o_reg[2]
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                         -12.373    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_output_8x20_o_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 0.348ns (4.708%)  route 7.044ns (95.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 12.786 - 8.000 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=7743, routed)        1.357     4.981    rtio_clk
    SLICE_X44Y134        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDPE (Prop_fdpe_C_Q)         0.348     5.329 r  FDPE_13/Q
                         net (fo=607, routed)         7.044    12.373    rio_phy_rst
    SLICE_X0Y65          FDRE                                         r  main_output_8x20_o_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=7743, routed)        1.341    12.786    rtio_clk
    SLICE_X0Y65          FDRE                                         r  main_output_8x20_o_reg[5]/C
                         clock pessimism              0.178    12.965    
                         clock uncertainty           -0.058    12.907    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.489    12.418    main_output_8x20_o_reg[5]
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                         -12.373    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_output_8x20_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 0.348ns (4.710%)  route 7.040ns (95.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 12.786 - 8.000 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=7743, routed)        1.357     4.981    rtio_clk
    SLICE_X44Y134        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDPE (Prop_fdpe_C_Q)         0.348     5.329 r  FDPE_13/Q
                         net (fo=607, routed)         7.040    12.369    rio_phy_rst
    SLICE_X1Y65          FDRE                                         r  main_output_8x20_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=7743, routed)        1.341    12.786    rtio_clk
    SLICE_X1Y65          FDRE                                         r  main_output_8x20_o_reg[4]/C
                         clock pessimism              0.178    12.965    
                         clock uncertainty           -0.058    12.907    
    SLICE_X1Y65          FDRE (Setup_fdre_C_R)       -0.489    12.418    main_output_8x20_o_reg[4]
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_output_8x20_o_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 0.348ns (4.710%)  route 7.040ns (95.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 12.786 - 8.000 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=7743, routed)        1.357     4.981    rtio_clk
    SLICE_X44Y134        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDPE (Prop_fdpe_C_Q)         0.348     5.329 r  FDPE_13/Q
                         net (fo=607, routed)         7.040    12.369    rio_phy_rst
    SLICE_X1Y65          FDRE                                         r  main_output_8x20_o_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=7743, routed)        1.341    12.786    rtio_clk
    SLICE_X1Y65          FDRE                                         r  main_output_8x20_o_reg[6]/C
                         clock pessimism              0.178    12.965    
                         clock uncertainty           -0.058    12.907    
    SLICE_X1Y65          FDRE (Setup_fdre_C_R)       -0.489    12.418    main_output_8x20_o_reg[6]
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_inout_8x0_inout_8x0_oe_k_reg/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.373ns  (logic 0.348ns (4.720%)  route 7.025ns (95.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 12.786 - 8.000 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=7743, routed)        1.357     4.981    rtio_clk
    SLICE_X44Y134        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDPE (Prop_fdpe_C_Q)         0.348     5.329 r  FDPE_13/Q
                         net (fo=607, routed)         7.025    12.354    rio_phy_rst
    SLICE_X4Y63          FDRE                                         r  main_inout_8x0_inout_8x0_oe_k_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=7743, routed)        1.341    12.786    rtio_clk
    SLICE_X4Y63          FDRE                                         r  main_inout_8x0_inout_8x0_oe_k_reg/C
                         clock pessimism              0.178    12.965    
                         clock uncertainty           -0.058    12.907    
    SLICE_X4Y63          FDRE (Setup_fdre_C_R)       -0.489    12.418    main_inout_8x0_inout_8x0_oe_k_reg
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                         -12.354    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_inout_8x0_inout_8x0_previous_data_reg/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.373ns  (logic 0.348ns (4.720%)  route 7.025ns (95.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 12.786 - 8.000 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=7743, routed)        1.357     4.981    rtio_clk
    SLICE_X44Y134        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDPE (Prop_fdpe_C_Q)         0.348     5.329 r  FDPE_13/Q
                         net (fo=607, routed)         7.025    12.354    rio_phy_rst
    SLICE_X4Y63          FDRE                                         r  main_inout_8x0_inout_8x0_previous_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=7743, routed)        1.341    12.786    rtio_clk
    SLICE_X4Y63          FDRE                                         r  main_inout_8x0_inout_8x0_previous_data_reg/C
                         clock pessimism              0.178    12.965    
                         clock uncertainty           -0.058    12.907    
    SLICE_X4Y63          FDRE (Setup_fdre_C_R)       -0.489    12.418    main_inout_8x0_inout_8x0_previous_data_reg
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                         -12.354    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_output_8x30_o_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 0.348ns (4.718%)  route 7.028ns (95.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 12.792 - 8.000 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=7743, routed)        1.357     4.981    rtio_clk
    SLICE_X44Y134        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDPE (Prop_fdpe_C_Q)         0.348     5.329 r  FDPE_13/Q
                         net (fo=607, routed)         7.028    12.357    rio_phy_rst
    SLICE_X3Y57          FDRE                                         r  main_output_8x30_o_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=7743, routed)        1.347    12.792    rtio_clk
    SLICE_X3Y57          FDRE                                         r  main_output_8x30_o_reg[1]/C
                         clock pessimism              0.178    12.971    
                         clock uncertainty           -0.058    12.913    
    SLICE_X3Y57          FDRE (Setup_fdre_C_R)       -0.489    12.424    main_output_8x30_o_reg[1]
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                         -12.357    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_output_8x30_o_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 0.348ns (4.718%)  route 7.028ns (95.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 12.792 - 8.000 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=7743, routed)        1.357     4.981    rtio_clk
    SLICE_X44Y134        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDPE (Prop_fdpe_C_Q)         0.348     5.329 r  FDPE_13/Q
                         net (fo=607, routed)         7.028    12.357    rio_phy_rst
    SLICE_X3Y57          FDRE                                         r  main_output_8x30_o_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=7743, routed)        1.347    12.792    rtio_clk
    SLICE_X3Y57          FDRE                                         r  main_output_8x30_o_reg[3]/C
                         clock pessimism              0.178    12.971    
                         clock uncertainty           -0.058    12.913    
    SLICE_X3Y57          FDRE (Setup_fdre_C_R)       -0.489    12.424    main_output_8x30_o_reg[3]
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                         -12.357    
  -------------------------------------------------------------------
                         slack                                  0.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_record8_rec_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_record16_rec_payload_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.866%)  route 0.219ns (63.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=7743, routed)        0.552     2.020    rtio_clk
    SLICE_X52Y77         FDRE                                         r  main_rtio_core_outputs_record8_rec_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.128     2.148 r  main_rtio_core_outputs_record8_rec_payload_data_reg[7]/Q
                         net (fo=1, routed)           0.219     2.367    main_rtio_core_outputs_record8_rec_payload_data_reg_n_0_[7]
    SLICE_X49Y76         FDRE                                         r  main_rtio_core_outputs_record16_rec_payload_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=7743, routed)        0.820     2.416    rtio_clk
    SLICE_X49Y76         FDRE                                         r  main_rtio_core_outputs_record16_rec_payload_data_reg[7]/C
                         clock pessimism             -0.133     2.283    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.013     2.296    main_rtio_core_outputs_record16_rec_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_asyncfifobuffered0_dout_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_gates_record0_payload_address1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.053%)  route 0.227ns (63.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=7743, routed)        0.564     2.032    rtio_clk
    SLICE_X47Y93         FDRE                                         r  main_rtio_core_outputs_asyncfifobuffered0_dout_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.128     2.160 r  main_rtio_core_outputs_asyncfifobuffered0_dout_reg[83]/Q
                         net (fo=1, routed)           0.227     2.387    main_rtio_core_outputs_gates_record0_payload_address0[1]
    SLICE_X52Y93         FDRE                                         r  main_rtio_core_outputs_gates_record0_payload_address1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=7743, routed)        0.832     2.428    rtio_clk
    SLICE_X52Y93         FDRE                                         r  main_rtio_core_outputs_gates_record0_payload_address1_reg[1]/C
                         clock pessimism             -0.133     2.295    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.016     2.311    main_rtio_core_outputs_gates_record0_payload_address1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_record28_rec_payload_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_record36_rec_payload_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.212ns (47.437%)  route 0.235ns (52.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=7743, routed)        0.552     2.020    rtio_clk
    SLICE_X54Y71         FDRE                                         r  main_rtio_core_outputs_record28_rec_payload_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.164     2.184 r  main_rtio_core_outputs_record28_rec_payload_address_reg[0]/Q
                         net (fo=3, routed)           0.235     2.419    main_rtio_core_outputs_record28_rec_payload_address[0]
    SLICE_X48Y73         LUT5 (Prop_lut5_I2_O)        0.048     2.467 r  main_rtio_core_outputs_record36_rec_payload_address[0]_i_1/O
                         net (fo=1, routed)           0.000     2.467    main_rtio_core_outputs_record36_rec_payload_address[0]
    SLICE_X48Y73         FDRE                                         r  main_rtio_core_outputs_record36_rec_payload_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=7743, routed)        0.820     2.416    rtio_clk
    SLICE_X48Y73         FDRE                                         r  main_rtio_core_outputs_record36_rec_payload_address_reg[0]/C
                         clock pessimism             -0.133     2.283    
    SLICE_X48Y73         FDRE (Hold_fdre_C_D)         0.107     2.390    main_rtio_core_outputs_record36_rec_payload_address_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_record8_rec_payload_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_record16_rec_payload_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.097%)  route 0.227ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=7743, routed)        0.555     2.023    rtio_clk
    SLICE_X53Y81         FDRE                                         r  main_rtio_core_outputs_record8_rec_payload_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.128     2.151 r  main_rtio_core_outputs_record8_rec_payload_data_reg[21]/Q
                         net (fo=1, routed)           0.227     2.377    main_rtio_core_outputs_record8_rec_payload_data_reg_n_0_[21]
    SLICE_X49Y80         FDRE                                         r  main_rtio_core_outputs_record16_rec_payload_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=7743, routed)        0.825     2.421    rtio_clk
    SLICE_X49Y80         FDRE                                         r  main_rtio_core_outputs_record16_rec_payload_data_reg[21]/C
                         clock pessimism             -0.133     2.288    
    SLICE_X49Y80         FDRE (Hold_fdre_C_D)         0.012     2.300    main_rtio_core_outputs_record16_rec_payload_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_record1_payload_channel3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_collision_channel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.254ns (54.309%)  route 0.214ns (45.691%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=7743, routed)        0.574     2.042    rtio_clk
    SLICE_X14Y99         FDRE                                         r  main_rtio_core_outputs_record1_payload_channel3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     2.206 r  main_rtio_core_outputs_record1_payload_channel3_reg[4]/Q
                         net (fo=65, routed)          0.117     2.323    memadr_33__0[4]
    SLICE_X13Y100        LUT5 (Prop_lut5_I1_O)        0.045     2.368 r  main_rtio_core_outputs_collision_channel[4]_i_3/O
                         net (fo=1, routed)           0.096     2.465    main_rtio_core_outputs_collision_channel[4]_i_3_n_0
    SLICE_X14Y100        LUT5 (Prop_lut5_I2_O)        0.045     2.510 r  main_rtio_core_outputs_collision_channel[4]_i_1/O
                         net (fo=1, routed)           0.000     2.510    main_rtio_core_outputs_collision_channel[4]_i_1_n_0
    SLICE_X14Y100        FDRE                                         r  main_rtio_core_outputs_collision_channel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=7743, routed)        0.843     2.439    rtio_clk
    SLICE_X14Y100        FDRE                                         r  main_rtio_core_outputs_collision_channel_reg[4]/C
                         clock pessimism             -0.128     2.311    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.121     2.432    main_rtio_core_outputs_collision_channel_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_record44_rec_payload_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_record4_payload_data3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.025%)  route 0.237ns (64.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=7743, routed)        0.550     2.018    rtio_clk
    SLICE_X52Y73         FDRE                                         r  main_rtio_core_outputs_record44_rec_payload_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.128     2.146 r  main_rtio_core_outputs_record44_rec_payload_data_reg[6]/Q
                         net (fo=1, routed)           0.237     2.383    main_rtio_core_outputs_record44_rec_payload_data_reg_n_0_[6]
    SLICE_X47Y74         FDRE                                         r  main_rtio_core_outputs_record4_payload_data3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=7743, routed)        0.819     2.415    rtio_clk
    SLICE_X47Y74         FDRE                                         r  main_rtio_core_outputs_record4_payload_data3_reg[6]/C
                         clock pessimism             -0.133     2.282    
    SLICE_X47Y74         FDRE (Hold_fdre_C_D)         0.017     2.299    main_rtio_core_outputs_record4_payload_data3_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_asyncfifobuffered2_dout_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_gates_record2_payload_data1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.051%)  route 0.237ns (64.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=7743, routed)        0.562     2.030    rtio_clk
    SLICE_X57Y101        FDRE                                         r  main_rtio_core_outputs_asyncfifobuffered2_dout_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.128     2.158 r  main_rtio_core_outputs_asyncfifobuffered2_dout_reg[93]/Q
                         net (fo=1, routed)           0.237     2.395    main_rtio_core_outputs_gates_record2_payload_data0[5]
    SLICE_X54Y97         FDRE                                         r  main_rtio_core_outputs_gates_record2_payload_data1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=7743, routed)        0.833     2.429    rtio_clk
    SLICE_X54Y97         FDRE                                         r  main_rtio_core_outputs_gates_record2_payload_data1_reg[5]/C
                         clock pessimism             -0.128     2.301    
    SLICE_X54Y97         FDRE (Hold_fdre_C_D)         0.006     2.307    main_rtio_core_outputs_gates_record2_payload_data1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_record28_rec_payload_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_record34_rec_payload_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.081%)  route 0.235ns (52.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=7743, routed)        0.552     2.020    rtio_clk
    SLICE_X54Y71         FDRE                                         r  main_rtio_core_outputs_record28_rec_payload_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.164     2.184 r  main_rtio_core_outputs_record28_rec_payload_address_reg[0]/Q
                         net (fo=3, routed)           0.235     2.419    main_rtio_core_outputs_record28_rec_payload_address[0]
    SLICE_X48Y73         LUT5 (Prop_lut5_I4_O)        0.045     2.464 r  main_rtio_core_outputs_record34_rec_payload_address[0]_i_1/O
                         net (fo=1, routed)           0.000     2.464    main_rtio_core_outputs_record34_rec_payload_address[0]_i_1_n_0
    SLICE_X48Y73         FDRE                                         r  main_rtio_core_outputs_record34_rec_payload_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=7743, routed)        0.820     2.416    rtio_clk
    SLICE_X48Y73         FDRE                                         r  main_rtio_core_outputs_record34_rec_payload_address_reg[0]/C
                         clock pessimism             -0.133     2.283    
    SLICE_X48Y73         FDRE (Hold_fdre_C_D)         0.091     2.374    main_rtio_core_outputs_record34_rec_payload_address_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_record18_rec_payload_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_record30_rec_payload_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.230ns (49.717%)  route 0.233ns (50.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=7743, routed)        0.553     2.021    rtio_clk
    SLICE_X53Y79         FDRE                                         r  main_rtio_core_outputs_record18_rec_payload_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.128     2.149 r  main_rtio_core_outputs_record18_rec_payload_data_reg[20]/Q
                         net (fo=2, routed)           0.233     2.381    main_rtio_core_outputs_record18_rec_payload_data_reg_n_0_[20]
    SLICE_X51Y78         LUT5 (Prop_lut5_I4_O)        0.102     2.483 r  main_rtio_core_outputs_record30_rec_payload_data[20]_i_1/O
                         net (fo=1, routed)           0.000     2.483    main_rtio_core_outputs_record30_rec_payload_data[20]
    SLICE_X51Y78         FDRE                                         r  main_rtio_core_outputs_record30_rec_payload_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=7743, routed)        0.821     2.417    rtio_clk
    SLICE_X51Y78         FDRE                                         r  main_rtio_core_outputs_record30_rec_payload_data_reg[20]/C
                         clock pessimism             -0.133     2.284    
    SLICE_X51Y78         FDRE (Hold_fdre_C_D)         0.107     2.391    main_rtio_core_outputs_record30_rec_payload_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 main_output_8x9_fine_ts_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_output_8x9_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.849%)  route 0.269ns (59.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=7743, routed)        0.602     2.070    rtio_clk
    SLICE_X1Y95          FDRE                                         r  main_output_8x9_fine_ts_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     2.211 r  main_output_8x9_fine_ts_reg[1]/Q
                         net (fo=6, routed)           0.269     2.480    main_output_8x9_fine_ts[1]
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.045     2.525 r  main_output_8x9_o[1]_i_1/O
                         net (fo=1, routed)           0.000     2.525    main_output_8x9_o[1]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  main_output_8x9_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=7743, routed)        0.872     2.469    rtio_clk
    SLICE_X0Y103         FDRE                                         r  main_output_8x9_o_reg[1]/C
                         clock pessimism             -0.128     2.341    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.091     2.432    main_output_8x9_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_rtio_crg_rtio_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y14    storage_14_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y15    storage_14_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y9     storage_15_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y7     storage_16_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y10    storage_17_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y10    storage_18_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y9     storage_19_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y8     storage_20_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y11    storage_21_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y10    storage_22_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  PLLE2_ADV/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X42Y66    storage_24_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X42Y66    storage_24_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X42Y66    storage_24_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X42Y66    storage_24_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X42Y66    storage_24_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X42Y66    storage_24_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X42Y66    storage_24_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X42Y66    storage_24_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y71    storage_25_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y71    storage_25_reg_0_3_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X34Y66    storage_24_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X34Y66    storage_24_reg_0_3_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X34Y66    storage_24_reg_0_3_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X34Y66    storage_24_reg_0_3_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X34Y66    storage_24_reg_0_3_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X34Y66    storage_24_reg_0_3_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X34Y66    storage_24_reg_0_3_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X34Y66    storage_24_reg_0_3_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X34Y67    storage_24_reg_0_3_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X34Y67    storage_24_reg_0_3_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_rtio_crg_rtiox4_clk
  To Clock:  main_rtio_crg_rtiox4_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_rtio_crg_rtiox4_clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.000       0.408      BUFGCTRL_X0Y4   BUFG_9/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.000       0.529      ILOGIC_X1Y72    ISERDESE2_16/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.000       0.529      ILOGIC_X1Y72    ISERDESE2_16/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.000       0.529      ILOGIC_X1Y62    ISERDESE2_17/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.000       0.529      ILOGIC_X1Y62    ISERDESE2_17/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.000       0.529      ILOGIC_X1Y88    ISERDESE2_18/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.000       0.529      ILOGIC_X1Y88    ISERDESE2_18/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.000       0.529      ILOGIC_X1Y58    ISERDESE2_19/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.000       0.529      ILOGIC_X1Y58    ISERDESE2_19/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.000       0.529      ILOGIC_X1Y84    ISERDESE2_20/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.000       158.000    PLLE2_ADV_X0Y1  PLLE2_ADV/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 main_genericstandalone_kernel_cpu_storage_full_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_dma_rawslicer_buf_reg[182]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 0.379ns (4.561%)  route 7.931ns (95.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 10.236 - 8.828 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       1.343     1.343    sys_clk
    SLICE_X61Y127        FDSE                                         r  main_genericstandalone_kernel_cpu_storage_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y127        FDSE (Prop_fdse_C_Q)         0.379     1.722 r  main_genericstandalone_kernel_cpu_storage_full_reg/Q
                         net (fo=1513, routed)        7.931     9.654    main_genericstandalone_kernel_cpu_storage
    SLICE_X42Y190        FDRE                                         r  main_dma_rawslicer_buf_reg[182]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=11350, routed)       1.408    10.236    sys_clk
    SLICE_X42Y190        FDRE                                         r  main_dma_rawslicer_buf_reg[182]/C
                         clock pessimism              0.007    10.243    
                         clock uncertainty           -0.056    10.187    
    SLICE_X42Y190        FDRE (Setup_fdre_C_R)       -0.423     9.764    main_dma_rawslicer_buf_reg[182]
  -------------------------------------------------------------------
                         required time                          9.764    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 main_genericstandalone_kernel_cpu_storage_full_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_dma_rawslicer_buf_reg[183]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 0.379ns (4.561%)  route 7.931ns (95.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 10.236 - 8.828 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       1.343     1.343    sys_clk
    SLICE_X61Y127        FDSE                                         r  main_genericstandalone_kernel_cpu_storage_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y127        FDSE (Prop_fdse_C_Q)         0.379     1.722 r  main_genericstandalone_kernel_cpu_storage_full_reg/Q
                         net (fo=1513, routed)        7.931     9.654    main_genericstandalone_kernel_cpu_storage
    SLICE_X42Y190        FDRE                                         r  main_dma_rawslicer_buf_reg[183]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=11350, routed)       1.408    10.236    sys_clk
    SLICE_X42Y190        FDRE                                         r  main_dma_rawslicer_buf_reg[183]/C
                         clock pessimism              0.007    10.243    
                         clock uncertainty           -0.056    10.187    
    SLICE_X42Y190        FDRE (Setup_fdre_C_R)       -0.423     9.764    main_dma_rawslicer_buf_reg[183]
  -------------------------------------------------------------------
                         required time                          9.764    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 main_genericstandalone_kernel_cpu_storage_full_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_dma_rawslicer_buf_reg[511]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 0.379ns (4.521%)  route 8.003ns (95.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.412ns = ( 10.240 - 8.828 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       1.343     1.343    sys_clk
    SLICE_X61Y127        FDSE                                         r  main_genericstandalone_kernel_cpu_storage_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y127        FDSE (Prop_fdse_C_Q)         0.379     1.722 r  main_genericstandalone_kernel_cpu_storage_full_reg/Q
                         net (fo=1513, routed)        8.003     9.726    main_genericstandalone_kernel_cpu_storage
    SLICE_X37Y195        FDRE                                         r  main_dma_rawslicer_buf_reg[511]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=11350, routed)       1.412    10.240    sys_clk
    SLICE_X37Y195        FDRE                                         r  main_dma_rawslicer_buf_reg[511]/C
                         clock pessimism              0.007    10.247    
                         clock uncertainty           -0.056    10.191    
    SLICE_X37Y195        FDRE (Setup_fdre_C_R)       -0.352     9.839    main_dma_rawslicer_buf_reg[511]
  -------------------------------------------------------------------
                         required time                          9.839    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 main_genericstandalone_kernel_cpu_storage_full_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_dma_rawslicer_buf_reg[487]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.383ns  (logic 0.379ns (4.521%)  route 8.004ns (95.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 10.245 - 8.828 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       1.343     1.343    sys_clk
    SLICE_X61Y127        FDSE                                         r  main_genericstandalone_kernel_cpu_storage_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y127        FDSE (Prop_fdse_C_Q)         0.379     1.722 r  main_genericstandalone_kernel_cpu_storage_full_reg/Q
                         net (fo=1513, routed)        8.004     9.726    main_genericstandalone_kernel_cpu_storage
    SLICE_X27Y193        FDRE                                         r  main_dma_rawslicer_buf_reg[487]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=11350, routed)       1.417    10.245    sys_clk
    SLICE_X27Y193        FDRE                                         r  main_dma_rawslicer_buf_reg[487]/C
                         clock pessimism              0.007    10.252    
                         clock uncertainty           -0.056    10.196    
    SLICE_X27Y193        FDRE (Setup_fdre_C_R)       -0.352     9.844    main_dma_rawslicer_buf_reg[487]
  -------------------------------------------------------------------
                         required time                          9.844    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 main_genericstandalone_kernel_cpu_storage_full_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_dma_rawslicer_buf_reg[350]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 0.379ns (4.536%)  route 7.977ns (95.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.409ns = ( 10.237 - 8.828 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       1.343     1.343    sys_clk
    SLICE_X61Y127        FDSE                                         r  main_genericstandalone_kernel_cpu_storage_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y127        FDSE (Prop_fdse_C_Q)         0.379     1.722 r  main_genericstandalone_kernel_cpu_storage_full_reg/Q
                         net (fo=1513, routed)        7.977     9.700    main_genericstandalone_kernel_cpu_storage
    SLICE_X43Y196        FDRE                                         r  main_dma_rawslicer_buf_reg[350]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=11350, routed)       1.409    10.237    sys_clk
    SLICE_X43Y196        FDRE                                         r  main_dma_rawslicer_buf_reg[350]/C
                         clock pessimism              0.007    10.244    
                         clock uncertainty           -0.056    10.188    
    SLICE_X43Y196        FDRE (Setup_fdre_C_R)       -0.352     9.836    main_dma_rawslicer_buf_reg[350]
  -------------------------------------------------------------------
                         required time                          9.836    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 main_genericstandalone_kernel_cpu_storage_full_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_dma_rawslicer_buf_reg[351]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 0.379ns (4.536%)  route 7.977ns (95.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.409ns = ( 10.237 - 8.828 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       1.343     1.343    sys_clk
    SLICE_X61Y127        FDSE                                         r  main_genericstandalone_kernel_cpu_storage_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y127        FDSE (Prop_fdse_C_Q)         0.379     1.722 r  main_genericstandalone_kernel_cpu_storage_full_reg/Q
                         net (fo=1513, routed)        7.977     9.700    main_genericstandalone_kernel_cpu_storage
    SLICE_X43Y196        FDRE                                         r  main_dma_rawslicer_buf_reg[351]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=11350, routed)       1.409    10.237    sys_clk
    SLICE_X43Y196        FDRE                                         r  main_dma_rawslicer_buf_reg[351]/C
                         clock pessimism              0.007    10.244    
                         clock uncertainty           -0.056    10.188    
    SLICE_X43Y196        FDRE (Setup_fdre_C_R)       -0.352     9.836    main_dma_rawslicer_buf_reg[351]
  -------------------------------------------------------------------
                         required time                          9.836    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 main_genericstandalone_kernel_cpu_storage_full_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_dma_dma_source_payload_data_reg[109]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.343ns  (logic 0.379ns (4.543%)  route 7.964ns (95.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns = ( 10.226 - 8.828 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       1.343     1.343    sys_clk
    SLICE_X61Y127        FDSE                                         r  main_genericstandalone_kernel_cpu_storage_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y127        FDSE (Prop_fdse_C_Q)         0.379     1.722 r  main_genericstandalone_kernel_cpu_storage_full_reg/Q
                         net (fo=1513, routed)        7.964     9.686    main_genericstandalone_kernel_cpu_storage
    SLICE_X55Y159        FDRE                                         r  main_dma_dma_source_payload_data_reg[109]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=11350, routed)       1.398    10.226    sys_clk
    SLICE_X55Y159        FDRE                                         r  main_dma_dma_source_payload_data_reg[109]/C
                         clock pessimism              0.007    10.233    
                         clock uncertainty           -0.056    10.177    
    SLICE_X55Y159        FDRE (Setup_fdre_C_R)       -0.352     9.825    main_dma_dma_source_payload_data_reg[109]
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 main_genericstandalone_kernel_cpu_storage_full_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_dma_dma_source_payload_data_reg[110]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.343ns  (logic 0.379ns (4.543%)  route 7.964ns (95.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns = ( 10.226 - 8.828 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       1.343     1.343    sys_clk
    SLICE_X61Y127        FDSE                                         r  main_genericstandalone_kernel_cpu_storage_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y127        FDSE (Prop_fdse_C_Q)         0.379     1.722 r  main_genericstandalone_kernel_cpu_storage_full_reg/Q
                         net (fo=1513, routed)        7.964     9.686    main_genericstandalone_kernel_cpu_storage
    SLICE_X55Y159        FDRE                                         r  main_dma_dma_source_payload_data_reg[110]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=11350, routed)       1.398    10.226    sys_clk
    SLICE_X55Y159        FDRE                                         r  main_dma_dma_source_payload_data_reg[110]/C
                         clock pessimism              0.007    10.233    
                         clock uncertainty           -0.056    10.177    
    SLICE_X55Y159        FDRE (Setup_fdre_C_R)       -0.352     9.825    main_dma_dma_source_payload_data_reg[110]
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.569ns  (logic 2.395ns (27.949%)  route 6.174ns (72.051%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5 RAMD64E=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 10.060 - 8.828 ) 
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       1.424     1.424    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/sys_clk
    SLICE_X77Y118        FDRE                                         r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDRE (Prop_fdre_C_Q)         0.379     1.803 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[26]/Q
                         net (fo=3, routed)           0.972     2.775    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[31]_0[26]
    SLICE_X68Y121        LUT2 (Prop_lut2_I0_O)        0.127     2.902 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_1_i_22__0/O
                         net (fo=6, routed)           0.733     3.635    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/din[54]
    SLICE_X65Y122        LUT6 (Prop_lut6_I0_O)        0.268     3.903 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/check_way_match[0]_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     3.903    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/S[0]
    SLICE_X65Y122        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     4.349 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry__0/CO[2]
                         net (fo=4, routed)           0.497     4.846    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/tag_save_lru_reg[0]_0[0]
    SLICE_X64Y117        LUT5 (Prop_lut5_I2_O)        0.261     5.107 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_5__0/O
                         net (fo=2, routed)           0.345     5.451    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram_n_10
    SLICE_X68Y117        LUT6 (Prop_lut6_I3_O)        0.105     5.556 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/atomic_gen.atomic_flag_set_i_2__0/O
                         net (fo=7, routed)           0.163     5.720    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X68Y117        LUT6 (Prop_lut6_I2_O)        0.105     5.825 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_2__0/O
                         net (fo=1, routed)           0.361     6.186    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_2__0_n_0
    SLICE_X68Y116        LUT6 (Prop_lut6_I0_O)        0.105     6.291 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1__0/O
                         net (fo=98, routed)          0.409     6.700    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X68Y116        LUT3 (Prop_lut3_I2_O)        0.105     6.805 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_22__0/O
                         net (fo=11, routed)          0.735     7.539    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_0
    SLICE_X70Y116        LUT3 (Prop_lut3_I1_O)        0.106     7.645 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_0_63_0_2_i_6__0/O
                         net (fo=82, routed)          1.127     8.773    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/ADDRC4
    SLICE_X60Y123        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.283     9.056 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/RAMC/O
                         net (fo=1, routed)           0.833     9.888    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17_n_2
    SLICE_X60Y125        LUT6 (Prop_lut6_I0_O)        0.105     9.993 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.993    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[17]
    SLICE_X60Y125        FDRE                                         r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=11350, routed)       1.232    10.060    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/sys_clk
    SLICE_X60Y125        FDRE                                         r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[17]/C
                         clock pessimism              0.066    10.126    
                         clock uncertainty           -0.056    10.070    
    SLICE_X60Y125        FDRE (Setup_fdre_C_D)        0.074    10.144    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 main_genericstandalone_kernel_cpu_storage_full_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_dma_rawslicer_buf_reg[390]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.264ns  (logic 0.379ns (4.586%)  route 7.885ns (95.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.412ns = ( 10.240 - 8.828 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       1.343     1.343    sys_clk
    SLICE_X61Y127        FDSE                                         r  main_genericstandalone_kernel_cpu_storage_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y127        FDSE (Prop_fdse_C_Q)         0.379     1.722 r  main_genericstandalone_kernel_cpu_storage_full_reg/Q
                         net (fo=1513, routed)        7.885     9.608    main_genericstandalone_kernel_cpu_storage
    SLICE_X34Y194        FDRE                                         r  main_dma_rawslicer_buf_reg[390]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=11350, routed)       1.412    10.240    sys_clk
    SLICE_X34Y194        FDRE                                         r  main_dma_rawslicer_buf_reg[390]/C
                         clock pessimism              0.007    10.247    
                         clock uncertainty           -0.056    10.191    
    SLICE_X34Y194        FDRE (Setup_fdre_C_R)       -0.423     9.768    main_dma_rawslicer_buf_reg[390]
  -------------------------------------------------------------------
                         required time                          9.768    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  0.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 main_genericstandalone_reader_slot_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_6_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.564%)  route 0.077ns (35.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       0.555     0.555    sys_clk
    SLICE_X51Y117        FDRE                                         r  main_genericstandalone_reader_slot_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.141     0.696 r  main_genericstandalone_reader_slot_storage_full_reg[0]/Q
                         net (fo=3, routed)           0.077     0.773    storage_6_reg_0_3_0_5/DIA0
    SLICE_X50Y117        RAMD32                                       r  storage_6_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       0.822     0.822    storage_6_reg_0_3_0_5/WCLK
    SLICE_X50Y117        RAMD32                                       r  storage_6_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.255     0.568    
    SLICE_X50Y117        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.715    storage_6_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.503%)  route 0.216ns (60.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       0.563     0.563    sys_clk
    SLICE_X37Y137        FDRE                                         r  main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.216     0.920    storage_1_reg_0_15_6_7/ADDRD2
    SLICE_X38Y136        RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       0.831     0.831    storage_1_reg_0_15_6_7/WCLK
    SLICE_X38Y136        RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.597    
    SLICE_X38Y136        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.851    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.503%)  route 0.216ns (60.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       0.563     0.563    sys_clk
    SLICE_X37Y137        FDRE                                         r  main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.216     0.920    storage_1_reg_0_15_6_7/ADDRD2
    SLICE_X38Y136        RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       0.831     0.831    storage_1_reg_0_15_6_7/WCLK
    SLICE_X38Y136        RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.234     0.597    
    SLICE_X38Y136        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.851    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.503%)  route 0.216ns (60.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       0.563     0.563    sys_clk
    SLICE_X37Y137        FDRE                                         r  main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.216     0.920    storage_1_reg_0_15_6_7/ADDRD2
    SLICE_X38Y136        RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       0.831     0.831    storage_1_reg_0_15_6_7/WCLK
    SLICE_X38Y136        RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.234     0.597    
    SLICE_X38Y136        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.851    storage_1_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.503%)  route 0.216ns (60.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       0.563     0.563    sys_clk
    SLICE_X37Y137        FDRE                                         r  main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.216     0.920    storage_1_reg_0_15_6_7/ADDRD2
    SLICE_X38Y136        RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       0.831     0.831    storage_1_reg_0_15_6_7/WCLK
    SLICE_X38Y136        RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.234     0.597    
    SLICE_X38Y136        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.851    storage_1_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.503%)  route 0.216ns (60.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       0.563     0.563    sys_clk
    SLICE_X37Y137        FDRE                                         r  main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.216     0.920    storage_1_reg_0_15_6_7/ADDRD2
    SLICE_X38Y136        RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       0.831     0.831    storage_1_reg_0_15_6_7/WCLK
    SLICE_X38Y136        RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.234     0.597    
    SLICE_X38Y136        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.851    storage_1_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.503%)  route 0.216ns (60.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       0.563     0.563    sys_clk
    SLICE_X37Y137        FDRE                                         r  main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.216     0.920    storage_1_reg_0_15_6_7/ADDRD2
    SLICE_X38Y136        RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       0.831     0.831    storage_1_reg_0_15_6_7/WCLK
    SLICE_X38Y136        RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.234     0.597    
    SLICE_X38Y136        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.851    storage_1_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.503%)  route 0.216ns (60.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       0.563     0.563    sys_clk
    SLICE_X37Y137        FDRE                                         r  main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.216     0.920    storage_1_reg_0_15_6_7/ADDRD2
    SLICE_X38Y136        RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       0.831     0.831    storage_1_reg_0_15_6_7/WCLK
    SLICE_X38Y136        RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.234     0.597    
    SLICE_X38Y136        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     0.851    storage_1_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.503%)  route 0.216ns (60.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       0.563     0.563    sys_clk
    SLICE_X37Y137        FDRE                                         r  main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.216     0.920    storage_1_reg_0_15_6_7/ADDRD2
    SLICE_X38Y136        RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       0.831     0.831    storage_1_reg_0_15_6_7/WCLK
    SLICE_X38Y136        RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.234     0.597    
    SLICE_X38Y136        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     0.851    storage_1_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.841%)  route 0.288ns (67.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       0.562     0.562    sys_clk
    SLICE_X37Y136        FDRE                                         r  main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  main_genericstandalone_genericstandalone_genericstandalone_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.288     0.991    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X38Y137        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11350, routed)       0.832     0.832    storage_1_reg_0_15_0_5/WCLK
    SLICE_X38Y137        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.598    
    SLICE_X38Y137        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.908    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.414 }
Period(ns):         8.828
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714         8.828       3.114      GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/DRPCLK
Min Period        n/a     DSP48E1/CLK           n/a            3.272         8.828       5.556      DSP48_X1Y56         mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     DSP48E1/CLK           n/a            3.272         8.828       5.556      DSP48_X1Y59         mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg/CLK
Min Period        n/a     DSP48E1/CLK           n/a            3.272         8.828       5.556      DSP48_X2Y44         mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg/CLK
Min Period        n/a     DSP48E1/CLK           n/a            3.272         8.828       5.556      DSP48_X2Y42         mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.472         8.828       6.356      RAMB36_X3Y25        storage_36_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.472         8.828       6.356      RAMB36_X3Y25        storage_36_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.472         8.828       6.356      RAMB36_X0Y24        storage_36_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.472         8.828       6.356      RAMB36_X0Y24        storage_36_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            2.472         8.828       6.356      RAMB18_X2Y46        mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X50Y118       storage_6_reg_0_3_12_12/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X50Y118       storage_6_reg_0_3_12_12/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X50Y118       storage_6_reg_0_3_12_12/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X50Y118       storage_6_reg_0_3_12_12/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X50Y118       storage_6_reg_0_3_12_12/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X50Y118       storage_6_reg_0_3_12_12/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            1.130         4.414       3.284      SLICE_X50Y118       storage_6_reg_0_3_12_12/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            1.130         4.414       3.284      SLICE_X50Y118       storage_6_reg_0_3_12_12/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X42Y82        storage_7_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X42Y82        storage_7_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X46Y92        storage_7_reg_0_63_33_35/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X46Y92        storage_7_reg_0_63_33_35/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X46Y92        storage_7_reg_0_63_33_35/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X46Y92        storage_7_reg_0_63_33_35/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X50Y99        storage_7_reg_0_63_78_80/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X50Y99        storage_7_reg_0_63_78_80/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X50Y99        storage_7_reg_0_63_78_80/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X50Y99        storage_7_reg_0_63_78_80/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X46Y91        storage_7_reg_0_63_84_86/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X46Y91        storage_7_reg_0_63_84_86/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_genericstandalone_genericstandalone_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        4.576ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.576ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y126        FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.065     0.065    builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X88Y126        FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    F10                                               0.000     2.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     2.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     2.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     2.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     3.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     4.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     4.208 r  BUFG_3/O
                         net (fo=8, routed)           0.591     4.799    clk200_clk
    SLICE_X88Y126        FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     4.799    
                         clock uncertainty           -0.122     4.677    
    SLICE_X88Y126        FDPE (Setup_fdpe_C_D)       -0.035     4.642    FDPE_3
  -------------------------------------------------------------------
                         required time                          4.642    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  4.576    





---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_rx_unbuf
  To Clock:  main_genericstandalone_clk_rx_half_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        5.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 main_genericstandalone_phase_half_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_phase_half_rereg_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_rx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_half_unbuf rise@16.000ns - main_genericstandalone_clk_rx_unbuf rise@8.000ns)
  Data Path Delay:        1.789ns  (logic 0.433ns (24.206%)  route 1.356ns (75.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 21.949 - 16.000 ) 
    Source Clock Delay      (SCD):    6.330ns = ( 14.330 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     9.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     9.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552    10.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714    12.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    12.761 r  BUFG_7/O
                         net (fo=218, routed)         1.568    14.330    eth_rx_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_phase_half_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDRE (Prop_fdre_C_Q)         0.433    14.762 r  main_genericstandalone_phase_half_reg/Q
                         net (fo=12, routed)          1.356    16.118    main_genericstandalone_phase_half
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199    17.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    18.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.790 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.633    20.423    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    20.500 r  BUFG_6/O
                         net (fo=3, routed)           1.449    21.949    eth_rx_half_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
                         clock pessimism              0.177    22.126    
                         clock uncertainty           -0.177    21.949    
    SLICE_X81Y160        FDRE (Setup_fdre_C_D)       -0.047    21.902    main_genericstandalone_phase_half_rereg_reg
  -------------------------------------------------------------------
                         required time                         21.902    
                         arrival time                         -16.118    
  -------------------------------------------------------------------
                         slack                                  5.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_phase_half_rereg_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_rx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_half_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.164ns (19.413%)  route 0.681ns (80.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.666     2.534    eth_rx_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_phase_half_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_reg/Q
                         net (fo=12, routed)          0.681     3.378    main_genericstandalone_phase_half
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_6/O
                         net (fo=3, routed)           0.941     3.180    eth_rx_half_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
                         clock pessimism             -0.316     2.864    
                         clock uncertainty            0.177     3.041    
    SLICE_X81Y160        FDRE (Hold_fdre_C_D)         0.070     3.111    main_genericstandalone_phase_half_rereg_reg
  -------------------------------------------------------------------
                         required time                         -3.111    
                         arrival time                           3.378    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_genericstandalone_clk_rx_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        4.265ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y143        FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.065     0.065    builder_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X75Y143        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     2.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     2.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.520 r  BUFG_5/O
                         net (fo=1, routed)           0.624     3.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     3.842    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     3.868 r  BUFG_7/O
                         net (fo=218, routed)         0.593     4.460    eth_rx_clk
    SLICE_X75Y143        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     4.460    
                         clock uncertainty           -0.125     4.335    
    SLICE_X75Y143        FDPE (Setup_fdpe_C_D)       -0.005     4.330    FDPE_7
  -------------------------------------------------------------------
                         required time                          4.330    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  4.265    





---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_rx_half_unbuf
  To Clock:  main_genericstandalone_clk_rx_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        5.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 1.061ns (53.072%)  route 0.938ns (46.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXCHARISK[0])
                                                      0.956     7.507 r  GTPE2_CHANNEL/RXCHARISK[0]
                         net (fo=1, routed)           0.938     8.446    GTPE2_CHANNEL_n_151
    SLICE_X81Y158        LUT4 (Prop_lut4_I3_O)        0.105     8.551 r  main_genericstandalone_rx_data1[8]_i_1/O
                         net (fo=1, routed)           0.000     8.551    main_genericstandalone_rx_data1[8]_i_1_n_0
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[8]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X81Y158        FDRE (Setup_fdre_C_D)        0.033    13.983    main_genericstandalone_rx_data1_reg[8]
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 1.110ns (54.602%)  route 0.923ns (45.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDISPERR[0])
                                                      0.992     7.543 r  GTPE2_CHANNEL/RXDISPERR[0]
                         net (fo=1, routed)           0.923     8.466    GTPE2_CHANNEL_n_159
    SLICE_X80Y158        LUT4 (Prop_lut4_I3_O)        0.118     8.584 r  main_genericstandalone_rx_data1[9]_i_1/O
                         net (fo=1, routed)           0.000     8.584    main_genericstandalone_rx_data1[9]_i_1_n_0
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[9]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X80Y158        FDRE (Setup_fdre_C_D)        0.106    14.056    main_genericstandalone_rx_data1_reg[9]
  -------------------------------------------------------------------
                         required time                         14.056    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 1.060ns (53.638%)  route 0.916ns (46.362%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[11])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[11]
                         net (fo=1, routed)           0.916     8.423    GTPE2_CHANNEL_n_132
    SLICE_X80Y159        LUT4 (Prop_lut4_I0_O)        0.105     8.528 r  main_genericstandalone_rx_data1[3]_i_1/O
                         net (fo=1, routed)           0.000     8.528    main_genericstandalone_rx_data1[3]_i_1_n_0
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[3]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X80Y159        FDRE (Setup_fdre_C_D)        0.074    14.024    main_genericstandalone_rx_data1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 1.060ns (53.974%)  route 0.904ns (46.026%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[14])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[14]
                         net (fo=1, routed)           0.904     8.410    GTPE2_CHANNEL_n_129
    SLICE_X80Y158        LUT4 (Prop_lut4_I0_O)        0.105     8.515 r  main_genericstandalone_rx_data1[6]_i_1/O
                         net (fo=1, routed)           0.000     8.515    main_genericstandalone_rx_data1[6]_i_1_n_0
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[6]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X80Y158        FDRE (Setup_fdre_C_D)        0.076    14.026    main_genericstandalone_rx_data1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.026    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 1.060ns (56.450%)  route 0.818ns (43.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[2])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[2]
                         net (fo=1, routed)           0.818     8.324    GTPE2_CHANNEL_n_141
    SLICE_X81Y158        LUT4 (Prop_lut4_I3_O)        0.105     8.429 r  main_genericstandalone_rx_data1[2]_i_1/O
                         net (fo=1, routed)           0.000     8.429    main_genericstandalone_rx_data1[2]_i_1_n_0
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[2]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X81Y158        FDRE (Setup_fdre_C_D)        0.030    13.980    main_genericstandalone_rx_data1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.980    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 1.060ns (56.795%)  route 0.806ns (43.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[7])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[7]
                         net (fo=1, routed)           0.806     8.313    GTPE2_CHANNEL_n_136
    SLICE_X81Y158        LUT4 (Prop_lut4_I3_O)        0.105     8.418 r  main_genericstandalone_rx_data1[7]_i_1/O
                         net (fo=1, routed)           0.000     8.418    main_genericstandalone_rx_data1[7]_i_1_n_0
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[7]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X81Y158        FDRE (Setup_fdre_C_D)        0.032    13.982    main_genericstandalone_rx_data1_reg[7]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.484ns (23.365%)  route 1.587ns (76.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.567     6.328    eth_rx_half_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y160        FDRE (Prop_fdre_C_Q)         0.379     6.707 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          1.587     8.295    main_genericstandalone_phase_half_rereg
    SLICE_X81Y158        LUT4 (Prop_lut4_I1_O)        0.105     8.400 r  main_genericstandalone_rx_data1[5]_i_1/O
                         net (fo=1, routed)           0.000     8.400    main_genericstandalone_rx_data1[5]_i_1_n_0
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[5]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X81Y158        FDRE (Setup_fdre_C_D)        0.032    13.982    main_genericstandalone_rx_data1_reg[5]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 1.060ns (56.774%)  route 0.807ns (43.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[4])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[4]
                         net (fo=1, routed)           0.807     8.313    GTPE2_CHANNEL_n_139
    SLICE_X80Y159        LUT4 (Prop_lut4_I3_O)        0.105     8.418 r  main_genericstandalone_rx_data1[4]_i_1/O
                         net (fo=1, routed)           0.000     8.418    main_genericstandalone_rx_data1[4]_i_1_n_0
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[4]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X80Y159        FDRE (Setup_fdre_C_D)        0.074    14.024    main_genericstandalone_rx_data1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 1.060ns (57.674%)  route 0.778ns (42.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[9])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[9]
                         net (fo=1, routed)           0.778     8.284    GTPE2_CHANNEL_n_134
    SLICE_X80Y159        LUT4 (Prop_lut4_I0_O)        0.105     8.389 r  main_genericstandalone_rx_data1[1]_i_1/O
                         net (fo=1, routed)           0.000     8.389    main_genericstandalone_rx_data1[1]_i_1_n_0
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[1]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X80Y159        FDRE (Setup_fdre_C_D)        0.076    14.026    main_genericstandalone_rx_data1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.026    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.484ns (25.121%)  route 1.443ns (74.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.567     6.328    eth_rx_half_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y160        FDRE (Prop_fdre_C_Q)         0.379     6.707 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          1.443     8.150    main_genericstandalone_phase_half_rereg
    SLICE_X80Y159        LUT4 (Prop_lut4_I1_O)        0.105     8.255 r  main_genericstandalone_rx_data1[0]_i_1/O
                         net (fo=1, routed)           0.000     8.255    main_genericstandalone_rx_data1[0]_i_1_n_0
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[0]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X80Y159        FDRE (Setup_fdre_C_D)        0.072    14.022    main_genericstandalone_rx_data1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.022    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                  5.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.067%)  route 0.587ns (75.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.665     2.533    eth_rx_half_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y160        FDRE (Prop_fdre_C_Q)         0.141     2.674 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.587     3.260    main_genericstandalone_phase_half_rereg
    SLICE_X80Y159        LUT4 (Prop_lut4_I1_O)        0.045     3.305 r  main_genericstandalone_rx_data1[4]_i_1/O
                         net (fo=1, routed)           0.000     3.305    main_genericstandalone_rx_data1[4]_i_1_n_0
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[4]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X80Y159        FDRE (Hold_fdre_C_D)         0.121     3.163    main_genericstandalone_rx_data1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.490%)  route 0.573ns (75.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.665     2.533    eth_rx_half_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y160        FDRE (Prop_fdre_C_Q)         0.141     2.674 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.573     3.247    main_genericstandalone_phase_half_rereg
    SLICE_X81Y158        LUT4 (Prop_lut4_I1_O)        0.045     3.292 r  main_genericstandalone_rx_data1[7]_i_1/O
                         net (fo=1, routed)           0.000     3.292    main_genericstandalone_rx_data1[7]_i_1_n_0
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[7]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X81Y158        FDRE (Hold_fdre_C_D)         0.092     3.134    main_genericstandalone_rx_data1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.139%)  route 0.618ns (76.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.665     2.533    eth_rx_half_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y160        FDRE (Prop_fdre_C_Q)         0.141     2.674 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.618     3.291    main_genericstandalone_phase_half_rereg
    SLICE_X80Y159        LUT4 (Prop_lut4_I1_O)        0.045     3.336 r  main_genericstandalone_rx_data1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.336    main_genericstandalone_rx_data1[3]_i_1_n_0
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[3]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X80Y159        FDRE (Hold_fdre_C_D)         0.121     3.163    main_genericstandalone_rx_data1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.336    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.099%)  route 0.656ns (77.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.665     2.533    eth_rx_half_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y160        FDRE (Prop_fdre_C_Q)         0.141     2.674 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.656     3.329    main_genericstandalone_phase_half_rereg
    SLICE_X80Y159        LUT4 (Prop_lut4_I1_O)        0.045     3.374 r  main_genericstandalone_rx_data1[0]_i_1/O
                         net (fo=1, routed)           0.000     3.374    main_genericstandalone_rx_data1[0]_i_1_n_0
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[0]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X80Y159        FDRE (Hold_fdre_C_D)         0.120     3.162    main_genericstandalone_rx_data1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.374    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.187ns (21.911%)  route 0.666ns (78.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.665     2.533    eth_rx_half_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y160        FDRE (Prop_fdre_C_Q)         0.141     2.674 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.666     3.340    main_genericstandalone_phase_half_rereg
    SLICE_X80Y158        LUT4 (Prop_lut4_I1_O)        0.046     3.386 r  main_genericstandalone_rx_data1[9]_i_1/O
                         net (fo=1, routed)           0.000     3.386    main_genericstandalone_rx_data1[9]_i_1_n_0
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[9]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X80Y158        FDRE (Hold_fdre_C_D)         0.131     3.173    main_genericstandalone_rx_data1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.173    
                         arrival time                           3.386    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.186ns (21.845%)  route 0.665ns (78.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.665     2.533    eth_rx_half_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y160        FDRE (Prop_fdre_C_Q)         0.141     2.674 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.665     3.339    main_genericstandalone_phase_half_rereg
    SLICE_X80Y158        LUT4 (Prop_lut4_I1_O)        0.045     3.384 r  main_genericstandalone_rx_data1[6]_i_1/O
                         net (fo=1, routed)           0.000     3.384    main_genericstandalone_rx_data1[6]_i_1_n_0
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[6]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X80Y158        FDRE (Hold_fdre_C_D)         0.121     3.163    main_genericstandalone_rx_data1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.384    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.571%)  route 0.676ns (78.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.665     2.533    eth_rx_half_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y160        FDRE (Prop_fdre_C_Q)         0.141     2.674 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.676     3.350    main_genericstandalone_phase_half_rereg
    SLICE_X80Y159        LUT4 (Prop_lut4_I1_O)        0.045     3.395 r  main_genericstandalone_rx_data1[1]_i_1/O
                         net (fo=1, routed)           0.000     3.395    main_genericstandalone_rx_data1[1]_i_1_n_0
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[1]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X80Y159        FDRE (Hold_fdre_C_D)         0.121     3.163    main_genericstandalone_rx_data1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.395    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.186ns (19.969%)  route 0.745ns (80.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.665     2.533    eth_rx_half_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y160        FDRE (Prop_fdre_C_Q)         0.141     2.674 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.745     3.419    main_genericstandalone_phase_half_rereg
    SLICE_X81Y158        LUT4 (Prop_lut4_I1_O)        0.045     3.464 r  main_genericstandalone_rx_data1[5]_i_1/O
                         net (fo=1, routed)           0.000     3.464    main_genericstandalone_rx_data1[5]_i_1_n_0
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[5]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X81Y158        FDRE (Hold_fdre_C_D)         0.092     3.134    main_genericstandalone_rx_data1_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.464    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.186ns (19.969%)  route 0.745ns (80.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.665     2.533    eth_rx_half_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y160        FDRE (Prop_fdre_C_Q)         0.141     2.674 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.745     3.419    main_genericstandalone_phase_half_rereg
    SLICE_X81Y158        LUT4 (Prop_lut4_I1_O)        0.045     3.464 r  main_genericstandalone_rx_data1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.464    main_genericstandalone_rx_data1[2]_i_1_n_0
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[2]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X81Y158        FDRE (Hold_fdre_C_D)         0.091     3.133    main_genericstandalone_rx_data1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.464    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.948%)  route 0.746ns (80.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.665     2.533    eth_rx_half_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y160        FDRE (Prop_fdre_C_Q)         0.141     2.674 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.746     3.420    main_genericstandalone_phase_half_rereg
    SLICE_X81Y158        LUT4 (Prop_lut4_I1_O)        0.045     3.465 r  main_genericstandalone_rx_data1[8]_i_1/O
                         net (fo=1, routed)           0.000     3.465    main_genericstandalone_rx_data1[8]_i_1_n_0
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[8]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X81Y158        FDRE (Hold_fdre_C_D)         0.092     3.134    main_genericstandalone_rx_data1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_tx_unbuf
  To Clock:  main_genericstandalone_clk_tx_half_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        5.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.860ns  (logic 0.379ns (20.375%)  route 1.481ns (79.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 11.414 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.696    11.414    eth_tx_clk
    SLICE_X35Y153        FDRE                                         r  main_genericstandalone_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y153        FDRE (Prop_fdre_C_Q)         0.379    11.793 r  main_genericstandalone_buf_reg[12]/Q
                         net (fo=2, routed)           1.481    13.274    main_genericstandalone_buf[12]
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[12]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X65Y155        FDRE (Setup_fdre_C_D)       -0.042    18.974    main_genericstandalone_tx_data_half_reg[12]
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -13.274    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.746ns  (logic 0.379ns (21.703%)  route 1.367ns (78.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 11.414 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.696    11.414    eth_tx_clk
    SLICE_X35Y153        FDRE                                         r  main_genericstandalone_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y153        FDRE (Prop_fdre_C_Q)         0.379    11.793 r  main_genericstandalone_buf_reg[11]/Q
                         net (fo=2, routed)           1.367    13.160    main_genericstandalone_buf[11]
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[11]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X65Y155        FDRE (Setup_fdre_C_D)       -0.059    18.957    main_genericstandalone_tx_data_half_reg[11]
  -------------------------------------------------------------------
                         required time                         18.957    
                         arrival time                         -13.160    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.766ns  (logic 0.379ns (21.461%)  route 1.387ns (78.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 11.414 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.696    11.414    eth_tx_clk
    SLICE_X35Y153        FDRE                                         r  main_genericstandalone_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y153        FDRE (Prop_fdre_C_Q)         0.379    11.793 r  main_genericstandalone_buf_reg[13]/Q
                         net (fo=2, routed)           1.387    13.180    main_genericstandalone_buf[13]
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[13]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X65Y155        FDRE (Setup_fdre_C_D)       -0.039    18.977    main_genericstandalone_tx_data_half_reg[13]
  -------------------------------------------------------------------
                         required time                         18.977    
                         arrival time                         -13.180    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.729ns  (logic 0.379ns (21.915%)  route 1.350ns (78.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.412ns = ( 11.412 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.694    11.412    eth_tx_clk
    SLICE_X41Y153        FDRE                                         r  main_genericstandalone_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDRE (Prop_fdre_C_Q)         0.379    11.791 r  main_genericstandalone_buf_reg[15]/Q
                         net (fo=2, routed)           1.350    13.141    main_genericstandalone_buf[15]
    SLICE_X63Y154        FDRE                                         r  main_genericstandalone_tx_data_half_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X63Y154        FDRE                                         r  main_genericstandalone_tx_data_half_reg[15]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X63Y154        FDRE (Setup_fdre_C_D)       -0.047    18.969    main_genericstandalone_tx_data_half_reg[15]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -13.141    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.702ns  (logic 0.379ns (22.266%)  route 1.323ns (77.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.412ns = ( 11.412 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.694    11.412    eth_tx_clk
    SLICE_X41Y153        FDRE                                         r  main_genericstandalone_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDRE (Prop_fdre_C_Q)         0.379    11.791 r  main_genericstandalone_buf_reg[14]/Q
                         net (fo=2, routed)           1.323    13.114    main_genericstandalone_buf[14]
    SLICE_X65Y154        FDRE                                         r  main_genericstandalone_tx_data_half_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X65Y154        FDRE                                         r  main_genericstandalone_tx_data_half_reg[14]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X65Y154        FDRE (Setup_fdre_C_D)       -0.047    18.969    main_genericstandalone_tx_data_half_reg[14]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.713ns  (logic 0.433ns (25.270%)  route 1.280ns (74.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.407ns = ( 11.407 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.689    11.407    eth_tx_clk
    SLICE_X50Y154        FDRE                                         r  main_genericstandalone_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y154        FDRE (Prop_fdre_C_Q)         0.433    11.840 r  main_genericstandalone_buf_reg[8]/Q
                         net (fo=1, routed)           1.280    13.120    main_genericstandalone_buf[8]
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[8]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X64Y156        FDRE (Setup_fdre_C_D)       -0.039    18.977    main_genericstandalone_tx_data_half_reg[8]
  -------------------------------------------------------------------
                         required time                         18.977    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.700ns  (logic 0.379ns (22.292%)  route 1.321ns (77.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.412ns = ( 11.412 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.694    11.412    eth_tx_clk
    SLICE_X41Y153        FDRE                                         r  main_genericstandalone_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDRE (Prop_fdre_C_Q)         0.379    11.791 r  main_genericstandalone_buf_reg[10]/Q
                         net (fo=2, routed)           1.321    13.112    main_genericstandalone_buf[10]
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[10]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X65Y155        FDRE (Setup_fdre_C_D)       -0.047    18.969    main_genericstandalone_tx_data_half_reg[10]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -13.112    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.683ns  (logic 0.379ns (22.518%)  route 1.304ns (77.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.409ns = ( 11.409 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.691    11.409    eth_tx_clk
    SLICE_X48Y155        FDRE                                         r  main_genericstandalone_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDRE (Prop_fdre_C_Q)         0.379    11.788 r  main_genericstandalone_buf_reg[2]/Q
                         net (fo=1, routed)           1.304    13.092    main_genericstandalone_buf[2]
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[2]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X64Y156        FDRE (Setup_fdre_C_D)       -0.047    18.969    main_genericstandalone_tx_data_half_reg[2]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -13.092    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.677ns  (logic 0.379ns (22.598%)  route 1.298ns (77.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.409ns = ( 11.409 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.691    11.409    eth_tx_clk
    SLICE_X48Y155        FDRE                                         r  main_genericstandalone_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDRE (Prop_fdre_C_Q)         0.379    11.788 r  main_genericstandalone_buf_reg[0]/Q
                         net (fo=1, routed)           1.298    13.086    main_genericstandalone_buf[0]
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[0]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X65Y156        FDRE (Setup_fdre_C_D)       -0.047    18.969    main_genericstandalone_tx_data_half_reg[0]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -13.086    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.664ns  (logic 0.379ns (22.772%)  route 1.285ns (77.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.409ns = ( 11.409 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.691    11.409    eth_tx_clk
    SLICE_X48Y155        FDRE                                         r  main_genericstandalone_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDRE (Prop_fdre_C_Q)         0.379    11.788 r  main_genericstandalone_buf_reg[3]/Q
                         net (fo=1, routed)           1.285    13.073    main_genericstandalone_buf[3]
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[3]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X64Y156        FDRE (Setup_fdre_C_D)       -0.059    18.957    main_genericstandalone_tx_data_half_reg[3]
  -------------------------------------------------------------------
                         required time                         18.957    
                         arrival time                         -13.073    
  -------------------------------------------------------------------
                         slack                                  5.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.141ns (20.257%)  route 0.555ns (79.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X51Y154        FDRE                                         r  main_genericstandalone_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_fdre_C_Q)         0.141     1.351 r  main_genericstandalone_buf_reg[17]/Q
                         net (fo=2, routed)           0.555     1.906    main_genericstandalone_buf[17]
    SLICE_X62Y154        FDRE                                         r  main_genericstandalone_tx_data_half_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.503     1.782    eth_tx_half_clk
    SLICE_X62Y154        FDRE                                         r  main_genericstandalone_tx_data_half_reg[17]/C
                         clock pessimism             -0.277     1.505    
                         clock uncertainty            0.177     1.682    
    SLICE_X62Y154        FDRE (Hold_fdre_C_D)         0.052     1.734    main_genericstandalone_tx_data_half_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.128ns (19.479%)  route 0.529ns (80.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.274     1.211    eth_tx_clk
    SLICE_X48Y155        FDRE                                         r  main_genericstandalone_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDRE (Prop_fdre_C_Q)         0.128     1.339 r  main_genericstandalone_buf_reg[5]/Q
                         net (fo=1, routed)           0.529     1.868    main_genericstandalone_buf[5]
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[5]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X64Y155        FDRE (Hold_fdre_C_D)         0.013     1.696    main_genericstandalone_tx_data_half_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.164ns (22.354%)  route 0.570ns (77.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X50Y154        FDRE                                         r  main_genericstandalone_buf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y154        FDRE (Prop_fdre_C_Q)         0.164     1.374 r  main_genericstandalone_buf_reg[6]/Q
                         net (fo=1, routed)           0.570     1.944    main_genericstandalone_buf[6]
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[6]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X64Y155        FDRE (Hold_fdre_C_D)         0.070     1.753    main_genericstandalone_tx_data_half_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.164ns (22.094%)  route 0.578ns (77.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X50Y154        FDRE                                         r  main_genericstandalone_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y154        FDRE (Prop_fdre_C_Q)         0.164     1.374 r  main_genericstandalone_buf_reg[9]/Q
                         net (fo=1, routed)           0.578     1.952    main_genericstandalone_buf[9]
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[9]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X64Y155        FDRE (Hold_fdre_C_D)         0.072     1.755    main_genericstandalone_tx_data_half_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.141ns (18.881%)  route 0.606ns (81.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X51Y154        FDRE                                         r  main_genericstandalone_buf_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_fdre_C_Q)         0.141     1.351 r  main_genericstandalone_buf_reg[19]/Q
                         net (fo=2, routed)           0.606     1.957    main_genericstandalone_buf[19]
    SLICE_X62Y154        FDRE                                         r  main_genericstandalone_tx_data_half_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.503     1.782    eth_tx_half_clk
    SLICE_X62Y154        FDRE                                         r  main_genericstandalone_tx_data_half_reg[19]/C
                         clock pessimism             -0.277     1.505    
                         clock uncertainty            0.177     1.682    
    SLICE_X62Y154        FDRE (Hold_fdre_C_D)         0.063     1.745    main_genericstandalone_tx_data_half_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.128ns (18.285%)  route 0.572ns (81.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.274     1.211    eth_tx_clk
    SLICE_X48Y155        FDRE                                         r  main_genericstandalone_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDRE (Prop_fdre_C_Q)         0.128     1.339 r  main_genericstandalone_buf_reg[4]/Q
                         net (fo=1, routed)           0.572     1.911    main_genericstandalone_buf[4]
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[4]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X64Y155        FDRE (Hold_fdre_C_D)         0.016     1.699    main_genericstandalone_tx_data_half_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.141ns (18.667%)  route 0.614ns (81.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.274     1.211    eth_tx_clk
    SLICE_X48Y155        FDRE                                         r  main_genericstandalone_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDRE (Prop_fdre_C_Q)         0.141     1.352 r  main_genericstandalone_buf_reg[3]/Q
                         net (fo=1, routed)           0.614     1.966    main_genericstandalone_buf[3]
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[3]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X64Y156        FDRE (Hold_fdre_C_D)         0.066     1.749    main_genericstandalone_tx_data_half_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.141ns (18.662%)  route 0.615ns (81.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X51Y154        FDRE                                         r  main_genericstandalone_buf_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_fdre_C_Q)         0.141     1.351 r  main_genericstandalone_buf_reg[18]/Q
                         net (fo=2, routed)           0.615     1.966    main_genericstandalone_buf[18]
    SLICE_X62Y154        FDRE                                         r  main_genericstandalone_tx_data_half_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.503     1.782    eth_tx_half_clk
    SLICE_X62Y154        FDRE                                         r  main_genericstandalone_tx_data_half_reg[18]/C
                         clock pessimism             -0.277     1.505    
                         clock uncertainty            0.177     1.682    
    SLICE_X62Y154        FDRE (Hold_fdre_C_D)         0.063     1.745    main_genericstandalone_tx_data_half_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.525%)  route 0.620ns (81.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.274     1.211    eth_tx_clk
    SLICE_X48Y155        FDRE                                         r  main_genericstandalone_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDRE (Prop_fdre_C_Q)         0.141     1.352 r  main_genericstandalone_buf_reg[1]/Q
                         net (fo=1, routed)           0.620     1.972    main_genericstandalone_buf[1]
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[1]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X65Y156        FDRE (Hold_fdre_C_D)         0.066     1.749    main_genericstandalone_tx_data_half_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.285%)  route 0.630ns (81.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.274     1.211    eth_tx_clk
    SLICE_X48Y155        FDRE                                         r  main_genericstandalone_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDRE (Prop_fdre_C_Q)         0.141     1.352 r  main_genericstandalone_buf_reg[0]/Q
                         net (fo=1, routed)           0.630     1.982    main_genericstandalone_buf[0]
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[0]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X65Y156        FDRE (Hold_fdre_C_D)         0.070     1.753    main_genericstandalone_tx_data_half_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.229    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_genericstandalone_clk_tx_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        3.014ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 FDPE_4/Q
                            (internal pin)
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.074ns  (logic 0.000ns (0.000%)  route 0.074ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y153        FDPE                         0.000     0.000 r  FDPE_4/Q
                         net (fo=1, routed)           0.074     0.074    builder_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X24Y153        FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     2.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     2.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     2.226 r  BUFH/O
                         net (fo=1, routed)           0.266     2.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     2.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     2.937 r  BUFH_2/O
                         net (fo=206, routed)         0.281     3.218    eth_tx_clk
    SLICE_X24Y153        FDPE                                         r  FDPE_5/C
                         clock pessimism              0.000     3.218    
                         clock uncertainty           -0.125     3.093    
    SLICE_X24Y153        FDPE (Setup_fdpe_C_D)       -0.005     3.088    FDPE_5
  -------------------------------------------------------------------
                         required time                          3.088    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  3.014    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_rtio_crg_rtio_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.823ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.074ns  (logic 0.000ns (0.000%)  route 0.074ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, routed)           0.074     0.074    builder_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X44Y134        FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    Y18                                               0.000     2.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     2.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     2.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     2.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     2.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     3.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.468 r  BUFG_8/O
                         net (fo=7743, routed)        0.560     4.028    rtio_clk
    SLICE_X44Y134        FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     4.028    
                         clock uncertainty           -0.126     3.902    
    SLICE_X44Y134        FDPE (Setup_fdpe_C_D)       -0.005     3.897    FDPE_13
  -------------------------------------------------------------------
                         required time                          3.897    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.074ns  (logic 0.000ns (0.000%)  route 0.074ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.074     0.074    builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X36Y64         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    Y18                                               0.000     2.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     2.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     2.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     2.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     2.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     3.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.468 r  BUFG_8/O
                         net (fo=7743, routed)        0.564     4.032    rtio_clk
    SLICE_X36Y64         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     4.032    
                         clock uncertainty           -0.126     3.906    
    SLICE_X36Y64         FDPE (Setup_fdpe_C_D)       -0.005     3.901    FDPE_11
  -------------------------------------------------------------------
                         required time                          3.901    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.065     0.065    builder_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X61Y85         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    Y18                                               0.000     2.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     2.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     2.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     2.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     2.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     3.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.468 r  BUFG_8/O
                         net (fo=7743, routed)        0.560     4.028    rtio_clk
    SLICE_X61Y85         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     4.028    
                         clock uncertainty           -0.126     3.902    
    SLICE_X61Y85         FDPE (Setup_fdpe_C_D)       -0.005     3.897    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.897    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  3.832    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.362ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.065     0.065    main_genericstandalone_genericstandalone_asyncresetsynchronizerbufg_rst_meta
    SLICE_X53Y105        FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=11350, routed)       0.560     2.560    sys_clk
    SLICE_X53Y105        FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.560    
                         clock uncertainty           -0.128     2.432    
    SLICE_X53Y105        FDPE (Setup_fdpe_C_D)       -0.005     2.427    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.427    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  2.362    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------------------+--------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------------------------------------+
Reference              | Input              | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal                                            |
Clock                  | Port               | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                                               |
-----------------------+--------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------------------------------------+
clk125_gtp_p           | ddram_dq[0]        | ISERDESE2 (IO) | VARIABLE |    -1.851 (r) | FAST    |     6.823 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[0]        | ISERDESE2 (IO) | VARIABLE |    -1.779 (f) | FAST    |     6.823 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[1]        | ISERDESE2 (IO) | VARIABLE |    -1.839 (r) | FAST    |     6.814 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[1]        | ISERDESE2 (IO) | VARIABLE |    -1.767 (f) | FAST    |     6.814 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[2]        | ISERDESE2 (IO) | VARIABLE |    -1.861 (r) | FAST    |     6.832 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[2]        | ISERDESE2 (IO) | VARIABLE |    -1.789 (f) | FAST    |     6.832 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[3]        | ISERDESE2 (IO) | VARIABLE |    -1.860 (r) | FAST    |     6.832 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[3]        | ISERDESE2 (IO) | VARIABLE |    -1.788 (f) | FAST    |     6.832 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[4]        | ISERDESE2 (IO) | VARIABLE |    -1.859 (r) | FAST    |     6.834 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[4]        | ISERDESE2 (IO) | VARIABLE |    -1.787 (f) | FAST    |     6.834 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[5]        | ISERDESE2 (IO) | VARIABLE |    -1.838 (r) | FAST    |     6.814 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[5]        | ISERDESE2 (IO) | VARIABLE |    -1.766 (f) | FAST    |     6.814 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[6]        | ISERDESE2 (IO) | VARIABLE |    -1.854 (r) | FAST    |     6.826 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[6]        | ISERDESE2 (IO) | VARIABLE |    -1.782 (f) | FAST    |     6.826 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[7]        | ISERDESE2 (IO) | VARIABLE |    -1.861 (r) | FAST    |     6.833 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[7]        | ISERDESE2 (IO) | VARIABLE |    -1.789 (f) | FAST    |     6.833 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[8]        | ISERDESE2 (IO) | VARIABLE |    -1.851 (r) | FAST    |     6.829 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[8]        | ISERDESE2 (IO) | VARIABLE |    -1.779 (f) | FAST    |     6.829 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[9]        | ISERDESE2 (IO) | VARIABLE |    -1.831 (r) | FAST    |     6.809 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[9]        | ISERDESE2 (IO) | VARIABLE |    -1.759 (f) | FAST    |     6.809 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[10]       | ISERDESE2 (IO) | VARIABLE |    -1.848 (r) | FAST    |     6.826 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[10]       | ISERDESE2 (IO) | VARIABLE |    -1.776 (f) | FAST    |     6.826 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[11]       | ISERDESE2 (IO) | VARIABLE |    -1.846 (r) | FAST    |     6.822 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[11]       | ISERDESE2 (IO) | VARIABLE |    -1.774 (f) | FAST    |     6.822 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[12]       | ISERDESE2 (IO) | VARIABLE |    -1.837 (r) | FAST    |     6.817 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[12]       | ISERDESE2 (IO) | VARIABLE |    -1.765 (f) | FAST    |     6.817 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[13]       | ISERDESE2 (IO) | VARIABLE |    -1.830 (r) | FAST    |     6.809 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[13]       | ISERDESE2 (IO) | VARIABLE |    -1.758 (f) | FAST    |     6.809 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[14]       | ISERDESE2 (IO) | VARIABLE |    -1.835 (r) | FAST    |     6.813 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[14]       | ISERDESE2 (IO) | VARIABLE |    -1.763 (f) | FAST    |     6.813 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[15]       | ISERDESE2 (IO) | VARIABLE |    -1.838 (r) | FAST    |     6.817 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[15]       | ISERDESE2 (IO) | VARIABLE |    -1.766 (f) | FAST    |     6.817 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
si5324_clkout_fabric_p | urukul2_spi_n_miso | FDRE           | -        |    -0.792 (r) | FAST    |     3.203 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul2_spi_n_mosi | FDRE           | -        |    -1.095 (r) | FAST    |     3.639 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul2_spi_p_miso | FDRE           | -        |    -0.792 (r) | FAST    |     3.203 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul2_spi_p_mosi | FDRE           | -        |    -1.095 (r) | FAST    |     3.639 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul4_spi_n_miso | FDRE           | -        |    -1.004 (r) | FAST    |     3.503 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul4_spi_n_mosi | FDRE           | -        |    -0.984 (r) | FAST    |     3.462 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul4_spi_p_miso | FDRE           | -        |    -1.004 (r) | FAST    |     3.503 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul4_spi_p_mosi | FDRE           | -        |    -0.984 (r) | FAST    |     3.462 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul6_spi_n_miso | FDRE           | -        |    -0.349 (r) | FAST    |     2.517 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul6_spi_n_mosi | FDRE           | -        |    -0.978 (r) | FAST    |     3.425 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul6_spi_p_miso | FDRE           | -        |    -0.349 (r) | FAST    |     2.517 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul6_spi_p_mosi | FDRE           | -        |    -0.978 (r) | FAST    |     3.425 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul8_spi_n_miso | FDRE           | -        |    -0.822 (r) | FAST    |     3.269 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul8_spi_n_mosi | FDRE           | -        |    -1.056 (r) | FAST    |     3.628 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul8_spi_p_miso | FDRE           | -        |    -0.822 (r) | FAST    |     3.269 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul8_spi_p_mosi | FDRE           | -        |    -1.056 (r) | FAST    |     3.628 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | dio11_n_4          | ISERDESE2 (IO) | -        |    -1.656 (r) | FAST    |     4.455 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio11_n_4          | ISERDESE2 (IO) | -        |    -1.656 (f) | FAST    |     4.455 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio11_n_5          | ISERDESE2 (IO) | -        |    -1.640 (r) | FAST    |     4.443 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio11_n_5          | ISERDESE2 (IO) | -        |    -1.640 (f) | FAST    |     4.443 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio11_n_6          | ISERDESE2 (IO) | -        |    -1.657 (r) | FAST    |     4.458 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio11_n_6          | ISERDESE2 (IO) | -        |    -1.657 (f) | FAST    |     4.458 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio11_n_7          | ISERDESE2 (IO) | -        |    -1.638 (r) | FAST    |     4.441 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio11_n_7          | ISERDESE2 (IO) | -        |    -1.638 (f) | FAST    |     4.441 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio11_p_4          | ISERDESE2 (IO) | -        |    -1.656 (r) | FAST    |     4.455 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio11_p_4          | ISERDESE2 (IO) | -        |    -1.656 (f) | FAST    |     4.455 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio11_p_5          | ISERDESE2 (IO) | -        |    -1.640 (r) | FAST    |     4.443 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio11_p_5          | ISERDESE2 (IO) | -        |    -1.640 (f) | FAST    |     4.443 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio11_p_6          | ISERDESE2 (IO) | -        |    -1.657 (r) | FAST    |     4.458 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio11_p_6          | ISERDESE2 (IO) | -        |    -1.657 (f) | FAST    |     4.458 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio11_p_7          | ISERDESE2 (IO) | -        |    -1.638 (r) | FAST    |     4.441 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio11_p_7          | ISERDESE2 (IO) | -        |    -1.638 (f) | FAST    |     4.441 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_n             | ISERDESE2 (IO) | -        |    -1.641 (r) | FAST    |     4.365 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_n             | ISERDESE2 (IO) | -        |    -1.641 (f) | FAST    |     4.365 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_n_1           | ISERDESE2 (IO) | -        |    -1.642 (r) | FAST    |     4.370 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_n_1           | ISERDESE2 (IO) | -        |    -1.642 (f) | FAST    |     4.370 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_n_2           | ISERDESE2 (IO) | -        |    -1.619 (r) | FAST    |     4.347 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_n_2           | ISERDESE2 (IO) | -        |    -1.619 (f) | FAST    |     4.347 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_n_3           | ISERDESE2 (IO) | -        |    -1.640 (r) | FAST    |     4.370 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_n_3           | ISERDESE2 (IO) | -        |    -1.640 (f) | FAST    |     4.370 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_n_4           | ISERDESE2 (IO) | -        |    -1.573 (r) | FAST    |     4.301 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_n_4           | ISERDESE2 (IO) | -        |    -1.573 (f) | FAST    |     4.301 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_n_5           | ISERDESE2 (IO) | -        |    -1.650 (r) | FAST    |     4.376 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_n_5           | ISERDESE2 (IO) | -        |    -1.650 (f) | FAST    |     4.376 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_n_6           | ISERDESE2 (IO) | -        |    -1.633 (r) | FAST    |     4.357 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_n_6           | ISERDESE2 (IO) | -        |    -1.633 (f) | FAST    |     4.357 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_n_7           | ISERDESE2 (IO) | -        |    -1.580 (r) | FAST    |     4.304 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_n_7           | ISERDESE2 (IO) | -        |    -1.580 (f) | FAST    |     4.304 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_p             | ISERDESE2 (IO) | -        |    -1.641 (r) | FAST    |     4.365 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_p             | ISERDESE2 (IO) | -        |    -1.641 (f) | FAST    |     4.365 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_p_1           | ISERDESE2 (IO) | -        |    -1.642 (r) | FAST    |     4.370 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_p_1           | ISERDESE2 (IO) | -        |    -1.642 (f) | FAST    |     4.370 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_p_2           | ISERDESE2 (IO) | -        |    -1.619 (r) | FAST    |     4.347 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_p_2           | ISERDESE2 (IO) | -        |    -1.619 (f) | FAST    |     4.347 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_p_3           | ISERDESE2 (IO) | -        |    -1.640 (r) | FAST    |     4.370 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_p_3           | ISERDESE2 (IO) | -        |    -1.640 (f) | FAST    |     4.370 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_p_4           | ISERDESE2 (IO) | -        |    -1.573 (r) | FAST    |     4.301 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_p_4           | ISERDESE2 (IO) | -        |    -1.573 (f) | FAST    |     4.301 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_p_5           | ISERDESE2 (IO) | -        |    -1.650 (r) | FAST    |     4.376 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_p_5           | ISERDESE2 (IO) | -        |    -1.650 (f) | FAST    |     4.376 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_p_6           | ISERDESE2 (IO) | -        |    -1.633 (r) | FAST    |     4.357 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_p_6           | ISERDESE2 (IO) | -        |    -1.633 (f) | FAST    |     4.357 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_p_7           | ISERDESE2 (IO) | -        |    -1.580 (r) | FAST    |     4.304 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio1_p_7           | ISERDESE2 (IO) | -        |    -1.580 (f) | FAST    |     4.304 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
sys_clk                | i2c_scl            | FDRE           | -        |     1.289 (r) | SLOW    |    -0.133 (r) | FAST    |                                                     |
sys_clk                | i2c_sda            | FDRE           | -        |     2.296 (r) | SLOW    |    -0.646 (r) | FAST    |                                                     |
sys_clk                | serial_rx          | FDRE           | -        |     2.299 (r) | SLOW    |    -0.671 (r) | FAST    |                                                     |
sys_clk                | spiflash2x_dq[0]   | FDRE           | -        |     2.450 (r) | SLOW    |    -0.764 (r) | FAST    |                                                     |
sys_clk                | spiflash2x_dq[1]   | FDRE           | -        |     2.952 (r) | SLOW    |    -0.951 (r) | FAST    |                                                     |
-----------------------+--------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------------------------------------+


Output Ports Clock-to-out

--------------------------------+-----------------------+----------------+-------+----------------+---------+----------------+---------+---------------------------------------------------------+
Reference                       | Output                | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                                                |
Clock                           | Port                  | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                                                   |
--------------------------------+-----------------------+----------------+-------+----------------+---------+----------------+---------+---------------------------------------------------------+
clk125_gtp_p                    | ddram_a[0]            | OSERDESE2 (IO) | -     |      9.865 (r) | SLOW    |      3.155 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[1]            | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      3.205 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[2]            | OSERDESE2 (IO) | -     |      9.914 (r) | SLOW    |      3.204 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[3]            | OSERDESE2 (IO) | -     |      9.902 (r) | SLOW    |      3.194 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[4]            | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      3.211 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[5]            | OSERDESE2 (IO) | -     |      9.911 (r) | SLOW    |      3.206 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[6]            | OSERDESE2 (IO) | -     |      9.926 (r) | SLOW    |      3.216 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[7]            | OSERDESE2 (IO) | -     |      9.915 (r) | SLOW    |      3.204 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[8]            | OSERDESE2 (IO) | -     |      9.931 (r) | SLOW    |      3.221 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[9]            | OSERDESE2 (IO) | -     |      9.929 (r) | SLOW    |      3.218 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[10]           | OSERDESE2 (IO) | -     |      9.899 (r) | SLOW    |      3.191 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[11]           | OSERDESE2 (IO) | -     |      9.918 (r) | SLOW    |      3.207 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[12]           | OSERDESE2 (IO) | -     |      9.905 (r) | SLOW    |      3.201 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[13]           | OSERDESE2 (IO) | -     |      9.941 (r) | SLOW    |      3.231 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[14]           | OSERDESE2 (IO) | -     |      9.928 (r) | SLOW    |      3.220 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_ba[0]           | OSERDESE2 (IO) | -     |      9.902 (r) | SLOW    |      3.195 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_ba[1]           | OSERDESE2 (IO) | -     |      9.910 (r) | SLOW    |      3.205 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_ba[2]           | OSERDESE2 (IO) | -     |      9.926 (r) | SLOW    |      3.217 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_cas_n           | OSERDESE2 (IO) | -     |      9.900 (r) | SLOW    |      3.193 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_cke             | OSERDESE2 (IO) | -     |      9.913 (r) | SLOW    |      3.209 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_clk_n           | OSERDESE2 (IO) | -     |     10.042 (r) | SLOW    |      3.177 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_clk_p           | OSERDESE2 (IO) | -     |     10.046 (r) | SLOW    |      3.180 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dm[0]           | OSERDESE2 (IO) | -     |      9.908 (r) | SLOW    |      3.201 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dm[1]           | OSERDESE2 (IO) | -     |      9.937 (r) | SLOW    |      3.226 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[0]           | OSERDESE2 (IO) | -     |     10.871 (r) | SLOW    |      2.886 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[1]           | OSERDESE2 (IO) | -     |     10.878 (r) | SLOW    |      2.905 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[2]           | OSERDESE2 (IO) | -     |     10.869 (r) | SLOW    |      2.873 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[3]           | OSERDESE2 (IO) | -     |     10.872 (r) | SLOW    |      2.879 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[4]           | OSERDESE2 (IO) | -     |     10.878 (r) | SLOW    |      2.886 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[5]           | OSERDESE2 (IO) | -     |     10.878 (r) | SLOW    |      2.906 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[6]           | OSERDESE2 (IO) | -     |     10.871 (r) | SLOW    |      2.882 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[7]           | OSERDESE2 (IO) | -     |     10.872 (r) | SLOW    |      2.877 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[8]           | OSERDESE2 (IO) | -     |     10.883 (r) | SLOW    |      2.898 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[9]           | OSERDESE2 (IO) | -     |     10.885 (r) | SLOW    |      2.921 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[10]          | OSERDESE2 (IO) | -     |     10.883 (r) | SLOW    |      2.900 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[11]          | OSERDESE2 (IO) | -     |     10.881 (r) | SLOW    |      2.903 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[12]          | OSERDESE2 (IO) | -     |     10.885 (r) | SLOW    |      2.913 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[13]          | OSERDESE2 (IO) | -     |     10.885 (r) | SLOW    |      2.922 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[14]          | OSERDESE2 (IO) | -     |     10.883 (r) | SLOW    |      2.913 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[15]          | OSERDESE2 (IO) | -     |     10.885 (r) | SLOW    |      2.912 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_odt             | OSERDESE2 (IO) | -     |      9.889 (r) | SLOW    |      3.185 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_ras_n           | OSERDESE2 (IO) | -     |      9.888 (r) | SLOW    |      3.185 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_reset_n         | OSERDESE2 (IO) | -     |     10.172 (r) | SLOW    |      3.320 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_we_n            | OSERDESE2 (IO) | -     |      9.903 (r) | SLOW    |      3.199 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dqs_n[0]        | OSERDESE2 (IO) | -     |     11.425 (r) | SLOW    |      3.411 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x_dqs |
clk125_gtp_p                    | ddram_dqs_n[1]        | OSERDESE2 (IO) | -     |     11.433 (r) | SLOW    |      3.425 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x_dqs |
clk125_gtp_p                    | ddram_dqs_p[0]        | OSERDESE2 (IO) | -     |     11.426 (r) | SLOW    |      3.414 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x_dqs |
clk125_gtp_p                    | ddram_dqs_p[1]        | OSERDESE2 (IO) | -     |     11.434 (r) | SLOW    |      3.427 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x_dqs |
main_genericstandalone_txoutclk | sfp_ctl_led           | FDRE           | -     |     13.761 (r) | SLOW    |      4.811 (r) | FAST    | main_genericstandalone_clk_tx_unbuf                     |
si5324_clkout_fabric_p          | dio0_n                | FDRE           | -     |     14.988 (r) | SLOW    |      4.609 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n_1              | FDRE           | -     |     15.202 (r) | SLOW    |      4.760 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n_2              | FDRE           | -     |     15.332 (r) | SLOW    |      4.777 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n_3              | FDRE           | -     |     15.360 (r) | SLOW    |      4.978 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n_4              | FDRE           | -     |     14.691 (r) | SLOW    |      4.894 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n_5              | FDRE           | -     |     14.048 (r) | SLOW    |      4.278 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n_6              | FDRE           | -     |     14.963 (r) | SLOW    |      5.017 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n_7              | FDRE           | -     |     14.428 (r) | SLOW    |      4.724 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p                | FDRE           | -     |     14.987 (r) | SLOW    |      4.608 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p_1              | FDRE           | -     |     15.201 (r) | SLOW    |      4.759 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p_2              | FDRE           | -     |     15.331 (r) | SLOW    |      4.776 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p_3              | FDRE           | -     |     15.359 (r) | SLOW    |      4.977 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p_4              | FDRE           | -     |     14.690 (r) | SLOW    |      4.893 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p_5              | FDRE           | -     |     14.047 (r) | SLOW    |      4.277 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p_6              | FDRE           | -     |     14.962 (r) | SLOW    |      5.016 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p_7              | FDRE           | -     |     14.427 (r) | SLOW    |      4.723 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio11_n_4             | FDRE           | -     |     10.861 (r) | SLOW    |      3.935 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio11_n_5             | FDRE           | -     |     10.497 (r) | SLOW    |      3.794 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio11_n_6             | FDRE           | -     |     10.924 (r) | SLOW    |      3.971 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio11_n_7             | FDRE           | -     |     11.263 (r) | SLOW    |      4.214 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio11_p_4             | FDRE           | -     |     10.861 (r) | SLOW    |      3.934 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio11_p_5             | FDRE           | -     |     10.497 (r) | SLOW    |      3.793 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio11_p_6             | FDRE           | -     |     10.924 (r) | SLOW    |      3.970 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio11_p_7             | FDRE           | -     |     11.263 (r) | SLOW    |      4.213 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | sfp_ctl_led_1         | FDRE           | -     |      9.941 (r) | SLOW    |      3.757 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | sfp_ctl_led_2         | FDRE           | -     |     10.364 (r) | SLOW    |      3.995 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_n_clk     | FDRE           | -     |      9.963 (r) | SLOW    |      3.213 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_n_cs_n[0] | FDSE           | -     |     10.207 (r) | SLOW    |      3.328 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_n_cs_n[1] | FDSE           | -     |      9.487 (r) | SLOW    |      3.242 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_n_cs_n[2] | FDSE           | -     |     10.103 (r) | SLOW    |      3.279 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_n_mosi    | FDSE           | -     |     10.165 (r) | SLOW    |      3.569 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_p_clk     | FDRE           | -     |      9.962 (r) | SLOW    |      3.212 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_p_cs_n[0] | FDSE           | -     |     10.206 (r) | SLOW    |      3.327 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_p_cs_n[1] | FDSE           | -     |      9.486 (r) | SLOW    |      3.241 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_p_cs_n[2] | FDSE           | -     |     10.102 (r) | SLOW    |      3.278 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_p_mosi    | FDSE           | -     |     10.165 (r) | SLOW    |      3.568 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_n_clk     | FDSE           | -     |      9.264 (r) | SLOW    |      3.201 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_n_cs_n[0] | FDSE           | -     |      9.360 (r) | SLOW    |      3.230 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_n_cs_n[1] | FDSE           | -     |      9.385 (r) | SLOW    |      3.243 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_n_cs_n[2] | FDSE           | -     |      9.341 (r) | SLOW    |      3.204 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_n_mosi    | FDSE           | -     |     10.005 (r) | SLOW    |      3.457 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_p_clk     | FDSE           | -     |      9.264 (r) | SLOW    |      3.200 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_p_cs_n[0] | FDSE           | -     |      9.359 (r) | SLOW    |      3.229 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_p_cs_n[1] | FDSE           | -     |      9.384 (r) | SLOW    |      3.242 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_p_cs_n[2] | FDSE           | -     |      9.340 (r) | SLOW    |      3.203 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_p_mosi    | FDSE           | -     |     10.005 (r) | SLOW    |      3.456 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_n_clk     | FDRE           | -     |      9.435 (r) | SLOW    |      3.133 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_n_cs_n[0] | FDSE           | -     |      9.207 (r) | SLOW    |      3.113 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_n_cs_n[1] | FDSE           | -     |      9.973 (r) | SLOW    |      3.367 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_n_cs_n[2] | FDSE           | -     |      9.850 (r) | SLOW    |      3.217 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_n_mosi    | FDSE           | -     |     10.155 (r) | SLOW    |      3.462 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_p_clk     | FDRE           | -     |      9.434 (r) | SLOW    |      3.132 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_p_cs_n[0] | FDSE           | -     |      9.207 (r) | SLOW    |      3.112 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_p_cs_n[1] | FDSE           | -     |      9.972 (r) | SLOW    |      3.366 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_p_cs_n[2] | FDSE           | -     |      9.849 (r) | SLOW    |      3.216 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_p_mosi    | FDSE           | -     |     10.155 (r) | SLOW    |      3.461 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul8_spi_n_clk     | FDRE           | -     |      9.321 (r) | SLOW    |      3.223 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul8_spi_n_cs_n[0] | FDSE           | -     |      9.362 (r) | SLOW    |      3.174 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul8_spi_n_cs_n[1] | FDSE           | -     |      9.726 (r) | SLOW    |      3.409 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul8_spi_n_cs_n[2] | FDSE           | -     |     10.244 (r) | SLOW    |      3.477 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul8_spi_n_mosi    | FDSE           | -     |     10.092 (r) | SLOW    |      3.493 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul8_spi_p_clk     | FDRE           | -     |      9.320 (r) | SLOW    |      3.222 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul8_spi_p_cs_n[0] | FDSE           | -     |      9.361 (r) | SLOW    |      3.173 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul8_spi_p_cs_n[1] | FDSE           | -     |      9.726 (r) | SLOW    |      3.408 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul8_spi_p_cs_n[2] | FDSE           | -     |     10.243 (r) | SLOW    |      3.476 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul8_spi_p_mosi    | FDSE           | -     |     10.092 (r) | SLOW    |      3.492 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio10_n               | OSERDESE2 (IO) | -     |      8.013 (r) | SLOW    |      2.629 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio10_n_1             | OSERDESE2 (IO) | -     |      8.029 (r) | SLOW    |      2.654 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio10_n_2             | OSERDESE2 (IO) | -     |      8.029 (r) | SLOW    |      2.664 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio10_n_3             | OSERDESE2 (IO) | -     |      8.027 (r) | SLOW    |      2.680 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio10_n_4             | OSERDESE2 (IO) | -     |      8.027 (r) | SLOW    |      2.654 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio10_n_5             | OSERDESE2 (IO) | -     |      8.027 (r) | SLOW    |      2.662 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio10_n_6             | OSERDESE2 (IO) | -     |      8.019 (r) | SLOW    |      2.609 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio10_n_7             | OSERDESE2 (IO) | -     |      8.016 (r) | SLOW    |      2.611 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio10_p               | OSERDESE2 (IO) | -     |      8.013 (r) | SLOW    |      2.628 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio10_p_1             | OSERDESE2 (IO) | -     |      8.029 (r) | SLOW    |      2.653 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio10_p_2             | OSERDESE2 (IO) | -     |      8.029 (r) | SLOW    |      2.663 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio10_p_3             | OSERDESE2 (IO) | -     |      8.027 (r) | SLOW    |      2.679 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio10_p_4             | OSERDESE2 (IO) | -     |      8.027 (r) | SLOW    |      2.653 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio10_p_5             | OSERDESE2 (IO) | -     |      8.027 (r) | SLOW    |      2.661 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio10_p_6             | OSERDESE2 (IO) | -     |      8.019 (r) | SLOW    |      2.608 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio10_p_7             | OSERDESE2 (IO) | -     |      8.016 (r) | SLOW    |      2.610 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio11_n               | OSERDESE2 (IO) | -     |      8.013 (r) | SLOW    |      2.655 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio11_n_1             | OSERDESE2 (IO) | -     |      8.015 (r) | SLOW    |      2.628 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio11_n_2             | OSERDESE2 (IO) | -     |      8.025 (r) | SLOW    |      2.655 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio11_n_3             | OSERDESE2 (IO) | -     |      8.016 (r) | SLOW    |      2.679 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio11_n_4             | OSERDESE2 (IO) | -     |      8.015 (r) | SLOW    |      2.656 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio11_n_5             | OSERDESE2 (IO) | -     |      8.022 (r) | SLOW    |      2.679 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio11_n_6             | OSERDESE2 (IO) | -     |      8.019 (r) | SLOW    |      2.661 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio11_n_7             | OSERDESE2 (IO) | -     |      8.022 (r) | SLOW    |      2.682 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio11_p               | OSERDESE2 (IO) | -     |      8.013 (r) | SLOW    |      2.654 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio11_p_1             | OSERDESE2 (IO) | -     |      8.015 (r) | SLOW    |      2.627 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio11_p_2             | OSERDESE2 (IO) | -     |      8.025 (r) | SLOW    |      2.654 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio11_p_3             | OSERDESE2 (IO) | -     |      8.016 (r) | SLOW    |      2.678 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio11_p_4             | OSERDESE2 (IO) | -     |      8.015 (r) | SLOW    |      2.655 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio11_p_5             | OSERDESE2 (IO) | -     |      8.022 (r) | SLOW    |      2.678 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio11_p_6             | OSERDESE2 (IO) | -     |      8.019 (r) | SLOW    |      2.660 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio11_p_7             | OSERDESE2 (IO) | -     |      8.022 (r) | SLOW    |      2.681 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_io_update_n   | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.575 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_io_update_p   | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.574 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw0_n         | OSERDESE2 (IO) | -     |      7.868 (r) | SLOW    |      2.556 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw0_p         | OSERDESE2 (IO) | -     |      7.868 (r) | SLOW    |      2.555 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw1_n         | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.530 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw1_p         | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.529 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw2_n         | OSERDESE2 (IO) | -     |      7.860 (r) | SLOW    |      2.538 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw2_p         | OSERDESE2 (IO) | -     |      7.860 (r) | SLOW    |      2.537 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw3_n         | OSERDESE2 (IO) | -     |      7.863 (r) | SLOW    |      2.565 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw3_p         | OSERDESE2 (IO) | -     |      7.863 (r) | SLOW    |      2.564 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_io_update_n   | OSERDESE2 (IO) | -     |      7.876 (r) | SLOW    |      2.604 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_io_update_p   | OSERDESE2 (IO) | -     |      7.876 (r) | SLOW    |      2.603 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw0_n         | OSERDESE2 (IO) | -     |      7.868 (r) | SLOW    |      2.532 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw0_p         | OSERDESE2 (IO) | -     |      7.868 (r) | SLOW    |      2.531 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw1_n         | OSERDESE2 (IO) | -     |      7.856 (r) | SLOW    |      2.523 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw1_p         | OSERDESE2 (IO) | -     |      7.856 (r) | SLOW    |      2.522 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw2_n         | OSERDESE2 (IO) | -     |      7.857 (r) | SLOW    |      2.544 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw2_p         | OSERDESE2 (IO) | -     |      7.857 (r) | SLOW    |      2.543 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw3_n         | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.541 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw3_p         | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.540 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_io_update_n   | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.554 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_io_update_p   | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.553 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw0_n         | OSERDESE2 (IO) | -     |      8.032 (r) | SLOW    |      2.630 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw0_p         | OSERDESE2 (IO) | -     |      8.032 (r) | SLOW    |      2.629 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw1_n         | OSERDESE2 (IO) | -     |      8.030 (r) | SLOW    |      2.621 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw1_p         | OSERDESE2 (IO) | -     |      8.030 (r) | SLOW    |      2.620 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw2_n         | OSERDESE2 (IO) | -     |      8.021 (r) | SLOW    |      2.621 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw2_p         | OSERDESE2 (IO) | -     |      8.021 (r) | SLOW    |      2.620 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw3_n         | OSERDESE2 (IO) | -     |      8.034 (r) | SLOW    |      2.604 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw3_p         | OSERDESE2 (IO) | -     |      8.034 (r) | SLOW    |      2.603 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul8_io_update_n   | OSERDESE2 (IO) | -     |      8.024 (r) | SLOW    |      2.647 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul8_io_update_p   | OSERDESE2 (IO) | -     |      8.024 (r) | SLOW    |      2.646 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul8_sw0_n         | OSERDESE2 (IO) | -     |      8.030 (r) | SLOW    |      2.641 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul8_sw0_p         | OSERDESE2 (IO) | -     |      8.030 (r) | SLOW    |      2.640 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul8_sw1_n         | OSERDESE2 (IO) | -     |      8.032 (r) | SLOW    |      2.646 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul8_sw1_p         | OSERDESE2 (IO) | -     |      8.032 (r) | SLOW    |      2.645 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul8_sw2_n         | OSERDESE2 (IO) | -     |      8.032 (r) | SLOW    |      2.654 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul8_sw2_p         | OSERDESE2 (IO) | -     |      8.032 (r) | SLOW    |      2.653 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul8_sw3_n         | OSERDESE2 (IO) | -     |      8.034 (r) | SLOW    |      2.634 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul8_sw3_p         | OSERDESE2 (IO) | -     |      8.034 (r) | SLOW    |      2.633 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
sys_clk                         | ddram_dq[0]           | FDRE           | -     |      6.196 (r) | SLOW    |      1.800 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[1]           | FDRE           | -     |      5.552 (r) | SLOW    |      1.488 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[2]           | FDRE           | -     |      6.322 (r) | SLOW    |      1.836 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[3]           | FDRE           | -     |      6.060 (r) | SLOW    |      1.717 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[4]           | FDRE           | -     |      5.687 (r) | SLOW    |      1.526 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[5]           | FDRE           | -     |      5.553 (r) | SLOW    |      1.511 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[6]           | FDRE           | -     |      6.306 (r) | SLOW    |      1.851 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[7]           | FDRE           | -     |      6.170 (r) | SLOW    |      1.769 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[8]           | FDRE           | -     |      5.911 (r) | SLOW    |      1.684 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[9]           | FDRE           | -     |      6.438 (r) | SLOW    |      1.985 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[10]          | FDRE           | -     |      5.801 (r) | SLOW    |      1.632 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[11]          | FDRE           | -     |      5.790 (r) | SLOW    |      1.630 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[12]          | FDRE           | -     |      6.309 (r) | SLOW    |      1.910 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[13]          | FDRE           | -     |      6.553 (r) | SLOW    |      2.040 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[14]          | FDRE           | -     |      5.930 (r) | SLOW    |      1.713 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[15]          | FDRE           | -     |      6.424 (r) | SLOW    |      1.965 (r) | FAST    |                                                         |
sys_clk                         | ddram_dqs_n[0]        | FDRE           | -     |      5.813 (r) | SLOW    |      1.567 (r) | FAST    |                                                         |
sys_clk                         | ddram_dqs_n[1]        | FDRE           | -     |      6.169 (r) | SLOW    |      1.795 (r) | FAST    |                                                         |
sys_clk                         | ddram_dqs_p[0]        | FDRE           | -     |      5.814 (r) | SLOW    |      1.570 (r) | FAST    |                                                         |
sys_clk                         | ddram_dqs_p[1]        | FDRE           | -     |      6.170 (r) | SLOW    |      1.797 (r) | FAST    |                                                         |
sys_clk                         | i2c_scl               | FDSE           | -     |      6.531 (r) | SLOW    |      2.350 (r) | FAST    |                                                         |
sys_clk                         | i2c_sda               | FDRE           | -     |      8.034 (r) | SLOW    |      3.089 (r) | FAST    |                                                         |
sys_clk                         | serial_tx             | FDSE           | -     |      8.924 (r) | SLOW    |      3.599 (r) | FAST    |                                                         |
sys_clk                         | spiflash2x_cs_n       | FDRE           | -     |      8.697 (r) | SLOW    |      3.351 (r) | FAST    |                                                         |
sys_clk                         | spiflash2x_dq[0]      | FDRE           | -     |      8.858 (r) | SLOW    |      3.185 (r) | FAST    |                                                         |
sys_clk                         | spiflash2x_dq[1]      | FDRE           | -     |      8.682 (r) | SLOW    |      3.161 (r) | FAST    |                                                         |
sys_clk                         | user_led              | FDRE           | -     |      8.387 (r) | SLOW    |      3.429 (r) | FAST    |                                                         |
--------------------------------+-----------------------+----------------+-------+----------------+---------+----------------+---------+---------------------------------------------------------+


Combinational Delays

----------------------+-------------+-----------+---------+-----------+---------+
From                  | To          |   Max     | Process |   Min     | Process |
Port                  | Port        | Delay(ns) | Corner  | Delay(ns) | Corner  |
----------------------+-------------+-----------+---------+-----------+---------+
sfp_ctl_los           | sfp_ctl_led |     8.042 | SLOW    |     3.338 | FAST    |
sfp_ctl_mod_present_n | sfp_ctl_led |     7.780 | SLOW    |     3.237 | FAST    |
sfp_ctl_tx_fault      | sfp_ctl_led |     9.770 | SLOW    |     4.297 | FAST    |
----------------------+-------------+-----------+---------+-----------+---------+


Setup between Clocks

--------------------------------+---------------------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source                          | Destination                     |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock                           | Clock                           | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------------------------------+---------------------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk125_gtp_p                    | clk125_gtp_p                    |         1.621 | SLOW    |               |         |               |         |               |         |
main_genericstandalone_rxoutclk | main_genericstandalone_rxoutclk |         6.634 | SLOW    |               |         |               |         |               |         |
sys_clk                         | main_genericstandalone_rxoutclk |        -0.727 | FAST    |               |         |               |         |               |         |
main_genericstandalone_rxoutclk | main_genericstandalone_txoutclk |         5.174 | SLOW    |               |         |               |         |               |         |
main_genericstandalone_txoutclk | main_genericstandalone_txoutclk |         7.007 | SLOW    |               |         |               |         |               |         |
sys_clk                         | main_genericstandalone_txoutclk |         0.376 | FAST    |               |         |               |         |               |         |
si5324_clkout_fabric_p          | si5324_clkout_fabric_p          |         8.123 | SLOW    |         8.123 | SLOW    |               |         |               |         |
sys_clk                         | si5324_clkout_fabric_p          |         0.976 | FAST    |               |         |               |         |               |         |
main_genericstandalone_rxoutclk | sys_clk                         |         6.495 | SLOW    |               |         |               |         |               |         |
main_genericstandalone_txoutclk | sys_clk                         |         3.702 | SLOW    |               |         |               |         |               |         |
si5324_clkout_fabric_p          | sys_clk                         |         8.352 | SLOW    |               |         |               |         |               |         |
sys_clk                         | sys_clk                         |         8.718 | SLOW    |               |         |               |         |               |         |
--------------------------------+---------------------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk125_gtp_p
Worst Case Data Window: 5.076 ns
Ideal Clock Offset to Actual Clock: 4.296 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.851 (r) | FAST    |   6.823 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.779 (f) | FAST    |   6.823 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.839 (r) | FAST    |   6.814 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.767 (f) | FAST    |   6.814 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.861 (r) | FAST    |   6.832 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.789 (f) | FAST    |   6.832 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.860 (r) | FAST    |   6.832 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.788 (f) | FAST    |   6.832 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.859 (r) | FAST    |   6.834 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.787 (f) | FAST    |   6.834 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.838 (r) | FAST    |   6.814 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.766 (f) | FAST    |   6.814 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.854 (r) | FAST    |   6.826 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.782 (f) | FAST    |   6.826 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.861 (r) | FAST    |   6.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.789 (f) | FAST    |   6.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.851 (r) | FAST    |   6.829 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.779 (f) | FAST    |   6.829 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.831 (r) | FAST    |   6.809 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.759 (f) | FAST    |   6.809 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.848 (r) | FAST    |   6.826 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.776 (f) | FAST    |   6.826 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.846 (r) | FAST    |   6.822 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.774 (f) | FAST    |   6.822 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.837 (r) | FAST    |   6.817 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.765 (f) | FAST    |   6.817 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.830 (r) | FAST    |   6.809 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.758 (f) | FAST    |   6.809 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.835 (r) | FAST    |   6.813 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.763 (f) | FAST    |   6.813 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.838 (r) | FAST    |   6.817 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.766 (f) | FAST    |   6.817 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.758 (f) | FAST    |   6.834 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: sys_clk
Worst Case Data Window: 2.189 ns
Ideal Clock Offset to Actual Clock: -1.858 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
spiflash2x_dq[0]   |   2.450 (r) | SLOW    | -0.764 (r) | FAST    |       inf |       inf |             - |
spiflash2x_dq[1]   |   2.952 (r) | SLOW    | -0.951 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.952 (r) | SLOW    | -0.764 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk125_gtp_p
Bus Skew: 0.076 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   9.865 (r) | SLOW    |   3.155 (r) | FAST    |    0.000 |
ddram_a[1]         |   9.916 (r) | SLOW    |   3.205 (r) | FAST    |    0.051 |
ddram_a[2]         |   9.914 (r) | SLOW    |   3.204 (r) | FAST    |    0.049 |
ddram_a[3]         |   9.902 (r) | SLOW    |   3.194 (r) | FAST    |    0.039 |
ddram_a[4]         |   9.916 (r) | SLOW    |   3.211 (r) | FAST    |    0.056 |
ddram_a[5]         |   9.911 (r) | SLOW    |   3.206 (r) | FAST    |    0.051 |
ddram_a[6]         |   9.926 (r) | SLOW    |   3.216 (r) | FAST    |    0.061 |
ddram_a[7]         |   9.915 (r) | SLOW    |   3.204 (r) | FAST    |    0.050 |
ddram_a[8]         |   9.931 (r) | SLOW    |   3.221 (r) | FAST    |    0.066 |
ddram_a[9]         |   9.929 (r) | SLOW    |   3.218 (r) | FAST    |    0.064 |
ddram_a[10]        |   9.899 (r) | SLOW    |   3.191 (r) | FAST    |    0.036 |
ddram_a[11]        |   9.918 (r) | SLOW    |   3.207 (r) | FAST    |    0.053 |
ddram_a[12]        |   9.905 (r) | SLOW    |   3.201 (r) | FAST    |    0.045 |
ddram_a[13]        |   9.941 (r) | SLOW    |   3.231 (r) | FAST    |    0.076 |
ddram_a[14]        |   9.928 (r) | SLOW    |   3.220 (r) | FAST    |    0.065 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.941 (r) | SLOW    |   3.155 (r) | FAST    |    0.076 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk125_gtp_p
Bus Skew: 0.024 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   9.902 (r) | SLOW    |   3.195 (r) | FAST    |    0.000 |
ddram_ba[1]        |   9.910 (r) | SLOW    |   3.205 (r) | FAST    |    0.010 |
ddram_ba[2]        |   9.926 (r) | SLOW    |   3.217 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.926 (r) | SLOW    |   3.195 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk125_gtp_p
Bus Skew: 0.029 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   9.908 (r) | SLOW    |   3.201 (r) | FAST    |    0.000 |
ddram_dm[1]        |   9.937 (r) | SLOW    |   3.226 (r) | FAST    |    0.029 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.937 (r) | SLOW    |   3.201 (r) | FAST    |    0.029 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk125_gtp_p
Bus Skew: 0.049 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   10.871 (r) | SLOW    |   2.886 (r) | FAST    |    0.013 |
ddram_dq[1]        |   10.878 (r) | SLOW    |   2.905 (r) | FAST    |    0.032 |
ddram_dq[2]        |   10.869 (r) | SLOW    |   2.873 (r) | FAST    |    0.000 |
ddram_dq[3]        |   10.872 (r) | SLOW    |   2.879 (r) | FAST    |    0.006 |
ddram_dq[4]        |   10.878 (r) | SLOW    |   2.886 (r) | FAST    |    0.012 |
ddram_dq[5]        |   10.878 (r) | SLOW    |   2.906 (r) | FAST    |    0.033 |
ddram_dq[6]        |   10.871 (r) | SLOW    |   2.882 (r) | FAST    |    0.009 |
ddram_dq[7]        |   10.872 (r) | SLOW    |   2.877 (r) | FAST    |    0.004 |
ddram_dq[8]        |   10.883 (r) | SLOW    |   2.898 (r) | FAST    |    0.024 |
ddram_dq[9]        |   10.885 (r) | SLOW    |   2.921 (r) | FAST    |    0.048 |
ddram_dq[10]       |   10.883 (r) | SLOW    |   2.900 (r) | FAST    |    0.027 |
ddram_dq[11]       |   10.881 (r) | SLOW    |   2.903 (r) | FAST    |    0.029 |
ddram_dq[12]       |   10.885 (r) | SLOW    |   2.913 (r) | FAST    |    0.040 |
ddram_dq[13]       |   10.885 (r) | SLOW    |   2.922 (r) | FAST    |    0.049 |
ddram_dq[14]       |   10.883 (r) | SLOW    |   2.913 (r) | FAST    |    0.040 |
ddram_dq[15]       |   10.885 (r) | SLOW    |   2.912 (r) | FAST    |    0.039 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.885 (r) | SLOW    |   2.873 (r) | FAST    |    0.049 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.001 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.196 (r) | SLOW    |   1.800 (r) | FAST    |    0.644 |
ddram_dq[1]        |   5.552 (r) | SLOW    |   1.488 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.322 (r) | SLOW    |   1.836 (r) | FAST    |    0.770 |
ddram_dq[3]        |   6.060 (r) | SLOW    |   1.717 (r) | FAST    |    0.508 |
ddram_dq[4]        |   5.687 (r) | SLOW    |   1.526 (r) | FAST    |    0.135 |
ddram_dq[5]        |   5.553 (r) | SLOW    |   1.511 (r) | FAST    |    0.022 |
ddram_dq[6]        |   6.306 (r) | SLOW    |   1.851 (r) | FAST    |    0.754 |
ddram_dq[7]        |   6.170 (r) | SLOW    |   1.769 (r) | FAST    |    0.618 |
ddram_dq[8]        |   5.911 (r) | SLOW    |   1.684 (r) | FAST    |    0.358 |
ddram_dq[9]        |   6.438 (r) | SLOW    |   1.985 (r) | FAST    |    0.886 |
ddram_dq[10]       |   5.801 (r) | SLOW    |   1.632 (r) | FAST    |    0.249 |
ddram_dq[11]       |   5.790 (r) | SLOW    |   1.630 (r) | FAST    |    0.238 |
ddram_dq[12]       |   6.309 (r) | SLOW    |   1.910 (r) | FAST    |    0.757 |
ddram_dq[13]       |   6.553 (r) | SLOW    |   2.040 (r) | FAST    |    1.001 |
ddram_dq[14]       |   5.930 (r) | SLOW    |   1.713 (r) | FAST    |    0.378 |
ddram_dq[15]       |   6.424 (r) | SLOW    |   1.965 (r) | FAST    |    0.872 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.553 (r) | SLOW    |   1.488 (r) | FAST    |    1.001 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk125_gtp_p
Bus Skew: 0.016 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   11.425 (r) | SLOW    |   3.411 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   11.433 (r) | SLOW    |   3.425 (r) | FAST    |    0.014 |
ddram_dqs_p[0]     |   11.426 (r) | SLOW    |   3.414 (r) | FAST    |    0.003 |
ddram_dqs_p[1]     |   11.434 (r) | SLOW    |   3.427 (r) | FAST    |    0.016 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.434 (r) | SLOW    |   3.411 (r) | FAST    |    0.016 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.357 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   5.813 (r) | SLOW    |   1.567 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   6.169 (r) | SLOW    |   1.795 (r) | FAST    |    0.356 |
ddram_dqs_p[0]     |   5.814 (r) | SLOW    |   1.570 (r) | FAST    |    0.003 |
ddram_dqs_p[1]     |   6.170 (r) | SLOW    |   1.797 (r) | FAST    |    0.357 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.170 (r) | SLOW    |   1.567 (r) | FAST    |    0.357 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.176 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
spiflash2x_dq[0]   |   8.858 (r) | SLOW    |   3.185 (r) | FAST    |    0.176 |
spiflash2x_dq[1]   |   8.682 (r) | SLOW    |   3.161 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.858 (r) | SLOW    |   3.161 (r) | FAST    |    0.176 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: si5324_clkout_fabric_p
Bus Skew: 0.722 ns
----------------------+--------------+---------+-------------+---------+----------+
                      |      Max     | Process |     Min     | Process | Edge     |
Pad                   |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
----------------------+--------------+---------+-------------+---------+----------+
urukul2_spi_n_cs_n[0] |   10.207 (r) | SLOW    |   3.328 (r) | FAST    |    0.722 |
urukul2_spi_n_cs_n[1] |    9.487 (r) | SLOW    |   3.242 (r) | FAST    |    0.001 |
urukul2_spi_n_cs_n[2] |   10.103 (r) | SLOW    |   3.279 (r) | FAST    |    0.617 |
urukul2_spi_p_cs_n[0] |   10.206 (r) | SLOW    |   3.327 (r) | FAST    |    0.721 |
urukul2_spi_p_cs_n[1] |    9.486 (r) | SLOW    |   3.241 (r) | FAST    |    0.000 |
urukul2_spi_p_cs_n[2] |   10.102 (r) | SLOW    |   3.278 (r) | FAST    |    0.616 |
----------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary    |   10.207 (r) | SLOW    |   3.241 (r) | FAST    |    0.722 |
----------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: si5324_clkout_fabric_p
Bus Skew: 0.045 ns
----------------------+-------------+---------+-------------+---------+----------+
                      |     Max     | Process |     Min     | Process | Edge     |
Pad                   |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
----------------------+-------------+---------+-------------+---------+----------+
urukul4_spi_n_cs_n[0] |   9.360 (r) | SLOW    |   3.230 (r) | FAST    |    0.027 |
urukul4_spi_n_cs_n[1] |   9.385 (r) | SLOW    |   3.243 (r) | FAST    |    0.045 |
urukul4_spi_n_cs_n[2] |   9.341 (r) | SLOW    |   3.204 (r) | FAST    |    0.001 |
urukul4_spi_p_cs_n[0] |   9.359 (r) | SLOW    |   3.229 (r) | FAST    |    0.026 |
urukul4_spi_p_cs_n[1] |   9.384 (r) | SLOW    |   3.242 (r) | FAST    |    0.044 |
urukul4_spi_p_cs_n[2] |   9.340 (r) | SLOW    |   3.203 (r) | FAST    |    0.000 |
----------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary    |   9.385 (r) | SLOW    |   3.203 (r) | FAST    |    0.045 |
----------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: si5324_clkout_fabric_p
Bus Skew: 0.766 ns
----------------------+-------------+---------+-------------+---------+----------+
                      |     Max     | Process |     Min     | Process | Edge     |
Pad                   |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
----------------------+-------------+---------+-------------+---------+----------+
urukul6_spi_n_cs_n[0] |   9.207 (r) | SLOW    |   3.113 (r) | FAST    |    0.001 |
urukul6_spi_n_cs_n[1] |   9.973 (r) | SLOW    |   3.367 (r) | FAST    |    0.766 |
urukul6_spi_n_cs_n[2] |   9.850 (r) | SLOW    |   3.217 (r) | FAST    |    0.643 |
urukul6_spi_p_cs_n[0] |   9.207 (r) | SLOW    |   3.112 (r) | FAST    |    0.000 |
urukul6_spi_p_cs_n[1] |   9.972 (r) | SLOW    |   3.366 (r) | FAST    |    0.765 |
urukul6_spi_p_cs_n[2] |   9.849 (r) | SLOW    |   3.216 (r) | FAST    |    0.642 |
----------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary    |   9.973 (r) | SLOW    |   3.112 (r) | FAST    |    0.766 |
----------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: si5324_clkout_fabric_p
Bus Skew: 0.883 ns
----------------------+--------------+---------+-------------+---------+----------+
                      |      Max     | Process |     Min     | Process | Edge     |
Pad                   |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
----------------------+--------------+---------+-------------+---------+----------+
urukul8_spi_n_cs_n[0] |    9.362 (r) | SLOW    |   3.174 (r) | FAST    |    0.001 |
urukul8_spi_n_cs_n[1] |    9.726 (r) | SLOW    |   3.409 (r) | FAST    |    0.364 |
urukul8_spi_n_cs_n[2] |   10.244 (r) | SLOW    |   3.477 (r) | FAST    |    0.883 |
urukul8_spi_p_cs_n[0] |    9.361 (r) | SLOW    |   3.173 (r) | FAST    |    0.000 |
urukul8_spi_p_cs_n[1] |    9.726 (r) | SLOW    |   3.408 (r) | FAST    |    0.364 |
urukul8_spi_p_cs_n[2] |   10.243 (r) | SLOW    |   3.476 (r) | FAST    |    0.882 |
----------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary    |   10.244 (r) | SLOW    |   3.173 (r) | FAST    |    0.883 |
----------------------+--------------+---------+-------------+---------+----------+




