LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.std_logic_unsigned.ALL;

ENTITY counter_Wbits IS
	GENERIC(W : NATURAL := 4);
	PORT(d	:	IN STD_LOGIC_VECTOR(W-1 DOWNTO 0);
		  clk	:	IN BIT;
		  clrn:	IN BIT;
		  ena	:	IN BIT;
		  load:	IN BIT;
		  q	:	BUFFER STD_LOGIC_VECTOR(W-1 DOWNTO 0));
output
END counter_Wbits;

ARCHITECTURE arch_1 OF counter_Wbits IS
BEGIN
	PROCESS(clk, clrn)
	BEGIN
		IF (clrn = '0') THEN
			q <= (OTHERS => '0');
		ELSIF (clk'EVENT AND clk = '1') THEN
			IF (ena = '1') THEN
				IF (load = '1') THEN
					q <= d;
				ELSE
					q <= q+1;
				END IF;
			END IF;
		END IF;
	END PROCESS;
END arch_1;