{
  "processor": "Fujitsu SPARClite",
  "manufacturer": "Fujitsu",
  "year": 1993,
  "schema_version": "1.0",
  "source": "SPARClite User's Manual",
  "base_architecture": "sparc",
  "instruction_count": 69,
  "instructions": [
    {"mnemonic": "ADD", "opcode": "0x00", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add register-register"},
    {"mnemonic": "ADDcc", "opcode": "0x10", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Add and set condition codes"},
    {"mnemonic": "ADDX", "opcode": "0x08", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add with carry"},
    {"mnemonic": "ADDXcc", "opcode": "0x18", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Add with carry, set cc"},
    {"mnemonic": "SUB", "opcode": "0x04", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Subtract register-register"},
    {"mnemonic": "SUBcc", "opcode": "0x14", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Subtract and set condition codes"},
    {"mnemonic": "SUBX", "opcode": "0x0C", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Subtract with borrow"},
    {"mnemonic": "SUBXcc", "opcode": "0x1C", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Subtract with borrow, set cc"},
    {"mnemonic": "AND", "opcode": "0x01", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical AND"},
    {"mnemonic": "ANDcc", "opcode": "0x11", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "NZ", "notes": "AND and set condition codes"},
    {"mnemonic": "ANDN", "opcode": "0x05", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "AND NOT"},
    {"mnemonic": "ANDNcc", "opcode": "0x15", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "NZ", "notes": "AND NOT, set cc"},
    {"mnemonic": "OR", "opcode": "0x02", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical OR"},
    {"mnemonic": "ORcc", "opcode": "0x12", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "NZ", "notes": "OR and set condition codes"},
    {"mnemonic": "ORN", "opcode": "0x06", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "OR NOT"},
    {"mnemonic": "ORNcc", "opcode": "0x16", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "NZ", "notes": "OR NOT, set cc"},
    {"mnemonic": "XOR", "opcode": "0x03", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical XOR"},
    {"mnemonic": "XORcc", "opcode": "0x13", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "NZ", "notes": "XOR and set condition codes"},
    {"mnemonic": "XNOR", "opcode": "0x07", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical XNOR"},
    {"mnemonic": "XNORcc", "opcode": "0x17", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "NZ", "notes": "XNOR and set condition codes"},
    {"mnemonic": "SLL", "opcode": "0x25", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift left logical"},
    {"mnemonic": "SRL", "opcode": "0x26", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift right logical"},
    {"mnemonic": "SRA", "opcode": "0x27", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift right arithmetic"},
    {"mnemonic": "SETHI", "opcode": "0x04", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Set high 22 bits of register"},
    {"mnemonic": "NOP", "opcode": "0x01000000", "bytes": 4, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation (SETHI %g0,0)"},
    {"mnemonic": "LD", "opcode": "0x00", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Load word from memory"},
    {"mnemonic": "LDUB", "opcode": "0x01", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Load unsigned byte"},
    {"mnemonic": "LDUH", "opcode": "0x02", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Load unsigned halfword"},
    {"mnemonic": "LDSB", "opcode": "0x09", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Load signed byte"},
    {"mnemonic": "LDSH", "opcode": "0x0A", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Load signed halfword"},
    {"mnemonic": "LDD", "opcode": "0x03", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Load doubleword"},
    {"mnemonic": "ST", "opcode": "0x04", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Store word to memory"},
    {"mnemonic": "STB", "opcode": "0x05", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Store byte"},
    {"mnemonic": "STH", "opcode": "0x06", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Store halfword"},
    {"mnemonic": "STD", "opcode": "0x07", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Store doubleword"},
    {"mnemonic": "LDSTUB", "opcode": "0x0D", "bytes": 4, "cycles": 3, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Atomic load-store unsigned byte"},
    {"mnemonic": "SWAP", "opcode": "0x0F", "bytes": 4, "cycles": 3, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Atomic swap register with memory"},
    {"mnemonic": "BN", "opcode": "0x00", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch never"},
    {"mnemonic": "BE", "opcode": "0x01", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch on equal"},
    {"mnemonic": "BLE", "opcode": "0x02", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch on less or equal"},
    {"mnemonic": "BL", "opcode": "0x03", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch on less"},
    {"mnemonic": "BLEU", "opcode": "0x04", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch on less or equal unsigned"},
    {"mnemonic": "BA", "opcode": "0x08", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch always"},
    {"mnemonic": "BNE", "opcode": "0x09", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch on not equal"},
    {"mnemonic": "BG", "opcode": "0x0A", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch on greater"},
    {"mnemonic": "BGE", "opcode": "0x0B", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch on greater or equal"},
    {"mnemonic": "CALL", "opcode": "0x40000000", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Call subroutine, saves PC in %o7"},
    {"mnemonic": "JMPL", "opcode": "0x38", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Jump and link (used for RET/RETL)"},
    {"mnemonic": "RETT", "opcode": "0x39", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Return from trap"},
    {"mnemonic": "SAVE", "opcode": "0x3C", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Save register window"},
    {"mnemonic": "RESTORE", "opcode": "0x3D", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Restore register window"},
    {"mnemonic": "Ticc", "opcode": "0x3A", "bytes": 4, "cycles": 4, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Trap on integer condition codes"},
    {"mnemonic": "UMUL", "opcode": "0x0A", "bytes": 4, "cycles": 5, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Unsigned multiply (hardware multiplier)"},
    {"mnemonic": "SMUL", "opcode": "0x0B", "bytes": 4, "cycles": 5, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Signed multiply (hardware multiplier)"},
    {"mnemonic": "UMULcc", "opcode": "0x1A", "bytes": 4, "cycles": 5, "category": "multiply", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Unsigned multiply, set cc"},
    {"mnemonic": "SMULcc", "opcode": "0x1B", "bytes": 4, "cycles": 5, "category": "multiply", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Signed multiply, set cc"},
    {"mnemonic": "UDIV", "opcode": "0x0E", "bytes": 4, "cycles": 18, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Unsigned divide (hardware divider)"},
    {"mnemonic": "SDIV", "opcode": "0x0F", "bytes": 4, "cycles": 18, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Signed divide (hardware divider)"},
    {"mnemonic": "UDIVcc", "opcode": "0x1E", "bytes": 4, "cycles": 18, "category": "divide", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Unsigned divide, set cc"},
    {"mnemonic": "SDIVcc", "opcode": "0x1F", "bytes": 4, "cycles": 18, "category": "divide", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Signed divide, set cc"},
    {"mnemonic": "RDASR", "opcode": "0x28", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Read ancillary state register"},
    {"mnemonic": "WRASR", "opcode": "0x30", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Write ancillary state register"},
    {"mnemonic": "RDPSR", "opcode": "0x29", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Read processor state register (privileged)"},
    {"mnemonic": "WRPSR", "opcode": "0x31", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Write processor state register (privileged)"},
    {"mnemonic": "RDWIM", "opcode": "0x2A", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Read window invalid mask"},
    {"mnemonic": "WRWIM", "opcode": "0x32", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Write window invalid mask"},
    {"mnemonic": "RDTBR", "opcode": "0x2B", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Read trap base register"},
    {"mnemonic": "WRTBR", "opcode": "0x33", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Write trap base register"},
    {"mnemonic": "FLUSH", "opcode": "0x3B", "bytes": 4, "cycles": 5, "category": "special", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Flush instruction cache line"}
  ]
}
