placed { cell: "ResetShiftReg[0]~FF" site: eft }
placed { cell: "Axi0ResetReg[0]~FF" site: eft }
placed { cell: "r_hdmi_rst_n~FF" site: eft }
placed { cell: "rc_hdmi_tx~FF" site: eft }
placed { cell: "hdmi_tx0_o[0]~FF" site: eft }
placed { cell: "hdmi_tx1_o[0]~FF" site: eft }
placed { cell: "hdmi_tx2_o[0]~FF" site: eft }
placed { cell: "PowerOnResetCnt[0]~FF" site: eft }
placed { cell: "ResetShiftReg[1]~FF" site: eft }
placed { cell: "DdrCtrl_CFG_RST_N~FF" site: eft }
placed { cell: "Axi0ResetReg[1]~FF" site: eft }
placed { cell: "Axi0ResetReg[2]~FF" site: eft }
placed { cell: "DdrInitDone~FF" site: eft }
placed { cell: "DdrCtrl_CFG_SEQ_START~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[0]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[0]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[0]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[1]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[1]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[1]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[2]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[3]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[4]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[5]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[6]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[7]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[8]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[9]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[10]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[11]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[12]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[13]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[14]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[15]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[16]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[17]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[18]~FF" site: eft }
placed { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[19]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[0]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ctrl_clk~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_transfer_en~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_capture_en~FF" site: eft }
placed { cell: "i2c_config_index[0]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[0]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[0]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack5~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack4~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack3~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack2~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack1~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[1]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[0]~FF" site: eft }
placed { cell: "cmos_sdat_OUT~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[1]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[2]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[3]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[4]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[5]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[6]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[7]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[8]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[9]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[10]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[11]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[12]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[13]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[14]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[15]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" site: eft }
placed { cell: "i2c_config_index[1]~FF" site: eft }
placed { cell: "i2c_config_index[2]~FF" site: eft }
placed { cell: "i2c_config_index[3]~FF" site: eft }
placed { cell: "i2c_config_index[4]~FF" site: eft }
placed { cell: "i2c_config_index[5]~FF" site: eft }
placed { cell: "i2c_config_index[6]~FF" site: eft }
placed { cell: "i2c_config_index[7]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[1]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[2]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[3]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[1]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[2]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[3]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[4]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[5]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[6]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[7]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[2]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[3]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[4]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[5]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[6]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[7]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[8]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[9]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[10]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[11]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[12]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[13]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[14]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[15]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[16]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[17]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[18]~FF" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[19]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_href_r[0]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[0]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[0]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[0]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_fps_cnt[0]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/frame_sync_flag~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_href_r[1]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[1]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[2]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[3]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[4]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[5]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[6]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[7]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[1]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[2]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[3]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[4]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[5]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[6]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[7]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[1]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[2]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[3]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[4]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[5]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[6]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[7]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[8]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[9]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[10]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[11]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_fps_cnt[1]~FF" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[1]~FF" site: eft }
placed { cell: "u_sensor_frame_count/cmos_fps_cnt[0]~FF" site: eft }
placed { cell: "LED[0]~FF" site: eft }
placed { cell: "u_sensor_frame_count/cmos_vsync_r[0]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[0]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[1]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[2]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[3]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[4]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[5]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[6]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[7]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[8]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[9]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[10]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[11]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[12]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[13]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[14]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[15]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[16]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[17]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[18]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[19]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[20]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[21]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[22]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[23]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[24]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[25]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[26]~FF" site: eft }
placed { cell: "u_sensor_frame_count/delay_cnt[27]~FF" site: eft }
placed { cell: "u_sensor_frame_count/cmos_fps_cnt[1]~FF" site: eft }
placed { cell: "u_sensor_frame_count/cmos_fps_cnt[2]~FF" site: eft }
placed { cell: "u_sensor_frame_count/cmos_fps_cnt[3]~FF" site: eft }
placed { cell: "u_sensor_frame_count/cmos_fps_cnt[4]~FF" site: eft }
placed { cell: "u_sensor_frame_count/cmos_fps_cnt[5]~FF" site: eft }
placed { cell: "u_sensor_frame_count/cmos_fps_cnt[6]~FF" site: eft }
placed { cell: "u_sensor_frame_count/cmos_fps_cnt[7]~FF" site: eft }
placed { cell: "u_sensor_frame_count/cmos_fps_cnt[8]~FF" site: eft }
placed { cell: "LED[1]~FF" site: eft }
placed { cell: "LED[2]~FF" site: eft }
placed { cell: "LED[3]~FF" site: eft }
placed { cell: "LED[4]~FF" site: eft }
placed { cell: "LED[5]~FF" site: eft }
placed { cell: "LED[6]~FF" site: eft }
placed { cell: "LED[7]~FF" site: eft }
placed { cell: "u_sensor_frame_count/cmos_vsync_r[1]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[0]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[0]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/n80~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" site: eft }
placed { cell: "empty~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/waddr[12]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[13]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/raddr[12]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[13]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[10]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[11]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[12]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[13]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[12]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[13]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[12]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[13]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][12]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][13]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" site: eft }
placed { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_4" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF_frt_3" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[11]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[12]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[13]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][11]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][12]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][13]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF_frt_2" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[11]~FF_frt_1" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[13]~FF" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" site: eft }
placed { cell: "u_scaler_gray/vs_cnt[0]~FF" site: eft }
placed { cell: "tvsync_o~FF" site: eft }
placed { cell: "u_scaler_gray/tvalid_o_r~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[0]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[0]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/delay_cnt[0]~FF" site: eft }
placed { cell: "u_scaler_gray/destx[0]~FF" site: eft }
placed { cell: "u_scaler_gray/desty[0]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[0]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[0]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[0]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[0]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[1]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[2]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[3]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[4]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[5]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[6]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[7]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[8]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[9]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[10]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[11]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[12]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[13]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[14]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[15]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[12]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[13]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[14]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[15]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[1]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[2]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/delay_cnt[1]~FF" site: eft }
placed { cell: "u_scaler_gray/destx[1]~FF" site: eft }
placed { cell: "u_scaler_gray/destx[2]~FF" site: eft }
placed { cell: "u_scaler_gray/destx[3]~FF" site: eft }
placed { cell: "u_scaler_gray/destx[4]~FF" site: eft }
placed { cell: "u_scaler_gray/destx[5]~FF" site: eft }
placed { cell: "u_scaler_gray/destx[6]~FF" site: eft }
placed { cell: "u_scaler_gray/destx[7]~FF" site: eft }
placed { cell: "u_scaler_gray/destx[8]~FF" site: eft }
placed { cell: "u_scaler_gray/destx[9]~FF" site: eft }
placed { cell: "u_scaler_gray/destx[10]~FF" site: eft }
placed { cell: "u_scaler_gray/destx[11]~FF" site: eft }
placed { cell: "u_scaler_gray/destx[12]~FF" site: eft }
placed { cell: "u_scaler_gray/destx[13]~FF" site: eft }
placed { cell: "u_scaler_gray/destx[14]~FF" site: eft }
placed { cell: "u_scaler_gray/destx[15]~FF" site: eft }
placed { cell: "u_scaler_gray/desty[1]~FF" site: eft }
placed { cell: "u_scaler_gray/desty[2]~FF" site: eft }
placed { cell: "u_scaler_gray/desty[3]~FF" site: eft }
placed { cell: "u_scaler_gray/desty[4]~FF" site: eft }
placed { cell: "u_scaler_gray/desty[5]~FF" site: eft }
placed { cell: "u_scaler_gray/desty[6]~FF" site: eft }
placed { cell: "u_scaler_gray/desty[7]~FF" site: eft }
placed { cell: "u_scaler_gray/desty[8]~FF" site: eft }
placed { cell: "u_scaler_gray/desty[9]~FF" site: eft }
placed { cell: "u_scaler_gray/desty[10]~FF" site: eft }
placed { cell: "u_scaler_gray/desty[11]~FF" site: eft }
placed { cell: "u_scaler_gray/desty[12]~FF" site: eft }
placed { cell: "u_scaler_gray/desty[13]~FF" site: eft }
placed { cell: "u_scaler_gray/desty[14]~FF" site: eft }
placed { cell: "u_scaler_gray/desty[15]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[8]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[9]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[10]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[11]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[1]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[2]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[3]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[4]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[5]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[6]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[7]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[8]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[9]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[10]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[11]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[1]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[2]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[3]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[4]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[5]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[6]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[7]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[8]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[9]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[10]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[11]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[8]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[9]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[10]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[11]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[1]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[2]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[4]~FF" site: eft }
placed { cell: "u_scaler_gray/tvalid~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[1]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[2]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[3]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[4]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[5]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[6]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[7]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[8]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[9]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[10]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[11]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[12]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[13]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[14]~FF" site: eft }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[15]~FF" site: eft }
placed { cell: "u_scaler_gray/vs_cnt[1]~FF" site: eft }
placed { cell: "u_scaler_gray/vs_cnt[2]~FF" site: eft }
placed { cell: "u_scaler_gray/vs_cnt[3]~FF" site: eft }
placed { cell: "u_scaler_gray/vs_cnt[4]~FF" site: eft }
placed { cell: "u_scaler_gray/vs_cnt[5]~FF" site: eft }
placed { cell: "u_scaler_gray/vs_cnt[6]~FF" site: eft }
placed { cell: "u_scaler_gray/vs_cnt[7]~FF" site: eft }
placed { cell: "u_scaler_gray/vs_cnt[8]~FF" site: eft }
placed { cell: "u_scaler_gray/vs_cnt[9]~FF" site: eft }
placed { cell: "u_scaler_gray/vs_cnt[10]~FF" site: eft }
placed { cell: "u_scaler_gray/vs_cnt[11]~FF" site: eft }
placed { cell: "u_scaler_gray/vs_cnt[12]~FF" site: eft }
placed { cell: "u_scaler_gray/vs_cnt[13]~FF" site: eft }
placed { cell: "u_scaler_gray/vs_cnt[14]~FF" site: eft }
placed { cell: "u_scaler_gray/vs_cnt[15]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[0]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[0]~FF" site: eft }
placed { cell: "DdrCtrl_ASIZE_0[2]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[10]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[11]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[12]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[13]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[14]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[15]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[16]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[17]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[18]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[19]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[20]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[21]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[22]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[23]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[24]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[25]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[26]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[27]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[1]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[2]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[3]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[4]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[5]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[6]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[7]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[8]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[9]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[10]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[11]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[12]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[13]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[14]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[15]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[16]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[17]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[18]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[19]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[20]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[21]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[22]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[23]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[24]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[25]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[26]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[27]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[9]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[10]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[11]~FF" site: eft }
placed { cell: "u_scaler_gray/srcx_int[0]~FF" site: eft }
placed { cell: "u_scaler_gray/srcx_int[1]~FF" site: eft }
placed { cell: "u_scaler_gray/srcx_int[2]~FF" site: eft }
placed { cell: "u_scaler_gray/srcx_int[3]~FF" site: eft }
placed { cell: "u_scaler_gray/srcx_int[4]~FF" site: eft }
placed { cell: "u_scaler_gray/srcx_int[5]~FF" site: eft }
placed { cell: "u_scaler_gray/srcx_int[6]~FF" site: eft }
placed { cell: "u_scaler_gray/srcx_int[7]~FF" site: eft }
placed { cell: "u_scaler_gray/srcx_int[8]~FF" site: eft }
placed { cell: "u_scaler_gray/srcx_int[9]~FF" site: eft }
placed { cell: "u_scaler_gray/srcx_int[10]~FF" site: eft }
placed { cell: "u_scaler_gray/srcx_int[11]~FF" site: eft }
placed { cell: "u_scaler_gray/srcx_int[12]~FF" site: eft }
placed { cell: "u_scaler_gray/srcx_int[13]~FF" site: eft }
placed { cell: "u_scaler_gray/srcx_int[14]~FF" site: eft }
placed { cell: "u_scaler_gray/srcx_int[15]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[1]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[2]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[3]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[4]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[5]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[6]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[7]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[8]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[9]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[10]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[11]~FF" site: eft }
placed { cell: "u_scaler_gray/srcy_int[0]~FF" site: eft }
placed { cell: "u_scaler_gray/srcy_int[1]~FF" site: eft }
placed { cell: "u_scaler_gray/srcy_int[2]~FF" site: eft }
placed { cell: "u_scaler_gray/srcy_int[3]~FF" site: eft }
placed { cell: "u_scaler_gray/srcy_int[4]~FF" site: eft }
placed { cell: "u_scaler_gray/srcy_int[5]~FF" site: eft }
placed { cell: "u_scaler_gray/srcy_int[6]~FF" site: eft }
placed { cell: "u_scaler_gray/srcy_int[7]~FF" site: eft }
placed { cell: "u_scaler_gray/srcy_int[8]~FF" site: eft }
placed { cell: "u_scaler_gray/srcy_int[9]~FF" site: eft }
placed { cell: "u_scaler_gray/srcy_int[10]~FF" site: eft }
placed { cell: "u_scaler_gray/srcy_int[11]~FF" site: eft }
placed { cell: "u_scaler_gray/srcy_int[12]~FF" site: eft }
placed { cell: "u_scaler_gray/srcy_int[13]~FF" site: eft }
placed { cell: "u_scaler_gray/srcy_int[14]~FF" site: eft }
placed { cell: "u_scaler_gray/srcy_int[15]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[10]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[11]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[12]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[13]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[14]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[15]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[16]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[17]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[18]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[19]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[20]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[21]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[22]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[23]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[24]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[25]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[26]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[27]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[0]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[1]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[2]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[3]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[4]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[5]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[6]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[7]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[8]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[9]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[10]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[11]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[9]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[10]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[11]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[0]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[0]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[0]~FF" site: eft }
placed { cell: "tdata_o[0]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[0]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[1]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[2]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[3]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[4]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[5]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[6]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[7]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[8]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[9]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[10]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[11]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[12]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[13]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[14]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[15]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[16]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[17]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[18]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[19]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[20]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[1]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[2]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[3]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[4]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[5]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[6]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[7]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[8]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[9]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[10]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[11]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[12]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[13]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[14]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[15]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[16]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[17]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[18]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[19]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[20]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[11]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[12]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[13]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[14]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[15]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[16]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[17]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[18]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[19]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[20]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[21]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[1]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[2]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[3]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[4]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[5]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[6]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[7]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[8]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[9]~FF" site: eft }
placed { cell: "tdata_o[1]~FF" site: eft }
placed { cell: "tdata_o[2]~FF" site: eft }
placed { cell: "tdata_o[3]~FF" site: eft }
placed { cell: "tdata_o[4]~FF" site: eft }
placed { cell: "tdata_o[5]~FF" site: eft }
placed { cell: "tdata_o[6]~FF" site: eft }
placed { cell: "tdata_o[7]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[1]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[2]~FF" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[3]~FF" site: eft }
placed { cell: "tvalid_o~FF" site: eft }
placed { cell: "u_axi4_ctrl/wframe_vsync_dly[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rframe_vsync_dly[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wframe_index[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rframe_index[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/state[0]~FF" site: eft }
placed { cell: "DdrCtrl_ATYPE_0~FF" site: eft }
placed { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rdata_cnt_dly[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rdata_cnt_dly[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wenb~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wframe_vsync_dly[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wframe_vsync_dly[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wframe_vsync_dly[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rframe_vsync_dly[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rframe_vsync_dly[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rframe_vsync_dly[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wframe_index[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wfifo_empty~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_empty~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" site: eft }
placed { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_35" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rframe_index[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/state[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/state[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[13]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[14]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[15]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[16]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[17]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[18]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[19]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[20]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[21]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[22]~FF" site: eft }
placed { cell: "u_axi4_ctrl/awaddr[23]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[13]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[14]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[15]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[16]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[17]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[18]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[19]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[20]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[21]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[22]~FF" site: eft }
placed { cell: "u_axi4_ctrl/araddr[23]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[10]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[11]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[12]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[13]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[14]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[15]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[16]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[17]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[18]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[19]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[20]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[21]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[22]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[23]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[24]~FF" site: eft }
placed { cell: "DdrCtrl_AADDR_0[25]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wdata_cnt_dly[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wdata_cnt_dly[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wdata_cnt_dly[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wdata_cnt_dly[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/wdata_cnt_dly[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rdata_cnt_dly[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rdata_cnt_dly[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rdata_cnt_dly[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rdata_cnt_dly[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rdata_cnt_dly[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rdata_cnt_dly[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rdata_cnt_dly[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[1]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[2]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[3]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[4]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[5]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[6]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[7]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[8]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[9]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[10]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[11]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[12]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[13]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[14]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[15]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[16]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[17]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[18]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[19]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[20]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[21]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[22]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[23]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[24]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[25]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[26]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[27]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[28]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[29]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[30]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[31]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[32]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[33]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[34]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[35]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[36]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[37]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[38]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[39]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[40]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[41]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[42]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[43]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[44]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[45]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[46]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[47]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[48]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[49]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[50]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[51]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[52]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[53]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[54]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[55]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[56]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[57]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[58]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[59]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[60]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[61]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[62]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[63]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[64]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[65]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[66]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[67]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[68]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[69]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[70]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[71]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[72]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[73]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[74]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[75]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[76]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[77]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[78]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[79]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[80]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[81]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[82]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[83]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[84]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[85]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[86]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[87]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[88]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[89]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[90]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[91]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[92]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[93]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[94]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[95]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[96]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[97]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[98]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[99]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[100]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[101]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[102]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[103]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[104]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[105]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[106]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[107]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[108]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[109]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[110]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[111]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[112]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[113]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[114]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[115]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[116]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[117]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[118]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[119]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[120]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[121]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[122]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[123]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[124]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[125]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[126]~FF" site: eft }
placed { cell: "u_axi4_ctrl/rfifo_wdata[127]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[0]~FF" site: eft }
placed { cell: "lcd_hs~FF" site: eft }
placed { cell: "lcd_vs~FF" site: eft }
placed { cell: "lcd_de~FF" site: eft }
placed { cell: "u_lcd_driver/r_lcd_dv~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[0]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[1]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[2]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[3]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[4]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[5]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[6]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[7]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[8]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[9]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[10]~FF" site: eft }
placed { cell: "u_lcd_driver/vcnt[11]~FF" site: eft }
placed { cell: "u_lcd_driver/r_lcd_rgb[1]~FF_frt_6_frt_36" site: eft }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF_frt_32" site: eft }
placed { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_37" site: eft }
placed { cell: "u_lcd_driver/hcnt[1]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[2]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[3]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[4]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[5]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[6]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[7]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[8]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[9]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[10]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[11]~FF" site: eft }
placed { cell: "w_hdmi_txd0[0]~FF" site: eft }
placed { cell: "u_rgb2dvi/enc_0/acc[0]~FF" site: eft }
placed { cell: "w_hdmi_txd0[1]~FF" site: eft }
placed { cell: "w_hdmi_txd0[2]~FF" site: eft }
placed { cell: "w_hdmi_txd0[3]~FF" site: eft }
placed { cell: "w_hdmi_txd0[4]~FF" site: eft }
placed { cell: "w_hdmi_txd0[5]~FF" site: eft }
placed { cell: "w_hdmi_txd0[6]~FF" site: eft }
placed { cell: "w_hdmi_txd0[7]~FF" site: eft }
placed { cell: "w_hdmi_txd0[8]~FF" site: eft }
placed { cell: "w_hdmi_txd0[9]~FF" site: eft }
placed { cell: "u_rgb2dvi/enc_0/acc[1]~FF" site: eft }
placed { cell: "u_rgb2dvi/enc_0/acc[2]~FF" site: eft }
placed { cell: "u_rgb2dvi/enc_0/acc[3]~FF" site: eft }
placed { cell: "u_rgb2dvi/enc_0/acc[4]~FF" site: eft }
placed { cell: "w_hdmi_txd1[0]~FF" site: eft }
placed { cell: "u_rgb2dvi/enc_1/acc[0]~FF" site: eft }
placed { cell: "w_hdmi_txd1[1]~FF" site: eft }
placed { cell: "w_hdmi_txd1[2]~FF" site: eft }
placed { cell: "w_hdmi_txd1[3]~FF" site: eft }
placed { cell: "w_hdmi_txd1[4]~FF" site: eft }
placed { cell: "w_hdmi_txd1[5]~FF" site: eft }
placed { cell: "w_hdmi_txd1[6]~FF" site: eft }
placed { cell: "w_hdmi_txd1[7]~FF" site: eft }
placed { cell: "w_hdmi_txd1[8]~FF" site: eft }
placed { cell: "w_hdmi_txd1[9]~FF" site: eft }
placed { cell: "u_rgb2dvi/enc_1/acc[1]~FF" site: eft }
placed { cell: "u_rgb2dvi/enc_1/acc[2]~FF" site: eft }
placed { cell: "u_rgb2dvi/enc_1/acc[3]~FF" site: eft }
placed { cell: "u_rgb2dvi/enc_1/acc[4]~FF" site: eft }
placed { cell: "w_hdmi_txd2[0]~FF" site: eft }
placed { cell: "u_rgb2dvi/enc_2/acc[0]~FF" site: eft }
placed { cell: "w_hdmi_txd2[1]~FF" site: eft }
placed { cell: "w_hdmi_txd2[2]~FF" site: eft }
placed { cell: "w_hdmi_txd2[3]~FF" site: eft }
placed { cell: "w_hdmi_txd2[4]~FF" site: eft }
placed { cell: "w_hdmi_txd2[5]~FF" site: eft }
placed { cell: "w_hdmi_txd2[6]~FF" site: eft }
placed { cell: "w_hdmi_txd2[7]~FF" site: eft }
placed { cell: "w_hdmi_txd2[9]~FF" site: eft }
placed { cell: "u_rgb2dvi/enc_2/acc[1]~FF" site: eft }
placed { cell: "u_rgb2dvi/enc_2/acc[2]~FF" site: eft }
placed { cell: "u_rgb2dvi/enc_2/acc[3]~FF" site: eft }
placed { cell: "u_rgb2dvi/enc_2/acc[4]~FF" site: eft }
placed { cell: "hdmi_txc_o[1]~FF" site: eft }
placed { cell: "r_hdmi_txc_o[9]~FF" site: eft }
placed { cell: "hdmi_tx0_o[1]~FF" site: eft }
placed { cell: "hdmi_tx0_o[2]~FF" site: eft }
placed { cell: "hdmi_tx0_o[3]~FF" site: eft }
placed { cell: "hdmi_tx0_o[4]~FF" site: eft }
placed { cell: "r_hdmi_tx0_o[5]~FF" site: eft }
placed { cell: "r_hdmi_tx0_o[6]~FF" site: eft }
placed { cell: "r_hdmi_tx0_o[7]~FF" site: eft }
placed { cell: "r_hdmi_tx0_o[8]~FF" site: eft }
placed { cell: "r_hdmi_tx0_o[9]~FF" site: eft }
placed { cell: "hdmi_tx1_o[1]~FF" site: eft }
placed { cell: "hdmi_tx1_o[2]~FF" site: eft }
placed { cell: "hdmi_tx1_o[3]~FF" site: eft }
placed { cell: "hdmi_tx1_o[4]~FF" site: eft }
placed { cell: "r_hdmi_tx1_o[5]~FF" site: eft }
placed { cell: "r_hdmi_tx1_o[6]~FF" site: eft }
placed { cell: "r_hdmi_tx1_o[7]~FF" site: eft }
placed { cell: "r_hdmi_tx1_o[8]~FF" site: eft }
placed { cell: "r_hdmi_tx1_o[9]~FF" site: eft }
placed { cell: "hdmi_tx2_o[1]~FF" site: eft }
placed { cell: "hdmi_tx2_o[2]~FF" site: eft }
placed { cell: "hdmi_tx2_o[3]~FF" site: eft }
placed { cell: "hdmi_tx2_o[4]~FF" site: eft }
placed { cell: "r_hdmi_tx2_o[5]~FF" site: eft }
placed { cell: "r_hdmi_tx2_o[6]~FF" site: eft }
placed { cell: "r_hdmi_tx2_o[7]~FF" site: eft }
placed { cell: "r_hdmi_tx2_o[9]~FF" site: eft }
placed { cell: "PowerOnResetCnt[1]~FF" site: eft }
placed { cell: "PowerOnResetCnt[2]~FF" site: eft }
placed { cell: "PowerOnResetCnt[3]~FF" site: eft }
placed { cell: "PowerOnResetCnt[4]~FF" site: eft }
placed { cell: "PowerOnResetCnt[5]~FF" site: eft }
placed { cell: "PowerOnResetCnt[6]~FF" site: eft }
placed { cell: "PowerOnResetCnt[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_run_trig~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_stop_trig~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_soft_reset_in~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_resetn_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_resetn~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.enable~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/tu_trigger~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/biu_ready~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[0]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[1]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[2]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[3]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[4]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[5]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[6]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[7]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[8]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[9]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[10]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[11]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[12]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[13]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[14]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[15]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[16]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[17]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[18]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[19]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[20]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[21]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[22]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[23]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[24]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[25]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[26]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[27]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[28]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[29]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[30]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[31]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[32]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[33]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[34]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[35]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[36]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[37]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[38]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[39]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[40]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[41]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[42]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[43]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[44]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[45]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[46]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[47]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[48]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[49]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[50]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[51]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[52]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[53]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[54]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[55]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[56]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[57]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[58]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[59]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[60]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[61]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[62]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[63]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[64]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[65]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[66]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[67]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[68]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[69]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[70]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[71]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[72]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[73]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[74]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[75]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[76]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[77]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[78]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[79]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[80]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[81]~FF" site: eft }
placed { cell: "u_lcd_driver/hcnt[8]~FF_frt_41" site: eft }
placed { cell: "u_lcd_driver/vcnt[2]~FF_frt_40" site: eft }
placed { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28_frt_38" site: eft }
placed { cell: "u_lcd_driver/vcnt[7]~FF_frt_39" site: eft }
placed { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28" site: eft }
placed { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_20_frt_26" site: eft }
placed { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_27" site: eft }
placed { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25" site: eft }
placed { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_11" site: eft }
placed { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10" site: eft }
placed { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_24" site: eft }
placed { cell: "u_lcd_driver/r_lcd_dv~FF_frt_7" site: eft }
placed { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF_frt_0" site: eft }
placed { cell: "Axi_Clk" site: io }
placed { cell: "tx_slowclk" site: io }
placed { cell: "tx_fastclk" site: io }
placed { cell: "hdmi_clk1x_i" site: io }
placed { cell: "hdmi_clk2x_i" site: io }
placed { cell: "hdmi_clk5x_i" site: io }
placed { cell: "PllLocked[1]" site: io }
placed { cell: "PllLocked[0]" site: io }
placed { cell: "DdrCtrl_CFG_RST_N" site: io }
placed { cell: "DdrCtrl_CFG_SEQ_RST" site: io }
placed { cell: "DdrCtrl_CFG_SEQ_START" site: io }
placed { cell: "DdrCtrl_AID_0[7]" site: io }
placed { cell: "DdrCtrl_AID_0[6]" site: io }
placed { cell: "DdrCtrl_AID_0[5]" site: io }
placed { cell: "DdrCtrl_AID_0[4]" site: io }
placed { cell: "DdrCtrl_AID_0[3]" site: io }
placed { cell: "DdrCtrl_AID_0[2]" site: io }
placed { cell: "DdrCtrl_AID_0[1]" site: io }
placed { cell: "DdrCtrl_AID_0[0]" site: io }
placed { cell: "DdrCtrl_AADDR_0[31]" site: io }
placed { cell: "DdrCtrl_AADDR_0[30]" site: io }
placed { cell: "DdrCtrl_AADDR_0[29]" site: io }
placed { cell: "DdrCtrl_AADDR_0[28]" site: io }
placed { cell: "DdrCtrl_AADDR_0[27]" site: io }
placed { cell: "DdrCtrl_AADDR_0[26]" site: io }
placed { cell: "DdrCtrl_AADDR_0[25]" site: io }
placed { cell: "DdrCtrl_AADDR_0[24]" site: io }
placed { cell: "DdrCtrl_AADDR_0[23]" site: io }
placed { cell: "DdrCtrl_AADDR_0[22]" site: io }
placed { cell: "DdrCtrl_AADDR_0[21]" site: io }
placed { cell: "DdrCtrl_AADDR_0[20]" site: io }
placed { cell: "DdrCtrl_AADDR_0[19]" site: io }
placed { cell: "DdrCtrl_AADDR_0[18]" site: io }
placed { cell: "DdrCtrl_AADDR_0[17]" site: io }
placed { cell: "DdrCtrl_AADDR_0[16]" site: io }
placed { cell: "DdrCtrl_AADDR_0[15]" site: io }
placed { cell: "DdrCtrl_AADDR_0[14]" site: io }
placed { cell: "DdrCtrl_AADDR_0[13]" site: io }
placed { cell: "DdrCtrl_AADDR_0[12]" site: io }
placed { cell: "DdrCtrl_AADDR_0[11]" site: io }
placed { cell: "DdrCtrl_AADDR_0[10]" site: io }
placed { cell: "DdrCtrl_AADDR_0[9]" site: io }
placed { cell: "DdrCtrl_AADDR_0[8]" site: io }
placed { cell: "DdrCtrl_AADDR_0[7]" site: io }
placed { cell: "DdrCtrl_AADDR_0[6]" site: io }
placed { cell: "DdrCtrl_AADDR_0[5]" site: io }
placed { cell: "DdrCtrl_AADDR_0[4]" site: io }
placed { cell: "DdrCtrl_AADDR_0[3]" site: io }
placed { cell: "DdrCtrl_AADDR_0[2]" site: io }
placed { cell: "DdrCtrl_AADDR_0[1]" site: io }
placed { cell: "DdrCtrl_AADDR_0[0]" site: io }
placed { cell: "DdrCtrl_ALEN_0[7]" site: io }
placed { cell: "DdrCtrl_ALEN_0[6]" site: io }
placed { cell: "DdrCtrl_ALEN_0[5]" site: io }
placed { cell: "DdrCtrl_ALEN_0[4]" site: io }
placed { cell: "DdrCtrl_ALEN_0[3]" site: io }
placed { cell: "DdrCtrl_ALEN_0[2]" site: io }
placed { cell: "DdrCtrl_ALEN_0[1]" site: io }
placed { cell: "DdrCtrl_ALEN_0[0]" site: io }
placed { cell: "DdrCtrl_ASIZE_0[2]" site: io }
placed { cell: "DdrCtrl_ASIZE_0[1]" site: io }
placed { cell: "DdrCtrl_ASIZE_0[0]" site: io }
placed { cell: "DdrCtrl_ABURST_0[1]" site: io }
placed { cell: "DdrCtrl_ABURST_0[0]" site: io }
placed { cell: "DdrCtrl_ALOCK_0[1]" site: io }
placed { cell: "DdrCtrl_ALOCK_0[0]" site: io }
placed { cell: "DdrCtrl_AVALID_0" site: io }
placed { cell: "DdrCtrl_AREADY_0" site: io }
placed { cell: "DdrCtrl_ATYPE_0" site: io }
placed { cell: "DdrCtrl_WID_0[7]" site: io }
placed { cell: "DdrCtrl_WID_0[6]" site: io }
placed { cell: "DdrCtrl_WID_0[5]" site: io }
placed { cell: "DdrCtrl_WID_0[4]" site: io }
placed { cell: "DdrCtrl_WID_0[3]" site: io }
placed { cell: "DdrCtrl_WID_0[2]" site: io }
placed { cell: "DdrCtrl_WID_0[1]" site: io }
placed { cell: "DdrCtrl_WID_0[0]" site: io }
placed { cell: "DdrCtrl_WDATA_0[127]" site: io }
placed { cell: "DdrCtrl_WDATA_0[126]" site: io }
placed { cell: "DdrCtrl_WDATA_0[125]" site: io }
placed { cell: "DdrCtrl_WDATA_0[124]" site: io }
placed { cell: "DdrCtrl_WDATA_0[123]" site: io }
placed { cell: "DdrCtrl_WDATA_0[122]" site: io }
placed { cell: "DdrCtrl_WDATA_0[121]" site: io }
placed { cell: "DdrCtrl_WDATA_0[120]" site: io }
placed { cell: "DdrCtrl_WDATA_0[119]" site: io }
placed { cell: "DdrCtrl_WDATA_0[118]" site: io }
placed { cell: "DdrCtrl_WDATA_0[117]" site: io }
placed { cell: "DdrCtrl_WDATA_0[116]" site: io }
placed { cell: "DdrCtrl_WDATA_0[115]" site: io }
placed { cell: "DdrCtrl_WDATA_0[114]" site: io }
placed { cell: "DdrCtrl_WDATA_0[113]" site: io }
placed { cell: "DdrCtrl_WDATA_0[112]" site: io }
placed { cell: "DdrCtrl_WDATA_0[111]" site: io }
placed { cell: "DdrCtrl_WDATA_0[110]" site: io }
placed { cell: "DdrCtrl_WDATA_0[109]" site: io }
placed { cell: "DdrCtrl_WDATA_0[108]" site: io }
placed { cell: "DdrCtrl_WDATA_0[107]" site: io }
placed { cell: "DdrCtrl_WDATA_0[106]" site: io }
placed { cell: "DdrCtrl_WDATA_0[105]" site: io }
placed { cell: "DdrCtrl_WDATA_0[104]" site: io }
placed { cell: "DdrCtrl_WDATA_0[103]" site: io }
placed { cell: "DdrCtrl_WDATA_0[102]" site: io }
placed { cell: "DdrCtrl_WDATA_0[101]" site: io }
placed { cell: "DdrCtrl_WDATA_0[100]" site: io }
placed { cell: "DdrCtrl_WDATA_0[99]" site: io }
placed { cell: "DdrCtrl_WDATA_0[98]" site: io }
placed { cell: "DdrCtrl_WDATA_0[97]" site: io }
placed { cell: "DdrCtrl_WDATA_0[96]" site: io }
placed { cell: "DdrCtrl_WDATA_0[95]" site: io }
placed { cell: "DdrCtrl_WDATA_0[94]" site: io }
placed { cell: "DdrCtrl_WDATA_0[93]" site: io }
placed { cell: "DdrCtrl_WDATA_0[92]" site: io }
placed { cell: "DdrCtrl_WDATA_0[91]" site: io }
placed { cell: "DdrCtrl_WDATA_0[90]" site: io }
placed { cell: "DdrCtrl_WDATA_0[89]" site: io }
placed { cell: "DdrCtrl_WDATA_0[88]" site: io }
placed { cell: "DdrCtrl_WDATA_0[87]" site: io }
placed { cell: "DdrCtrl_WDATA_0[86]" site: io }
placed { cell: "DdrCtrl_WDATA_0[85]" site: io }
placed { cell: "DdrCtrl_WDATA_0[84]" site: io }
placed { cell: "DdrCtrl_WDATA_0[83]" site: io }
placed { cell: "DdrCtrl_WDATA_0[82]" site: io }
placed { cell: "DdrCtrl_WDATA_0[81]" site: io }
placed { cell: "DdrCtrl_WDATA_0[80]" site: io }
placed { cell: "DdrCtrl_WDATA_0[79]" site: io }
placed { cell: "DdrCtrl_WDATA_0[78]" site: io }
placed { cell: "DdrCtrl_WDATA_0[77]" site: io }
placed { cell: "DdrCtrl_WDATA_0[76]" site: io }
placed { cell: "DdrCtrl_WDATA_0[75]" site: io }
placed { cell: "DdrCtrl_WDATA_0[74]" site: io }
placed { cell: "DdrCtrl_WDATA_0[73]" site: io }
placed { cell: "DdrCtrl_WDATA_0[72]" site: io }
placed { cell: "DdrCtrl_WDATA_0[71]" site: io }
placed { cell: "DdrCtrl_WDATA_0[70]" site: io }
placed { cell: "DdrCtrl_WDATA_0[69]" site: io }
placed { cell: "DdrCtrl_WDATA_0[68]" site: io }
placed { cell: "DdrCtrl_WDATA_0[67]" site: io }
placed { cell: "DdrCtrl_WDATA_0[66]" site: io }
placed { cell: "DdrCtrl_WDATA_0[65]" site: io }
placed { cell: "DdrCtrl_WDATA_0[64]" site: io }
placed { cell: "DdrCtrl_WDATA_0[63]" site: io }
placed { cell: "DdrCtrl_WDATA_0[62]" site: io }
placed { cell: "DdrCtrl_WDATA_0[61]" site: io }
placed { cell: "DdrCtrl_WDATA_0[60]" site: io }
placed { cell: "DdrCtrl_WDATA_0[59]" site: io }
placed { cell: "DdrCtrl_WDATA_0[58]" site: io }
placed { cell: "DdrCtrl_WDATA_0[57]" site: io }
placed { cell: "DdrCtrl_WDATA_0[56]" site: io }
placed { cell: "DdrCtrl_WDATA_0[55]" site: io }
placed { cell: "DdrCtrl_WDATA_0[54]" site: io }
placed { cell: "DdrCtrl_WDATA_0[53]" site: io }
placed { cell: "DdrCtrl_WDATA_0[52]" site: io }
placed { cell: "DdrCtrl_WDATA_0[51]" site: io }
placed { cell: "DdrCtrl_WDATA_0[50]" site: io }
placed { cell: "DdrCtrl_WDATA_0[49]" site: io }
placed { cell: "DdrCtrl_WDATA_0[48]" site: io }
placed { cell: "DdrCtrl_WDATA_0[47]" site: io }
placed { cell: "DdrCtrl_WDATA_0[46]" site: io }
placed { cell: "DdrCtrl_WDATA_0[45]" site: io }
placed { cell: "DdrCtrl_WDATA_0[44]" site: io }
placed { cell: "DdrCtrl_WDATA_0[43]" site: io }
placed { cell: "DdrCtrl_WDATA_0[42]" site: io }
placed { cell: "DdrCtrl_WDATA_0[41]" site: io }
placed { cell: "DdrCtrl_WDATA_0[40]" site: io }
placed { cell: "DdrCtrl_WDATA_0[39]" site: io }
placed { cell: "DdrCtrl_WDATA_0[38]" site: io }
placed { cell: "DdrCtrl_WDATA_0[37]" site: io }
placed { cell: "DdrCtrl_WDATA_0[36]" site: io }
placed { cell: "DdrCtrl_WDATA_0[35]" site: io }
placed { cell: "DdrCtrl_WDATA_0[34]" site: io }
placed { cell: "DdrCtrl_WDATA_0[33]" site: io }
placed { cell: "DdrCtrl_WDATA_0[32]" site: io }
placed { cell: "DdrCtrl_WDATA_0[31]" site: io }
placed { cell: "DdrCtrl_WDATA_0[30]" site: io }
placed { cell: "DdrCtrl_WDATA_0[29]" site: io }
placed { cell: "DdrCtrl_WDATA_0[28]" site: io }
placed { cell: "DdrCtrl_WDATA_0[27]" site: io }
placed { cell: "DdrCtrl_WDATA_0[26]" site: io }
placed { cell: "DdrCtrl_WDATA_0[25]" site: io }
placed { cell: "DdrCtrl_WDATA_0[24]" site: io }
placed { cell: "DdrCtrl_WDATA_0[23]" site: io }
placed { cell: "DdrCtrl_WDATA_0[22]" site: io }
placed { cell: "DdrCtrl_WDATA_0[21]" site: io }
placed { cell: "DdrCtrl_WDATA_0[20]" site: io }
placed { cell: "DdrCtrl_WDATA_0[19]" site: io }
placed { cell: "DdrCtrl_WDATA_0[18]" site: io }
placed { cell: "DdrCtrl_WDATA_0[17]" site: io }
placed { cell: "DdrCtrl_WDATA_0[16]" site: io }
placed { cell: "DdrCtrl_WDATA_0[15]" site: io }
placed { cell: "DdrCtrl_WDATA_0[14]" site: io }
placed { cell: "DdrCtrl_WDATA_0[13]" site: io }
placed { cell: "DdrCtrl_WDATA_0[12]" site: io }
placed { cell: "DdrCtrl_WDATA_0[11]" site: io }
placed { cell: "DdrCtrl_WDATA_0[10]" site: io }
placed { cell: "DdrCtrl_WDATA_0[9]" site: io }
placed { cell: "DdrCtrl_WDATA_0[8]" site: io }
placed { cell: "DdrCtrl_WDATA_0[7]" site: io }
placed { cell: "DdrCtrl_WDATA_0[6]" site: io }
placed { cell: "DdrCtrl_WDATA_0[5]" site: io }
placed { cell: "DdrCtrl_WDATA_0[4]" site: io }
placed { cell: "DdrCtrl_WDATA_0[3]" site: io }
placed { cell: "DdrCtrl_WDATA_0[2]" site: io }
placed { cell: "DdrCtrl_WDATA_0[1]" site: io }
placed { cell: "DdrCtrl_WDATA_0[0]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[15]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[14]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[13]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[12]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[11]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[10]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[9]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[8]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[7]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[6]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[5]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[4]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[3]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[2]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[1]" site: io }
placed { cell: "DdrCtrl_WSTRB_0[0]" site: io }
placed { cell: "DdrCtrl_WLAST_0" site: io }
placed { cell: "DdrCtrl_WVALID_0" site: io }
placed { cell: "DdrCtrl_WREADY_0" site: io }
placed { cell: "DdrCtrl_RDATA_0[127]" site: io }
placed { cell: "DdrCtrl_RDATA_0[126]" site: io }
placed { cell: "DdrCtrl_RDATA_0[125]" site: io }
placed { cell: "DdrCtrl_RDATA_0[124]" site: io }
placed { cell: "DdrCtrl_RDATA_0[123]" site: io }
placed { cell: "DdrCtrl_RDATA_0[122]" site: io }
placed { cell: "DdrCtrl_RDATA_0[121]" site: io }
placed { cell: "DdrCtrl_RDATA_0[120]" site: io }
placed { cell: "DdrCtrl_RDATA_0[119]" site: io }
placed { cell: "DdrCtrl_RDATA_0[118]" site: io }
placed { cell: "DdrCtrl_RDATA_0[117]" site: io }
placed { cell: "DdrCtrl_RDATA_0[116]" site: io }
placed { cell: "DdrCtrl_RDATA_0[115]" site: io }
placed { cell: "DdrCtrl_RDATA_0[114]" site: io }
placed { cell: "DdrCtrl_RDATA_0[113]" site: io }
placed { cell: "DdrCtrl_RDATA_0[112]" site: io }
placed { cell: "DdrCtrl_RDATA_0[111]" site: io }
placed { cell: "DdrCtrl_RDATA_0[110]" site: io }
placed { cell: "DdrCtrl_RDATA_0[109]" site: io }
placed { cell: "DdrCtrl_RDATA_0[108]" site: io }
placed { cell: "DdrCtrl_RDATA_0[107]" site: io }
placed { cell: "DdrCtrl_RDATA_0[106]" site: io }
placed { cell: "DdrCtrl_RDATA_0[105]" site: io }
placed { cell: "DdrCtrl_RDATA_0[104]" site: io }
placed { cell: "DdrCtrl_RDATA_0[103]" site: io }
placed { cell: "DdrCtrl_RDATA_0[102]" site: io }
placed { cell: "DdrCtrl_RDATA_0[101]" site: io }
placed { cell: "DdrCtrl_RDATA_0[100]" site: io }
placed { cell: "DdrCtrl_RDATA_0[99]" site: io }
placed { cell: "DdrCtrl_RDATA_0[98]" site: io }
placed { cell: "DdrCtrl_RDATA_0[97]" site: io }
placed { cell: "DdrCtrl_RDATA_0[96]" site: io }
placed { cell: "DdrCtrl_RDATA_0[95]" site: io }
placed { cell: "DdrCtrl_RDATA_0[94]" site: io }
placed { cell: "DdrCtrl_RDATA_0[93]" site: io }
placed { cell: "DdrCtrl_RDATA_0[92]" site: io }
placed { cell: "DdrCtrl_RDATA_0[91]" site: io }
placed { cell: "DdrCtrl_RDATA_0[90]" site: io }
placed { cell: "DdrCtrl_RDATA_0[89]" site: io }
placed { cell: "DdrCtrl_RDATA_0[88]" site: io }
placed { cell: "DdrCtrl_RDATA_0[87]" site: io }
placed { cell: "DdrCtrl_RDATA_0[86]" site: io }
placed { cell: "DdrCtrl_RDATA_0[85]" site: io }
placed { cell: "DdrCtrl_RDATA_0[84]" site: io }
placed { cell: "DdrCtrl_RDATA_0[83]" site: io }
placed { cell: "DdrCtrl_RDATA_0[82]" site: io }
placed { cell: "DdrCtrl_RDATA_0[81]" site: io }
placed { cell: "DdrCtrl_RDATA_0[80]" site: io }
placed { cell: "DdrCtrl_RDATA_0[79]" site: io }
placed { cell: "DdrCtrl_RDATA_0[78]" site: io }
placed { cell: "DdrCtrl_RDATA_0[77]" site: io }
placed { cell: "DdrCtrl_RDATA_0[76]" site: io }
placed { cell: "DdrCtrl_RDATA_0[75]" site: io }
placed { cell: "DdrCtrl_RDATA_0[74]" site: io }
placed { cell: "DdrCtrl_RDATA_0[73]" site: io }
placed { cell: "DdrCtrl_RDATA_0[72]" site: io }
placed { cell: "DdrCtrl_RDATA_0[71]" site: io }
placed { cell: "DdrCtrl_RDATA_0[70]" site: io }
placed { cell: "DdrCtrl_RDATA_0[69]" site: io }
placed { cell: "DdrCtrl_RDATA_0[68]" site: io }
placed { cell: "DdrCtrl_RDATA_0[67]" site: io }
placed { cell: "DdrCtrl_RDATA_0[66]" site: io }
placed { cell: "DdrCtrl_RDATA_0[65]" site: io }
placed { cell: "DdrCtrl_RDATA_0[64]" site: io }
placed { cell: "DdrCtrl_RDATA_0[63]" site: io }
placed { cell: "DdrCtrl_RDATA_0[62]" site: io }
placed { cell: "DdrCtrl_RDATA_0[61]" site: io }
placed { cell: "DdrCtrl_RDATA_0[60]" site: io }
placed { cell: "DdrCtrl_RDATA_0[59]" site: io }
placed { cell: "DdrCtrl_RDATA_0[58]" site: io }
placed { cell: "DdrCtrl_RDATA_0[57]" site: io }
placed { cell: "DdrCtrl_RDATA_0[56]" site: io }
placed { cell: "DdrCtrl_RDATA_0[55]" site: io }
placed { cell: "DdrCtrl_RDATA_0[54]" site: io }
placed { cell: "DdrCtrl_RDATA_0[53]" site: io }
placed { cell: "DdrCtrl_RDATA_0[52]" site: io }
placed { cell: "DdrCtrl_RDATA_0[51]" site: io }
placed { cell: "DdrCtrl_RDATA_0[50]" site: io }
placed { cell: "DdrCtrl_RDATA_0[49]" site: io }
placed { cell: "DdrCtrl_RDATA_0[48]" site: io }
placed { cell: "DdrCtrl_RDATA_0[47]" site: io }
placed { cell: "DdrCtrl_RDATA_0[46]" site: io }
placed { cell: "DdrCtrl_RDATA_0[45]" site: io }
placed { cell: "DdrCtrl_RDATA_0[44]" site: io }
placed { cell: "DdrCtrl_RDATA_0[43]" site: io }
placed { cell: "DdrCtrl_RDATA_0[42]" site: io }
placed { cell: "DdrCtrl_RDATA_0[41]" site: io }
placed { cell: "DdrCtrl_RDATA_0[40]" site: io }
placed { cell: "DdrCtrl_RDATA_0[39]" site: io }
placed { cell: "DdrCtrl_RDATA_0[38]" site: io }
placed { cell: "DdrCtrl_RDATA_0[37]" site: io }
placed { cell: "DdrCtrl_RDATA_0[36]" site: io }
placed { cell: "DdrCtrl_RDATA_0[35]" site: io }
placed { cell: "DdrCtrl_RDATA_0[34]" site: io }
placed { cell: "DdrCtrl_RDATA_0[33]" site: io }
placed { cell: "DdrCtrl_RDATA_0[32]" site: io }
placed { cell: "DdrCtrl_RDATA_0[31]" site: io }
placed { cell: "DdrCtrl_RDATA_0[30]" site: io }
placed { cell: "DdrCtrl_RDATA_0[29]" site: io }
placed { cell: "DdrCtrl_RDATA_0[28]" site: io }
placed { cell: "DdrCtrl_RDATA_0[27]" site: io }
placed { cell: "DdrCtrl_RDATA_0[26]" site: io }
placed { cell: "DdrCtrl_RDATA_0[25]" site: io }
placed { cell: "DdrCtrl_RDATA_0[24]" site: io }
placed { cell: "DdrCtrl_RDATA_0[23]" site: io }
placed { cell: "DdrCtrl_RDATA_0[22]" site: io }
placed { cell: "DdrCtrl_RDATA_0[21]" site: io }
placed { cell: "DdrCtrl_RDATA_0[20]" site: io }
placed { cell: "DdrCtrl_RDATA_0[19]" site: io }
placed { cell: "DdrCtrl_RDATA_0[18]" site: io }
placed { cell: "DdrCtrl_RDATA_0[17]" site: io }
placed { cell: "DdrCtrl_RDATA_0[16]" site: io }
placed { cell: "DdrCtrl_RDATA_0[15]" site: io }
placed { cell: "DdrCtrl_RDATA_0[14]" site: io }
placed { cell: "DdrCtrl_RDATA_0[13]" site: io }
placed { cell: "DdrCtrl_RDATA_0[12]" site: io }
placed { cell: "DdrCtrl_RDATA_0[11]" site: io }
placed { cell: "DdrCtrl_RDATA_0[10]" site: io }
placed { cell: "DdrCtrl_RDATA_0[9]" site: io }
placed { cell: "DdrCtrl_RDATA_0[8]" site: io }
placed { cell: "DdrCtrl_RDATA_0[7]" site: io }
placed { cell: "DdrCtrl_RDATA_0[6]" site: io }
placed { cell: "DdrCtrl_RDATA_0[5]" site: io }
placed { cell: "DdrCtrl_RDATA_0[4]" site: io }
placed { cell: "DdrCtrl_RDATA_0[3]" site: io }
placed { cell: "DdrCtrl_RDATA_0[2]" site: io }
placed { cell: "DdrCtrl_RDATA_0[1]" site: io }
placed { cell: "DdrCtrl_RDATA_0[0]" site: io }
placed { cell: "DdrCtrl_RVALID_0" site: io }
placed { cell: "DdrCtrl_RREADY_0" site: io }
placed { cell: "DdrCtrl_BVALID_0" site: io }
placed { cell: "DdrCtrl_BREADY_0" site: io }
placed { cell: "LED[7]" site: io }
placed { cell: "LED[6]" site: io }
placed { cell: "LED[5]" site: io }
placed { cell: "LED[4]" site: io }
placed { cell: "LED[3]" site: io }
placed { cell: "LED[2]" site: io }
placed { cell: "LED[1]" site: io }
placed { cell: "LED[0]" site: io }
placed { cell: "cmos_sclk" site: io }
placed { cell: "cmos_sdat_IN" site: io }
placed { cell: "cmos_sdat_OUT" site: io }
placed { cell: "cmos_sdat_OE" site: io }
placed { cell: "cmos_pclk" site: io }
placed { cell: "cmos_vsync" site: io }
placed { cell: "cmos_href" site: io }
placed { cell: "cmos_data[7]" site: io }
placed { cell: "cmos_data[6]" site: io }
placed { cell: "cmos_data[5]" site: io }
placed { cell: "cmos_data[4]" site: io }
placed { cell: "cmos_data[3]" site: io }
placed { cell: "cmos_data[2]" site: io }
placed { cell: "cmos_data[1]" site: io }
placed { cell: "cmos_data[0]" site: io }
placed { cell: "cmos_ctl0" site: io }
placed { cell: "cmos_ctl2" site: io }
placed { cell: "cmos_ctl3" site: io }
placed { cell: "hdmi_tx0_o[4]" site: io }
placed { cell: "hdmi_tx0_o[3]" site: io }
placed { cell: "hdmi_tx0_o[2]" site: io }
placed { cell: "hdmi_tx0_o[1]" site: io }
placed { cell: "hdmi_tx0_o[0]" site: io }
placed { cell: "hdmi_tx1_o[4]" site: io }
placed { cell: "hdmi_tx1_o[3]" site: io }
placed { cell: "hdmi_tx1_o[2]" site: io }
placed { cell: "hdmi_tx1_o[1]" site: io }
placed { cell: "hdmi_tx1_o[0]" site: io }
placed { cell: "hdmi_tx2_o[4]" site: io }
placed { cell: "hdmi_tx2_o[3]" site: io }
placed { cell: "hdmi_tx2_o[2]" site: io }
placed { cell: "hdmi_tx2_o[1]" site: io }
placed { cell: "hdmi_tx2_o[0]" site: io }
placed { cell: "hdmi_txc_o[4]" site: io }
placed { cell: "hdmi_txc_o[3]" site: io }
placed { cell: "hdmi_txc_o[2]" site: io }
placed { cell: "hdmi_txc_o[1]" site: io }
placed { cell: "hdmi_txc_o[0]" site: io }
placed { cell: "lcd_pwm" site: io }
placed { cell: "lvds_tx_clk_DATA[6]" site: io }
placed { cell: "lvds_tx_clk_DATA[5]" site: io }
placed { cell: "lvds_tx_clk_DATA[4]" site: io }
placed { cell: "lvds_tx_clk_DATA[3]" site: io }
placed { cell: "lvds_tx_clk_DATA[2]" site: io }
placed { cell: "lvds_tx_clk_DATA[1]" site: io }
placed { cell: "lvds_tx_clk_DATA[0]" site: io }
placed { cell: "lvds_tx0_DATA[6]" site: io }
placed { cell: "lvds_tx0_DATA[5]" site: io }
placed { cell: "lvds_tx0_DATA[4]" site: io }
placed { cell: "lvds_tx0_DATA[3]" site: io }
placed { cell: "lvds_tx0_DATA[2]" site: io }
placed { cell: "lvds_tx0_DATA[1]" site: io }
placed { cell: "lvds_tx0_DATA[0]" site: io }
placed { cell: "lvds_tx1_DATA[6]" site: io }
placed { cell: "lvds_tx1_DATA[5]" site: io }
placed { cell: "lvds_tx1_DATA[4]" site: io }
placed { cell: "lvds_tx1_DATA[3]" site: io }
placed { cell: "lvds_tx1_DATA[2]" site: io }
placed { cell: "lvds_tx1_DATA[1]" site: io }
placed { cell: "lvds_tx1_DATA[0]" site: io }
placed { cell: "lvds_tx2_DATA[6]" site: io }
placed { cell: "lvds_tx2_DATA[5]" site: io }
placed { cell: "lvds_tx2_DATA[4]" site: io }
placed { cell: "lvds_tx2_DATA[3]" site: io }
placed { cell: "lvds_tx2_DATA[2]" site: io }
placed { cell: "lvds_tx2_DATA[1]" site: io }
placed { cell: "lvds_tx2_DATA[0]" site: io }
placed { cell: "lvds_tx3_DATA[6]" site: io }
placed { cell: "lvds_tx3_DATA[5]" site: io }
placed { cell: "lvds_tx3_DATA[4]" site: io }
placed { cell: "lvds_tx3_DATA[3]" site: io }
placed { cell: "lvds_tx3_DATA[2]" site: io }
placed { cell: "lvds_tx3_DATA[1]" site: io }
placed { cell: "lvds_tx3_DATA[0]" site: io }
placed { cell: "jtag_inst1_CAPTURE" site: io }
placed { cell: "jtag_inst1_RESET" site: io }
placed { cell: "jtag_inst1_SEL" site: io }
placed { cell: "jtag_inst1_SHIFT" site: io }
placed { cell: "jtag_inst1_TCK" site: io }
placed { cell: "jtag_inst1_TDI" site: io }
placed { cell: "jtag_inst1_UPDATE" site: io }
placed { cell: "jtag_inst1_TDO" site: io }
placed { cell: "GND" site: eft }
placed { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_37_rtinv" site: eft }
placed { cell: "LUT__15140" site: eft }
placed { cell: "CLKBUF__5" site: gbuf_block }
placed { cell: "CLKBUF__4" site: gbuf_block }
placed { cell: "CLKBUF__3" site: gbuf_block }
placed { cell: "CLKBUF__2" site: gbuf_block }
placed { cell: "CLKBUF__1" site: gbuf_block }
placed { cell: "CLKBUF__0" site: gbuf_block }
placed { cell: "AUX_ADD_CI__u_rgb2dvi/enc_0/sub_52/add_2/i2" site: eft }
placed { cell: "AUX_ADD_CI__u_rgb2dvi/enc_0/sub_50/add_2/i2" site: efl }
placed { cell: "AUX_ADD_CO__u_rgb2dvi/enc_2/sub_50/add_2/i1" site: eft }
placed { cell: "AUX_ADD_CI__u_rgb2dvi/enc_2/sub_50/add_2/i1" site: eft }
placed { cell: "AUX_ADD_CI__u_rgb2dvi/enc_0/sub_79/add_2/i2" site: eft }
placed { cell: "AUX_ADD_CI__u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1" site: efl }
placed { cell: "AUX_ADD_CI__u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i1" site: efl }
placed { cell: "AUX_ADD_CI__u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" site: efl }
placed { cell: "AUX_ADD_CI__u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i12" site: eft }
placed { cell: "AUX_ADD_CI__u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i1" site: efl }
placed { cell: "AUX_ADD_CI__u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i12" site: eft }
placed { cell: "AUX_ADD_CI__u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i10" site: efl }
placed { cell: "AUX_ADD_CI__u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" site: eft }
placed { cell: "AUX_ADD_CI__U0_DDR_Reset/u_ddr_reset_sequencer/sub_13/add_2/i1" site: eft }
placed { cell: "LUT__15141" site: efl }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i2" site: efl }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i2" site: efl }
placed { cell: "u_rgb2dvi/enc_2/add_75/i4" site: efl }
placed { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i5" site: eft }
placed { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i4" site: eft }
placed { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i3" site: eft }
placed { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i5" site: eft }
placed { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i4" site: eft }
placed { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i3" site: eft }
placed { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i2" site: eft }
placed { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i5" site: efl }
placed { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i4" site: efl }
placed { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i3" site: efl }
placed { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i2" site: efl }
placed { cell: "u_rgb2dvi/enc_0/add_75/i5" site: efl }
placed { cell: "u_rgb2dvi/enc_0/add_75/i3" site: efl }
placed { cell: "u_lcd_driver/add_19/i12" site: efl }
placed { cell: "u_lcd_driver/add_19/i11" site: efl }
placed { cell: "u_lcd_driver/add_19/i10" site: efl }
placed { cell: "u_lcd_driver/add_19/i9" site: efl }
placed { cell: "u_lcd_driver/add_19/i8" site: efl }
placed { cell: "u_lcd_driver/add_19/i7" site: efl }
placed { cell: "u_lcd_driver/add_19/i6" site: efl }
placed { cell: "u_lcd_driver/add_19/i5" site: efl }
placed { cell: "u_lcd_driver/add_19/i4" site: efl }
placed { cell: "u_lcd_driver/add_19/i3" site: efl }
placed { cell: "u_lcd_driver/add_7/i12" site: efl }
placed { cell: "u_lcd_driver/add_7/i11" site: efl }
placed { cell: "u_lcd_driver/add_7/i10" site: efl }
placed { cell: "u_lcd_driver/add_7/i9" site: efl }
placed { cell: "u_lcd_driver/add_7/i8" site: efl }
placed { cell: "u_lcd_driver/add_7/i7" site: efl }
placed { cell: "u_lcd_driver/add_7/i6" site: efl }
placed { cell: "u_lcd_driver/add_7/i5" site: efl }
placed { cell: "u_lcd_driver/add_7/i4" site: efl }
placed { cell: "u_lcd_driver/add_7/i3" site: efl }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i8" site: efl }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i7" site: efl }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i6" site: efl }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i5" site: efl }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i4" site: efl }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i3" site: efl }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i2" site: efl }
placed { cell: "u_CMOS_Capture_RAW_Gray/add_30/i2" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i8" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i7" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i2" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i6" site: efl }
placed { cell: "u_sensor_frame_count/add_23/i2" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i5" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i4" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i3" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i2" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i14" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i13" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i12" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" site: efl }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" site: eft }
placed { cell: "u_scaler_gray/add_12/i2" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i10" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i9" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i8" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i7" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i6" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i5" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i4" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i3" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i11" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i10" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i9" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i8" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i7" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i6" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i5" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i4" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i3" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i2" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i12" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i11" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i10" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i9" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i8" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i7" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i6" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i5" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i4" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i3" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i2" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i12" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i11" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i10" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i9" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i8" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i7" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i6" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i5" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i4" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i3" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i2" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i12" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i11" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i10" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i9" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i8" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i7" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i6" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i5" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i4" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i3" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i2" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i12" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i11" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i10" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i9" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i8" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i7" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i6" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i5" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i4" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i3" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i2" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i28" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i27" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i26" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i25" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i24" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i23" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i22" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i21" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i20" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i19" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i18" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i17" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i16" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i15" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i14" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i13" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i28" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i27" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i26" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i25" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i24" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i23" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i22" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i21" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i20" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i19" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i18" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i17" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i16" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i15" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i14" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i13" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i12" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i11" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i10" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i9" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i8" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i7" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i6" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i5" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i4" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i3" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i2" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i28" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i27" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i26" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i25" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i24" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i23" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i22" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i21" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i20" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i19" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i18" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i17" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i16" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i15" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i14" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i13" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i28" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i27" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i26" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i25" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i24" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i23" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i22" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i21" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i20" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i19" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i18" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i17" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i16" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i15" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i14" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i13" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i12" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i11" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i10" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i12" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i1" site: efl }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i12" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i1" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i1" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i1" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i1" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i1" site: eft }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i2" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" site: efl }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i1" site: efl }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1" site: efl }
placed { cell: "u_lcd_driver/add_7/i2" site: efl }
placed { cell: "u_scaler_gray/add_12/i16" site: efl }
placed { cell: "u_scaler_gray/add_12/i15" site: efl }
placed { cell: "u_scaler_gray/add_12/i14" site: efl }
placed { cell: "u_scaler_gray/add_12/i13" site: efl }
placed { cell: "u_scaler_gray/add_12/i12" site: efl }
placed { cell: "u_scaler_gray/add_12/i11" site: efl }
placed { cell: "u_scaler_gray/add_12/i10" site: efl }
placed { cell: "u_scaler_gray/add_12/i9" site: efl }
placed { cell: "u_scaler_gray/add_12/i8" site: efl }
placed { cell: "u_scaler_gray/add_12/i7" site: efl }
placed { cell: "u_scaler_gray/add_12/i6" site: efl }
placed { cell: "u_scaler_gray/add_12/i5" site: efl }
placed { cell: "u_scaler_gray/add_12/i4" site: efl }
placed { cell: "u_scaler_gray/add_12/i3" site: efl }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i15" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i14" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i13" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i12" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" site: eft }
placed { cell: "u_sensor_frame_count/add_23/i9" site: efl }
placed { cell: "u_sensor_frame_count/add_23/i8" site: efl }
placed { cell: "u_sensor_frame_count/add_23/i7" site: efl }
placed { cell: "u_sensor_frame_count/add_23/i6" site: efl }
placed { cell: "u_sensor_frame_count/add_23/i5" site: efl }
placed { cell: "u_sensor_frame_count/add_23/i4" site: efl }
placed { cell: "u_sensor_frame_count/add_23/i3" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i28" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i27" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i26" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i25" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i24" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i23" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i22" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i21" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i20" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i19" site: efl }
placed { cell: "u_lcd_driver/add_19/i2" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i18" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i17" site: efl }
placed { cell: "u_rgb2dvi/enc_0/add_75/i2" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i16" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i15" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i14" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i13" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i12" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i11" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i10" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i9" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i8" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i7" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i6" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i5" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i4" site: efl }
placed { cell: "u_sensor_frame_count/add_14/i3" site: efl }
placed { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i2" site: eft }
placed { cell: "u_CMOS_Capture_RAW_Gray/add_30/i12" site: efl }
placed { cell: "u_CMOS_Capture_RAW_Gray/add_30/i11" site: efl }
placed { cell: "u_CMOS_Capture_RAW_Gray/add_30/i10" site: efl }
placed { cell: "u_CMOS_Capture_RAW_Gray/add_30/i9" site: efl }
placed { cell: "u_CMOS_Capture_RAW_Gray/add_30/i8" site: efl }
placed { cell: "u_CMOS_Capture_RAW_Gray/add_30/i7" site: efl }
placed { cell: "u_CMOS_Capture_RAW_Gray/add_30/i6" site: efl }
placed { cell: "u_CMOS_Capture_RAW_Gray/add_30/i5" site: efl }
placed { cell: "u_CMOS_Capture_RAW_Gray/add_30/i4" site: efl }
placed { cell: "u_CMOS_Capture_RAW_Gray/add_30/i3" site: efl }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i8" site: efl }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i7" site: efl }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i6" site: efl }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i5" site: efl }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i4" site: efl }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i3" site: efl }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i16" site: efl }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i15" site: efl }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i14" site: efl }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i13" site: efl }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i12" site: efl }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i11" site: efl }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i10" site: efl }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i9" site: efl }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i8" site: efl }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i7" site: efl }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i6" site: efl }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i5" site: efl }
placed { cell: "u_rgb2dvi/enc_2/sub_50/add_2/i1" site: eft }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i4" site: efl }
placed { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i3" site: efl }
placed { cell: "edb_top_inst/LUT__2678" site: efl }
placed { cell: "edb_top_inst/LUT__2679" site: eft }
placed { cell: "edb_top_inst/LUT__2680" site: efl }
placed { cell: "edb_top_inst/LUT__2681" site: efl }
placed { cell: "edb_top_inst/LUT__2682" site: efl }
placed { cell: "edb_top_inst/LUT__2683" site: eft }
placed { cell: "edb_top_inst/LUT__2684" site: efl }
placed { cell: "edb_top_inst/LUT__2685" site: efl }
placed { cell: "edb_top_inst/LUT__2686" site: eft }
placed { cell: "edb_top_inst/LUT__2687" site: eft }
placed { cell: "edb_top_inst/LUT__2688" site: eft }
placed { cell: "edb_top_inst/LUT__2689" site: efl }
placed { cell: "edb_top_inst/LUT__2690" site: eft }
placed { cell: "edb_top_inst/LUT__2691" site: efl }
placed { cell: "edb_top_inst/LUT__2692" site: efl }
placed { cell: "edb_top_inst/LUT__2693" site: eft }
placed { cell: "edb_top_inst/LUT__2694" site: eft }
placed { cell: "edb_top_inst/LUT__2695" site: efl }
placed { cell: "edb_top_inst/LUT__2696" site: eft }
placed { cell: "edb_top_inst/LUT__2697" site: eft }
placed { cell: "edb_top_inst/LUT__2698" site: eft }
placed { cell: "edb_top_inst/LUT__2699" site: efl }
placed { cell: "edb_top_inst/LUT__2700" site: eft }
placed { cell: "edb_top_inst/LUT__2701" site: eft }
placed { cell: "edb_top_inst/LUT__2702" site: efl }
placed { cell: "edb_top_inst/LUT__2703" site: efl }
placed { cell: "edb_top_inst/LUT__2704" site: efl }
placed { cell: "edb_top_inst/LUT__2705" site: efl }
placed { cell: "edb_top_inst/LUT__2706" site: eft }
placed { cell: "edb_top_inst/LUT__2707" site: eft }
placed { cell: "edb_top_inst/LUT__2708" site: efl }
placed { cell: "edb_top_inst/LUT__2709" site: eft }
placed { cell: "edb_top_inst/LUT__2710" site: efl }
placed { cell: "edb_top_inst/LUT__2711" site: eft }
placed { cell: "edb_top_inst/LUT__2713" site: efl }
placed { cell: "edb_top_inst/LUT__2714" site: efl }
placed { cell: "edb_top_inst/LUT__2715" site: efl }
placed { cell: "edb_top_inst/LUT__2716" site: efl }
placed { cell: "edb_top_inst/LUT__2717" site: eft }
placed { cell: "edb_top_inst/LUT__2718" site: efl }
placed { cell: "edb_top_inst/LUT__2719" site: efl }
placed { cell: "edb_top_inst/LUT__2720" site: eft }
placed { cell: "edb_top_inst/LUT__2721" site: efl }
placed { cell: "edb_top_inst/LUT__2722" site: eft }
placed { cell: "edb_top_inst/LUT__2723" site: efl }
placed { cell: "edb_top_inst/LUT__2724" site: efl }
placed { cell: "edb_top_inst/LUT__2727" site: efl }
placed { cell: "edb_top_inst/LUT__2728" site: eft }
placed { cell: "edb_top_inst/LUT__2729" site: eft }
placed { cell: "edb_top_inst/LUT__2731" site: efl }
placed { cell: "edb_top_inst/LUT__2732" site: eft }
placed { cell: "edb_top_inst/LUT__2733" site: eft }
placed { cell: "edb_top_inst/LUT__2734" site: efl }
placed { cell: "edb_top_inst/LUT__2735" site: efl }
placed { cell: "edb_top_inst/LUT__2737" site: efl }
placed { cell: "edb_top_inst/LUT__2738" site: eft }
placed { cell: "edb_top_inst/LUT__2739" site: efl }
placed { cell: "edb_top_inst/LUT__2740" site: efl }
placed { cell: "edb_top_inst/LUT__2741" site: efl }
placed { cell: "edb_top_inst/LUT__2742" site: efl }
placed { cell: "edb_top_inst/LUT__2743" site: eft }
placed { cell: "edb_top_inst/LUT__2744" site: eft }
placed { cell: "edb_top_inst/LUT__2745" site: efl }
placed { cell: "edb_top_inst/LUT__2746" site: efl }
placed { cell: "edb_top_inst/LUT__2747" site: efl }
placed { cell: "edb_top_inst/LUT__2748" site: efl }
placed { cell: "edb_top_inst/LUT__2749" site: efl }
placed { cell: "edb_top_inst/LUT__2750" site: eft }
placed { cell: "edb_top_inst/LUT__2751" site: efl }
placed { cell: "edb_top_inst/LUT__2752" site: efl }
placed { cell: "edb_top_inst/LUT__2753" site: efl }
placed { cell: "edb_top_inst/LUT__2754" site: efl }
placed { cell: "edb_top_inst/LUT__2755" site: eft }
placed { cell: "edb_top_inst/LUT__2756" site: efl }
placed { cell: "edb_top_inst/LUT__2757" site: eft }
placed { cell: "edb_top_inst/LUT__2758" site: eft }
placed { cell: "edb_top_inst/LUT__2759" site: efl }
placed { cell: "edb_top_inst/LUT__2760" site: eft }
placed { cell: "edb_top_inst/LUT__2761" site: efl }
placed { cell: "edb_top_inst/LUT__2762" site: eft }
placed { cell: "edb_top_inst/LUT__2763" site: eft }
placed { cell: "edb_top_inst/LUT__2764" site: efl }
placed { cell: "edb_top_inst/LUT__2765" site: eft }
placed { cell: "edb_top_inst/LUT__2766" site: eft }
placed { cell: "edb_top_inst/LUT__2767" site: efl }
placed { cell: "edb_top_inst/LUT__2768" site: efl }
placed { cell: "edb_top_inst/LUT__2770" site: eft }
placed { cell: "edb_top_inst/LUT__2771" site: eft }
placed { cell: "edb_top_inst/LUT__2772" site: efl }
placed { cell: "edb_top_inst/LUT__2773" site: efl }
placed { cell: "edb_top_inst/LUT__2774" site: efl }
placed { cell: "edb_top_inst/LUT__2775" site: eft }
placed { cell: "edb_top_inst/LUT__2777" site: efl }
placed { cell: "edb_top_inst/LUT__2778" site: eft }
placed { cell: "edb_top_inst/LUT__2779" site: efl }
placed { cell: "edb_top_inst/LUT__2780" site: efl }
placed { cell: "edb_top_inst/LUT__2781" site: efl }
placed { cell: "edb_top_inst/LUT__2782" site: eft }
placed { cell: "edb_top_inst/LUT__2783" site: eft }
placed { cell: "edb_top_inst/LUT__2784" site: efl }
placed { cell: "edb_top_inst/LUT__2785" site: efl }
placed { cell: "edb_top_inst/LUT__2786" site: efl }
placed { cell: "edb_top_inst/LUT__2788" site: eft }
placed { cell: "edb_top_inst/LUT__2789" site: efl }
placed { cell: "edb_top_inst/LUT__2790" site: efl }
placed { cell: "edb_top_inst/LUT__2791" site: eft }
placed { cell: "edb_top_inst/LUT__2792" site: eft }
placed { cell: "edb_top_inst/LUT__2793" site: eft }
placed { cell: "edb_top_inst/LUT__2794" site: efl }
placed { cell: "edb_top_inst/LUT__2795" site: eft }
placed { cell: "edb_top_inst/LUT__2796" site: eft }
placed { cell: "edb_top_inst/LUT__2797" site: efl }
placed { cell: "edb_top_inst/LUT__2798" site: eft }
placed { cell: "edb_top_inst/LUT__2799" site: eft }
placed { cell: "edb_top_inst/LUT__2801" site: eft }
placed { cell: "edb_top_inst/LUT__2802" site: efl }
placed { cell: "edb_top_inst/LUT__2803" site: eft }
placed { cell: "edb_top_inst/LUT__2804" site: eft }
placed { cell: "edb_top_inst/LUT__2805" site: efl }
placed { cell: "edb_top_inst/LUT__2806" site: efl }
placed { cell: "edb_top_inst/LUT__2807" site: efl }
placed { cell: "edb_top_inst/LUT__2808" site: eft }
placed { cell: "edb_top_inst/LUT__2809" site: efl }
placed { cell: "edb_top_inst/LUT__2824" site: efl }
placed { cell: "edb_top_inst/LUT__2826" site: efl }
placed { cell: "edb_top_inst/LUT__2828" site: eft }
placed { cell: "edb_top_inst/LUT__2830" site: efl }
placed { cell: "edb_top_inst/LUT__2832" site: eft }
placed { cell: "edb_top_inst/LUT__2834" site: eft }
placed { cell: "edb_top_inst/LUT__2836" site: efl }
placed { cell: "edb_top_inst/LUT__2838" site: efl }
placed { cell: "edb_top_inst/LUT__2840" site: efl }
placed { cell: "edb_top_inst/LUT__2842" site: efl }
placed { cell: "edb_top_inst/LUT__2844" site: eft }
placed { cell: "edb_top_inst/LUT__2846" site: eft }
placed { cell: "edb_top_inst/LUT__2864" site: eft }
placed { cell: "edb_top_inst/LUT__2866" site: eft }
placed { cell: "edb_top_inst/LUT__2869" site: efl }
placed { cell: "edb_top_inst/LUT__2871" site: efl }
placed { cell: "edb_top_inst/LUT__2873" site: eft }
placed { cell: "edb_top_inst/LUT__2875" site: eft }
placed { cell: "edb_top_inst/LUT__2877" site: efl }
placed { cell: "edb_top_inst/LUT__2879" site: efl }
placed { cell: "edb_top_inst/LUT__2881" site: eft }
placed { cell: "edb_top_inst/LUT__2883" site: efl }
placed { cell: "edb_top_inst/LUT__2885" site: efl }
placed { cell: "edb_top_inst/LUT__2887" site: eft }
placed { cell: "edb_top_inst/LUT__2889" site: efl }
placed { cell: "edb_top_inst/LUT__2891" site: efl }
placed { cell: "edb_top_inst/LUT__2892" site: eft }
placed { cell: "edb_top_inst/LUT__2893" site: eft }
placed { cell: "edb_top_inst/LUT__2894" site: eft }
placed { cell: "edb_top_inst/LUT__2895" site: efl }
placed { cell: "edb_top_inst/LUT__2896" site: eft }
placed { cell: "edb_top_inst/LUT__2898" site: efl }
placed { cell: "edb_top_inst/LUT__2899" site: efl }
placed { cell: "edb_top_inst/LUT__2900" site: eft }
placed { cell: "edb_top_inst/LUT__2901" site: eft }
placed { cell: "edb_top_inst/LUT__2902" site: eft }
placed { cell: "edb_top_inst/LUT__2904" site: eft }
placed { cell: "edb_top_inst/LUT__2905" site: eft }
placed { cell: "edb_top_inst/LUT__2906" site: eft }
placed { cell: "edb_top_inst/LUT__2907" site: eft }
placed { cell: "edb_top_inst/LUT__2908" site: efl }
placed { cell: "edb_top_inst/LUT__2909" site: efl }
placed { cell: "edb_top_inst/LUT__2911" site: efl }
placed { cell: "edb_top_inst/LUT__2912" site: eft }
placed { cell: "edb_top_inst/LUT__2914" site: eft }
placed { cell: "edb_top_inst/LUT__2915" site: eft }
placed { cell: "edb_top_inst/LUT__2917" site: efl }
placed { cell: "edb_top_inst/LUT__2918" site: eft }
placed { cell: "edb_top_inst/LUT__2920" site: efl }
placed { cell: "edb_top_inst/LUT__2921" site: efl }
placed { cell: "edb_top_inst/LUT__2923" site: efl }
placed { cell: "edb_top_inst/LUT__2924" site: efl }
placed { cell: "edb_top_inst/LUT__2926" site: efl }
placed { cell: "edb_top_inst/LUT__2927" site: efl }
placed { cell: "edb_top_inst/LUT__2929" site: eft }
placed { cell: "edb_top_inst/LUT__2930" site: efl }
placed { cell: "edb_top_inst/LUT__2932" site: efl }
placed { cell: "edb_top_inst/LUT__2934" site: efl }
placed { cell: "edb_top_inst/LUT__2936" site: eft }
placed { cell: "edb_top_inst/LUT__2938" site: eft }
placed { cell: "edb_top_inst/LUT__2940" site: eft }
placed { cell: "edb_top_inst/LUT__2942" site: efl }
placed { cell: "edb_top_inst/LUT__2944" site: eft }
placed { cell: "edb_top_inst/LUT__2945" site: efl }
placed { cell: "edb_top_inst/LUT__2947" site: eft }
placed { cell: "edb_top_inst/LUT__2949" site: efl }
placed { cell: "edb_top_inst/LUT__2951" site: efl }
placed { cell: "edb_top_inst/LUT__2953" site: efl }
placed { cell: "edb_top_inst/LUT__2955" site: eft }
placed { cell: "edb_top_inst/LUT__2957" site: eft }
placed { cell: "edb_top_inst/LUT__2959" site: efl }
placed { cell: "edb_top_inst/LUT__2961" site: eft }
placed { cell: "edb_top_inst/LUT__2963" site: eft }
placed { cell: "edb_top_inst/LUT__2965" site: efl }
placed { cell: "edb_top_inst/LUT__2967" site: eft }
placed { cell: "edb_top_inst/LUT__2969" site: efl }
placed { cell: "edb_top_inst/LUT__2971" site: eft }
placed { cell: "edb_top_inst/LUT__2973" site: eft }
placed { cell: "edb_top_inst/LUT__2975" site: efl }
placed { cell: "edb_top_inst/LUT__2977" site: efl }
placed { cell: "edb_top_inst/LUT__2979" site: efl }
placed { cell: "edb_top_inst/LUT__2981" site: efl }
placed { cell: "edb_top_inst/LUT__2983" site: efl }
placed { cell: "edb_top_inst/LUT__2985" site: efl }
placed { cell: "edb_top_inst/LUT__2987" site: efl }
placed { cell: "edb_top_inst/LUT__2989" site: eft }
placed { cell: "edb_top_inst/LUT__2991" site: eft }
placed { cell: "edb_top_inst/LUT__2993" site: efl }
placed { cell: "edb_top_inst/LUT__2995" site: efl }
placed { cell: "edb_top_inst/LUT__2997" site: efl }
placed { cell: "edb_top_inst/LUT__2999" site: efl }
placed { cell: "edb_top_inst/LUT__3003" site: efl }
placed { cell: "edb_top_inst/LUT__3007" site: efl }
placed { cell: "edb_top_inst/LUT__3009" site: efl }
placed { cell: "edb_top_inst/LUT__3011" site: eft }
placed { cell: "edb_top_inst/LUT__3013" site: efl }
placed { cell: "edb_top_inst/LUT__3015" site: efl }
placed { cell: "edb_top_inst/LUT__3017" site: efl }
placed { cell: "edb_top_inst/LUT__3019" site: efl }
placed { cell: "edb_top_inst/LUT__3022" site: efl }
placed { cell: "edb_top_inst/LUT__3024" site: eft }
placed { cell: "edb_top_inst/LUT__3026" site: efl }
placed { cell: "edb_top_inst/LUT__3030" site: efl }
placed { cell: "edb_top_inst/LUT__3032" site: eft }
placed { cell: "edb_top_inst/LUT__3033" site: eft }
placed { cell: "edb_top_inst/LUT__3034" site: eft }
placed { cell: "edb_top_inst/LUT__3036" site: eft }
placed { cell: "edb_top_inst/LUT__3037" site: eft }
placed { cell: "edb_top_inst/LUT__3039" site: eft }
placed { cell: "edb_top_inst/LUT__3042" site: eft }
placed { cell: "edb_top_inst/LUT__3047" site: eft }
placed { cell: "edb_top_inst/LUT__3048" site: eft }
placed { cell: "edb_top_inst/LUT__2677" site: efl }
placed { cell: "edb_top_inst/LUT__3081" site: efl }
placed { cell: "edb_top_inst/LUT__3082" site: efl }
placed { cell: "edb_top_inst/LUT__3083" site: eft }
placed { cell: "edb_top_inst/LUT__3089" site: eft }
placed { cell: "edb_top_inst/LUT__3090" site: efl }
placed { cell: "edb_top_inst/LUT__3091" site: eft }
placed { cell: "edb_top_inst/LUT__3095" site: eft }
placed { cell: "edb_top_inst/LUT__3096" site: efl }
placed { cell: "edb_top_inst/LUT__3097" site: efl }
placed { cell: "edb_top_inst/LUT__3098" site: efl }
placed { cell: "edb_top_inst/LUT__3099" site: efl }
placed { cell: "edb_top_inst/LUT__3100" site: efl }
placed { cell: "edb_top_inst/LUT__3101" site: eft }
placed { cell: "edb_top_inst/LUT__3103" site: efl }
placed { cell: "edb_top_inst/LUT__3104" site: eft }
placed { cell: "edb_top_inst/LUT__3105" site: eft }
placed { cell: "edb_top_inst/LUT__3107" site: eft }
placed { cell: "edb_top_inst/LUT__3108" site: efl }
placed { cell: "edb_top_inst/LUT__3109" site: eft }
placed { cell: "edb_top_inst/LUT__3110" site: eft }
placed { cell: "edb_top_inst/LUT__3111" site: eft }
placed { cell: "edb_top_inst/LUT__3112" site: eft }
placed { cell: "edb_top_inst/LUT__3113" site: eft }
placed { cell: "edb_top_inst/LUT__3114" site: eft }
placed { cell: "edb_top_inst/LUT__3130" site: efl }
placed { cell: "edb_top_inst/LUT__3131" site: efl }
placed { cell: "edb_top_inst/LUT__3132" site: eft }
placed { cell: "edb_top_inst/LUT__3133" site: efl }
placed { cell: "edb_top_inst/LUT__3135" site: eft }
placed { cell: "edb_top_inst/LUT__3136" site: efl }
placed { cell: "edb_top_inst/LUT__3137" site: eft }
placed { cell: "edb_top_inst/LUT__3138" site: eft }
placed { cell: "edb_top_inst/LUT__3139" site: eft }
placed { cell: "edb_top_inst/LUT__3140" site: eft }
placed { cell: "edb_top_inst/LUT__3141" site: efl }
placed { cell: "edb_top_inst/LUT__3142" site: efl }
placed { cell: "edb_top_inst/LUT__3143" site: eft }
placed { cell: "edb_top_inst/LUT__3144" site: efl }
placed { cell: "edb_top_inst/LUT__3145" site: efl }
placed { cell: "edb_top_inst/LUT__3146" site: efl }
placed { cell: "edb_top_inst/LUT__3147" site: efl }
placed { cell: "edb_top_inst/LUT__3148" site: efl }
placed { cell: "edb_top_inst/LUT__3149" site: efl }
placed { cell: "edb_top_inst/LUT__3150" site: eft }
placed { cell: "edb_top_inst/LUT__3151" site: efl }
placed { cell: "edb_top_inst/LUT__3152" site: efl }
placed { cell: "edb_top_inst/LUT__3153" site: efl }
placed { cell: "edb_top_inst/LUT__3154" site: eft }
placed { cell: "edb_top_inst/LUT__3155" site: efl }
placed { cell: "edb_top_inst/LUT__3156" site: eft }
placed { cell: "edb_top_inst/LUT__3157" site: eft }
placed { cell: "edb_top_inst/LUT__3158" site: eft }
placed { cell: "edb_top_inst/LUT__3159" site: eft }
placed { cell: "edb_top_inst/LUT__3160" site: efl }
placed { cell: "edb_top_inst/LUT__3161" site: efl }
placed { cell: "edb_top_inst/LUT__3162" site: efl }
placed { cell: "edb_top_inst/LUT__3163" site: efl }
placed { cell: "edb_top_inst/LUT__3164" site: eft }
placed { cell: "edb_top_inst/LUT__3165" site: eft }
placed { cell: "edb_top_inst/LUT__3166" site: efl }
placed { cell: "edb_top_inst/LUT__3167" site: eft }
placed { cell: "edb_top_inst/LUT__3168" site: eft }
placed { cell: "edb_top_inst/LUT__3169" site: efl }
placed { cell: "edb_top_inst/LUT__3170" site: eft }
placed { cell: "edb_top_inst/LUT__3171" site: eft }
placed { cell: "edb_top_inst/LUT__3172" site: eft }
placed { cell: "edb_top_inst/LUT__3173" site: efl }
placed { cell: "edb_top_inst/LUT__3174" site: efl }
placed { cell: "edb_top_inst/LUT__3175" site: efl }
placed { cell: "edb_top_inst/LUT__3176" site: eft }
placed { cell: "edb_top_inst/LUT__3177" site: efl }
placed { cell: "edb_top_inst/LUT__3178" site: eft }
placed { cell: "edb_top_inst/LUT__3179" site: eft }
placed { cell: "edb_top_inst/LUT__3180" site: eft }
placed { cell: "edb_top_inst/LUT__3181" site: eft }
placed { cell: "edb_top_inst/LUT__3182" site: eft }
placed { cell: "edb_top_inst/LUT__3183" site: eft }
placed { cell: "edb_top_inst/LUT__3184" site: eft }
placed { cell: "edb_top_inst/LUT__3185" site: eft }
placed { cell: "edb_top_inst/LUT__3186" site: efl }
placed { cell: "edb_top_inst/LUT__3187" site: eft }
placed { cell: "edb_top_inst/LUT__3188" site: efl }
placed { cell: "edb_top_inst/LUT__3189" site: efl }
placed { cell: "edb_top_inst/LUT__3190" site: efl }
placed { cell: "edb_top_inst/LUT__3191" site: efl }
placed { cell: "edb_top_inst/LUT__3192" site: efl }
placed { cell: "edb_top_inst/LUT__3193" site: efl }
placed { cell: "edb_top_inst/LUT__3194" site: eft }
placed { cell: "edb_top_inst/LUT__3195" site: efl }
placed { cell: "edb_top_inst/LUT__3196" site: efl }
placed { cell: "edb_top_inst/LUT__3197" site: eft }
placed { cell: "edb_top_inst/LUT__3198" site: eft }
placed { cell: "edb_top_inst/LUT__3199" site: eft }
placed { cell: "edb_top_inst/LUT__3200" site: efl }
placed { cell: "edb_top_inst/LUT__3201" site: eft }
placed { cell: "edb_top_inst/LUT__3202" site: efl }
placed { cell: "edb_top_inst/LUT__3203" site: efl }
placed { cell: "edb_top_inst/LUT__3204" site: efl }
placed { cell: "edb_top_inst/LUT__3205" site: eft }
placed { cell: "edb_top_inst/LUT__3206" site: efl }
placed { cell: "edb_top_inst/LUT__3207" site: eft }
placed { cell: "edb_top_inst/LUT__3208" site: efl }
placed { cell: "edb_top_inst/LUT__3209" site: efl }
placed { cell: "edb_top_inst/LUT__3210" site: efl }
placed { cell: "edb_top_inst/LUT__3211" site: efl }
placed { cell: "edb_top_inst/LUT__3212" site: eft }
placed { cell: "edb_top_inst/LUT__3213" site: eft }
placed { cell: "edb_top_inst/LUT__3214" site: eft }
placed { cell: "edb_top_inst/LUT__3215" site: eft }
placed { cell: "edb_top_inst/LUT__3216" site: eft }
placed { cell: "edb_top_inst/LUT__3217" site: eft }
placed { cell: "edb_top_inst/LUT__3218" site: eft }
placed { cell: "edb_top_inst/LUT__3219" site: eft }
placed { cell: "edb_top_inst/LUT__3220" site: eft }
placed { cell: "edb_top_inst/LUT__3221" site: eft }
placed { cell: "edb_top_inst/LUT__3222" site: eft }
placed { cell: "edb_top_inst/LUT__3223" site: eft }
placed { cell: "edb_top_inst/LUT__3224" site: efl }
placed { cell: "edb_top_inst/LUT__3225" site: efl }
placed { cell: "edb_top_inst/LUT__3226" site: efl }
placed { cell: "edb_top_inst/LUT__3227" site: efl }
placed { cell: "edb_top_inst/LUT__3228" site: eft }
placed { cell: "edb_top_inst/LUT__3229" site: eft }
placed { cell: "edb_top_inst/LUT__3230" site: eft }
placed { cell: "edb_top_inst/LUT__3231" site: eft }
placed { cell: "edb_top_inst/LUT__3232" site: eft }
placed { cell: "edb_top_inst/LUT__3233" site: eft }
placed { cell: "edb_top_inst/LUT__3234" site: eft }
placed { cell: "edb_top_inst/LUT__3235" site: eft }
placed { cell: "edb_top_inst/LUT__3236" site: eft }
placed { cell: "edb_top_inst/LUT__3237" site: efl }
placed { cell: "edb_top_inst/LUT__3238" site: eft }
placed { cell: "edb_top_inst/LUT__3239" site: eft }
placed { cell: "edb_top_inst/LUT__3240" site: eft }
placed { cell: "edb_top_inst/LUT__3241" site: eft }
placed { cell: "edb_top_inst/LUT__3242" site: efl }
placed { cell: "edb_top_inst/LUT__3243" site: efl }
placed { cell: "edb_top_inst/LUT__3244" site: efl }
placed { cell: "edb_top_inst/LUT__3245" site: efl }
placed { cell: "edb_top_inst/LUT__3246" site: eft }
placed { cell: "edb_top_inst/LUT__3247" site: efl }
placed { cell: "edb_top_inst/LUT__3248" site: eft }
placed { cell: "edb_top_inst/LUT__3249" site: efl }
placed { cell: "edb_top_inst/LUT__3250" site: efl }
placed { cell: "edb_top_inst/LUT__3251" site: eft }
placed { cell: "edb_top_inst/LUT__3252" site: eft }
placed { cell: "edb_top_inst/LUT__3253" site: eft }
placed { cell: "edb_top_inst/LUT__3254" site: efl }
placed { cell: "edb_top_inst/LUT__3255" site: efl }
placed { cell: "edb_top_inst/LUT__3256" site: eft }
placed { cell: "edb_top_inst/LUT__3257" site: efl }
placed { cell: "edb_top_inst/LUT__3258" site: eft }
placed { cell: "edb_top_inst/LUT__3259" site: efl }
placed { cell: "edb_top_inst/LUT__3260" site: efl }
placed { cell: "edb_top_inst/LUT__3261" site: efl }
placed { cell: "edb_top_inst/LUT__3262" site: eft }
placed { cell: "edb_top_inst/LUT__3263" site: efl }
placed { cell: "edb_top_inst/LUT__3265" site: efl }
placed { cell: "edb_top_inst/LUT__3266" site: efl }
placed { cell: "edb_top_inst/LUT__3268" site: efl }
placed { cell: "edb_top_inst/LUT__3269" site: eft }
placed { cell: "edb_top_inst/LUT__3270" site: efl }
placed { cell: "edb_top_inst/LUT__3271" site: efl }
placed { cell: "edb_top_inst/LUT__3272" site: efl }
placed { cell: "edb_top_inst/LUT__3274" site: efl }
placed { cell: "edb_top_inst/LUT__3275" site: efl }
placed { cell: "edb_top_inst/LUT__3276" site: eft }
placed { cell: "edb_top_inst/LUT__3277" site: eft }
placed { cell: "edb_top_inst/LUT__3278" site: eft }
placed { cell: "edb_top_inst/LUT__3279" site: efl }
placed { cell: "edb_top_inst/LUT__3280" site: eft }
placed { cell: "edb_top_inst/LUT__3281" site: efl }
placed { cell: "edb_top_inst/LUT__3282" site: eft }
placed { cell: "edb_top_inst/LUT__3283" site: efl }
placed { cell: "edb_top_inst/LUT__3284" site: efl }
placed { cell: "edb_top_inst/LUT__3286" site: efl }
placed { cell: "edb_top_inst/LUT__3287" site: eft }
placed { cell: "edb_top_inst/LUT__3288" site: eft }
placed { cell: "edb_top_inst/LUT__3289" site: efl }
placed { cell: "edb_top_inst/LUT__3290" site: eft }
placed { cell: "edb_top_inst/LUT__3292" site: efl }
placed { cell: "edb_top_inst/LUT__3294" site: efl }
placed { cell: "edb_top_inst/LUT__3296" site: eft }
placed { cell: "edb_top_inst/LUT__3298" site: efl }
placed { cell: "edb_top_inst/LUT__3299" site: efl }
placed { cell: "edb_top_inst/LUT__3300" site: efl }
placed { cell: "edb_top_inst/LUT__3301" site: eft }
placed { cell: "edb_top_inst/LUT__3302" site: efl }
placed { cell: "edb_top_inst/LUT__3303" site: efl }
placed { cell: "edb_top_inst/LUT__3304" site: eft }
placed { cell: "edb_top_inst/LUT__3305" site: eft }
placed { cell: "edb_top_inst/LUT__3306" site: efl }
placed { cell: "edb_top_inst/LUT__3307" site: eft }
placed { cell: "edb_top_inst/LUT__3308" site: eft }
placed { cell: "edb_top_inst/LUT__3309" site: eft }
placed { cell: "edb_top_inst/LUT__3310" site: efl }
placed { cell: "edb_top_inst/LUT__3311" site: eft }
placed { cell: "edb_top_inst/LUT__3312" site: eft }
placed { cell: "edb_top_inst/LUT__3313" site: eft }
placed { cell: "edb_top_inst/LUT__3314" site: eft }
placed { cell: "edb_top_inst/LUT__3316" site: eft }
placed { cell: "edb_top_inst/LUT__3317" site: efl }
placed { cell: "edb_top_inst/LUT__3318" site: efl }
placed { cell: "edb_top_inst/LUT__3319" site: efl }
placed { cell: "edb_top_inst/LUT__3321" site: efl }
placed { cell: "edb_top_inst/LUT__3322" site: efl }
placed { cell: "edb_top_inst/LUT__3323" site: efl }
placed { cell: "edb_top_inst/LUT__3324" site: efl }
placed { cell: "edb_top_inst/LUT__3326" site: eft }
placed { cell: "edb_top_inst/LUT__3327" site: efl }
placed { cell: "edb_top_inst/LUT__3328" site: efl }
placed { cell: "edb_top_inst/LUT__3330" site: eft }
placed { cell: "edb_top_inst/LUT__3331" site: eft }
placed { cell: "edb_top_inst/LUT__3332" site: efl }
placed { cell: "edb_top_inst/LUT__3333" site: efl }
placed { cell: "edb_top_inst/LUT__3334" site: efl }
placed { cell: "edb_top_inst/LUT__3336" site: efl }
placed { cell: "edb_top_inst/LUT__3337" site: eft }
placed { cell: "edb_top_inst/LUT__3338" site: efl }
placed { cell: "edb_top_inst/LUT__3339" site: eft }
placed { cell: "edb_top_inst/LUT__3341" site: efl }
placed { cell: "edb_top_inst/LUT__3342" site: efl }
placed { cell: "edb_top_inst/LUT__3343" site: eft }
placed { cell: "edb_top_inst/LUT__3344" site: eft }
placed { cell: "edb_top_inst/LUT__3346" site: efl }
placed { cell: "edb_top_inst/LUT__3347" site: eft }
placed { cell: "edb_top_inst/LUT__3348" site: eft }
placed { cell: "edb_top_inst/LUT__3350" site: efl }
placed { cell: "edb_top_inst/LUT__3351" site: efl }
placed { cell: "edb_top_inst/LUT__3352" site: eft }
placed { cell: "edb_top_inst/LUT__3353" site: efl }
placed { cell: "edb_top_inst/LUT__3355" site: efl }
placed { cell: "edb_top_inst/LUT__3356" site: eft }
placed { cell: "edb_top_inst/LUT__3357" site: eft }
placed { cell: "edb_top_inst/LUT__3358" site: efl }
placed { cell: "edb_top_inst/LUT__3359" site: eft }
placed { cell: "edb_top_inst/LUT__3361" site: efl }
placed { cell: "edb_top_inst/LUT__3362" site: efl }
placed { cell: "edb_top_inst/LUT__3363" site: eft }
placed { cell: "edb_top_inst/LUT__3364" site: eft }
placed { cell: "edb_top_inst/LUT__3366" site: eft }
placed { cell: "edb_top_inst/LUT__3367" site: efl }
placed { cell: "edb_top_inst/LUT__3368" site: eft }
placed { cell: "edb_top_inst/LUT__3369" site: eft }
placed { cell: "edb_top_inst/LUT__3370" site: efl }
placed { cell: "edb_top_inst/LUT__3384" site: eft }
placed { cell: "edb_top_inst/LUT__3385" site: eft }
placed { cell: "edb_top_inst/LUT__3386" site: eft }
placed { cell: "edb_top_inst/LUT__3387" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i1" site: efl }
placed { cell: "edb_top_inst/la0/add_100/i2" site: eft }
placed { cell: "edb_top_inst/la0/add_100/i6" site: eft }
placed { cell: "edb_top_inst/la0/add_100/i5" site: eft }
placed { cell: "edb_top_inst/la0/add_100/i4" site: eft }
placed { cell: "edb_top_inst/la0/add_100/i3" site: eft }
placed { cell: "edb_top_inst/la0/add_91/i27" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i26" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i25" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i24" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i23" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i22" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i21" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i20" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i19" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i18" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i17" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i16" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i15" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i14" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i13" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i12" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i11" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i10" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i9" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i8" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i7" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i6" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i5" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i4" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i3" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i2" site: efl }
placed { cell: "edb_top_inst/la0/add_90/i12" site: eft }
placed { cell: "edb_top_inst/la0/add_90/i11" site: eft }
placed { cell: "edb_top_inst/la0/add_90/i10" site: eft }
placed { cell: "edb_top_inst/la0/add_90/i9" site: eft }
placed { cell: "edb_top_inst/la0/add_90/i8" site: eft }
placed { cell: "edb_top_inst/la0/add_90/i7" site: eft }
placed { cell: "edb_top_inst/la0/add_90/i6" site: eft }
placed { cell: "edb_top_inst/la0/add_90/i5" site: eft }
placed { cell: "edb_top_inst/la0/add_90/i4" site: eft }
placed { cell: "edb_top_inst/la0/add_90/i3" site: eft }
placed { cell: "edb_top_inst/la0/add_90/i2" site: eft }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" site: memory }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" site: memory }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" site: memory }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" site: memory }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" site: memory }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" site: memory }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" site: memory }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" site: memory }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" site: memory }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" site: memory }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" site: memory }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" site: memory }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" site: memory }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" site: memory }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" site: memory }
placed { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" site: memory }
placed { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" site: memory }
placed { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" site: memory }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" site: memory }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" site: memory }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" site: memory }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" site: memory }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" site: memory }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" site: memory }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" site: memory }
placed { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" site: memory }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" site: mult }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" site: mult }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" site: mult }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" site: mult }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" site: mult }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" site: mult }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" site: mult }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" site: mult }
placed { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" site: mult }
placed { cell: "LUT__15142" site: efl }
placed { cell: "LUT__15143" site: eft }
placed { cell: "LUT__15144" site: efl }
placed { cell: "LUT__15145" site: efl }
placed { cell: "LUT__15146" site: eft }
placed { cell: "LUT__15147" site: eft }
placed { cell: "LUT__15148" site: efl }
placed { cell: "LUT__15149" site: efl }
placed { cell: "LUT__15150" site: eft }
placed { cell: "LUT__15151" site: eft }
placed { cell: "LUT__15152" site: eft }
placed { cell: "LUT__15153" site: efl }
placed { cell: "LUT__15154" site: efl }
placed { cell: "LUT__15155" site: efl }
placed { cell: "LUT__15156" site: efl }
placed { cell: "LUT__15161" site: efl }
placed { cell: "LUT__15162" site: efl }
placed { cell: "LUT__15163" site: efl }
placed { cell: "LUT__15164" site: efl }
placed { cell: "LUT__15165" site: efl }
placed { cell: "LUT__15166" site: efl }
placed { cell: "LUT__15167" site: efl }
placed { cell: "LUT__15168" site: eft }
placed { cell: "LUT__15169" site: efl }
placed { cell: "LUT__15172" site: efl }
placed { cell: "LUT__15173" site: efl }
placed { cell: "LUT__15174" site: eft }
placed { cell: "LUT__15175" site: eft }
placed { cell: "LUT__15176" site: eft }
placed { cell: "LUT__15177" site: efl }
placed { cell: "LUT__15178" site: efl }
placed { cell: "LUT__15179" site: efl }
placed { cell: "LUT__15180" site: efl }
placed { cell: "LUT__15181" site: efl }
placed { cell: "LUT__15182" site: efl }
placed { cell: "LUT__15183" site: efl }
placed { cell: "LUT__15184" site: efl }
placed { cell: "LUT__15185" site: efl }
placed { cell: "LUT__15186" site: eft }
placed { cell: "LUT__15188" site: eft }
placed { cell: "LUT__15189" site: eft }
placed { cell: "LUT__15190" site: eft }
placed { cell: "LUT__15191" site: efl }
placed { cell: "LUT__15192" site: efl }
placed { cell: "LUT__15193" site: efl }
placed { cell: "LUT__15194" site: eft }
placed { cell: "LUT__15195" site: eft }
placed { cell: "LUT__15196" site: efl }
placed { cell: "LUT__15197" site: eft }
placed { cell: "LUT__15198" site: efl }
placed { cell: "LUT__15199" site: eft }
placed { cell: "LUT__15200" site: efl }
placed { cell: "LUT__15202" site: efl }
placed { cell: "LUT__15203" site: eft }
placed { cell: "LUT__15204" site: eft }
placed { cell: "LUT__15205" site: eft }
placed { cell: "LUT__15206" site: eft }
placed { cell: "LUT__15207" site: eft }
placed { cell: "LUT__15208" site: eft }
placed { cell: "LUT__15209" site: eft }
placed { cell: "LUT__15210" site: efl }
placed { cell: "LUT__15212" site: efl }
placed { cell: "LUT__15213" site: efl }
placed { cell: "LUT__15215" site: efl }
placed { cell: "LUT__15218" site: eft }
placed { cell: "LUT__15219" site: eft }
placed { cell: "LUT__15220" site: efl }
placed { cell: "LUT__15221" site: eft }
placed { cell: "LUT__15222" site: efl }
placed { cell: "LUT__15223" site: eft }
placed { cell: "LUT__15225" site: eft }
placed { cell: "LUT__15226" site: eft }
placed { cell: "LUT__15227" site: eft }
placed { cell: "LUT__15228" site: eft }
placed { cell: "LUT__15229" site: efl }
placed { cell: "LUT__15230" site: eft }
placed { cell: "LUT__15231" site: efl }
placed { cell: "LUT__15232" site: eft }
placed { cell: "LUT__15233" site: efl }
placed { cell: "LUT__15234" site: efl }
placed { cell: "LUT__15236" site: eft }
placed { cell: "LUT__15237" site: eft }
placed { cell: "LUT__15238" site: eft }
placed { cell: "LUT__15239" site: eft }
placed { cell: "LUT__15241" site: eft }
placed { cell: "LUT__15242" site: eft }
placed { cell: "LUT__15244" site: eft }
placed { cell: "LUT__15246" site: efl }
placed { cell: "LUT__15247" site: eft }
placed { cell: "LUT__15248" site: eft }
placed { cell: "LUT__15249" site: efl }
placed { cell: "LUT__15250" site: eft }
placed { cell: "LUT__15251" site: eft }
placed { cell: "LUT__15252" site: efl }
placed { cell: "LUT__15253" site: efl }
placed { cell: "LUT__15254" site: efl }
placed { cell: "LUT__15255" site: efl }
placed { cell: "LUT__15256" site: efl }
placed { cell: "LUT__15257" site: efl }
placed { cell: "LUT__15258" site: efl }
placed { cell: "LUT__15259" site: efl }
placed { cell: "LUT__15260" site: eft }
placed { cell: "LUT__15262" site: efl }
placed { cell: "LUT__15263" site: efl }
placed { cell: "LUT__15264" site: eft }
placed { cell: "LUT__15265" site: efl }
placed { cell: "LUT__15266" site: efl }
placed { cell: "LUT__15267" site: efl }
placed { cell: "LUT__15268" site: eft }
placed { cell: "LUT__15269" site: efl }
placed { cell: "LUT__15271" site: efl }
placed { cell: "LUT__15272" site: efl }
placed { cell: "LUT__15274" site: eft }
placed { cell: "LUT__15276" site: eft }
placed { cell: "LUT__15277" site: efl }
placed { cell: "LUT__15279" site: eft }
placed { cell: "LUT__15281" site: eft }
placed { cell: "LUT__15282" site: eft }
placed { cell: "LUT__15283" site: eft }
placed { cell: "LUT__15285" site: efl }
placed { cell: "LUT__15286" site: eft }
placed { cell: "LUT__15287" site: eft }
placed { cell: "LUT__15288" site: efl }
placed { cell: "LUT__15289" site: efl }
placed { cell: "LUT__15290" site: eft }
placed { cell: "LUT__15291" site: eft }
placed { cell: "LUT__15292" site: efl }
placed { cell: "LUT__15293" site: eft }
placed { cell: "LUT__15294" site: eft }
placed { cell: "LUT__15295" site: efl }
placed { cell: "LUT__15296" site: efl }
placed { cell: "LUT__15297" site: eft }
placed { cell: "LUT__15298" site: efl }
placed { cell: "LUT__15299" site: efl }
placed { cell: "LUT__15300" site: efl }
placed { cell: "LUT__15302" site: efl }
placed { cell: "LUT__15328" site: eft }
placed { cell: "LUT__15329" site: efl }
placed { cell: "LUT__15330" site: eft }
placed { cell: "LUT__15331" site: eft }
placed { cell: "LUT__15332" site: eft }
placed { cell: "LUT__15333" site: eft }
placed { cell: "LUT__15334" site: eft }
placed { cell: "LUT__15335" site: eft }
placed { cell: "LUT__15336" site: efl }
placed { cell: "LUT__15337" site: eft }
placed { cell: "LUT__15338" site: eft }
placed { cell: "LUT__15339" site: efl }
placed { cell: "LUT__15340" site: efl }
placed { cell: "LUT__15342" site: eft }
placed { cell: "LUT__15343" site: eft }
placed { cell: "LUT__15344" site: efl }
placed { cell: "LUT__15345" site: eft }
placed { cell: "LUT__15346" site: eft }
placed { cell: "LUT__15347" site: efl }
placed { cell: "LUT__15348" site: efl }
placed { cell: "LUT__15349" site: eft }
placed { cell: "LUT__15350" site: eft }
placed { cell: "LUT__15351" site: efl }
placed { cell: "LUT__15352" site: efl }
placed { cell: "LUT__15354" site: eft }
placed { cell: "LUT__15355" site: efl }
placed { cell: "LUT__15356" site: eft }
placed { cell: "LUT__15357" site: efl }
placed { cell: "LUT__15358" site: eft }
placed { cell: "LUT__15359" site: efl }
placed { cell: "LUT__15360" site: efl }
placed { cell: "LUT__15361" site: efl }
placed { cell: "LUT__15362" site: eft }
placed { cell: "LUT__15363" site: eft }
placed { cell: "LUT__15364" site: efl }
placed { cell: "LUT__15365" site: efl }
placed { cell: "LUT__15367" site: eft }
placed { cell: "LUT__15368" site: efl }
placed { cell: "LUT__15369" site: efl }
placed { cell: "LUT__15370" site: efl }
placed { cell: "LUT__15371" site: eft }
placed { cell: "LUT__15372" site: efl }
placed { cell: "LUT__15373" site: eft }
placed { cell: "LUT__15374" site: eft }
placed { cell: "LUT__15375" site: eft }
placed { cell: "LUT__15376" site: efl }
placed { cell: "LUT__15377" site: efl }
placed { cell: "LUT__15378" site: eft }
placed { cell: "LUT__15379" site: eft }
placed { cell: "LUT__15380" site: efl }
placed { cell: "LUT__15382" site: eft }
placed { cell: "LUT__15383" site: eft }
placed { cell: "LUT__15384" site: efl }
placed { cell: "LUT__15385" site: efl }
placed { cell: "LUT__15386" site: eft }
placed { cell: "LUT__15387" site: eft }
placed { cell: "LUT__15388" site: eft }
placed { cell: "LUT__15389" site: efl }
placed { cell: "LUT__15390" site: eft }
placed { cell: "LUT__15391" site: eft }
placed { cell: "LUT__15393" site: eft }
placed { cell: "LUT__15394" site: efl }
placed { cell: "LUT__15395" site: eft }
placed { cell: "LUT__15396" site: efl }
placed { cell: "LUT__15397" site: efl }
placed { cell: "LUT__15398" site: efl }
placed { cell: "LUT__15400" site: eft }
placed { cell: "LUT__15401" site: efl }
placed { cell: "LUT__15402" site: efl }
placed { cell: "LUT__15403" site: eft }
placed { cell: "LUT__15404" site: eft }
placed { cell: "LUT__15405" site: eft }
placed { cell: "LUT__15406" site: eft }
placed { cell: "LUT__15407" site: eft }
placed { cell: "LUT__15410" site: eft }
placed { cell: "LUT__15411" site: efl }
placed { cell: "LUT__15413" site: efl }
placed { cell: "LUT__15414" site: eft }
placed { cell: "LUT__15416" site: efl }
placed { cell: "LUT__15417" site: efl }
placed { cell: "LUT__15418" site: eft }
placed { cell: "LUT__15419" site: eft }
placed { cell: "LUT__15420" site: efl }
placed { cell: "LUT__15421" site: efl }
placed { cell: "LUT__15423" site: eft }
placed { cell: "LUT__15424" site: eft }
placed { cell: "LUT__15425" site: efl }
placed { cell: "LUT__15426" site: efl }
placed { cell: "LUT__15427" site: efl }
placed { cell: "LUT__15429" site: efl }
placed { cell: "LUT__15430" site: efl }
placed { cell: "LUT__15431" site: efl }
placed { cell: "LUT__15432" site: efl }
placed { cell: "LUT__15433" site: efl }
placed { cell: "LUT__15441" site: eft }
placed { cell: "LUT__15442" site: eft }
placed { cell: "LUT__15443" site: efl }
placed { cell: "LUT__15444" site: efl }
placed { cell: "LUT__15445" site: eft }
placed { cell: "LUT__15446" site: eft }
placed { cell: "LUT__15448" site: eft }
placed { cell: "LUT__15449" site: efl }
placed { cell: "LUT__15450" site: eft }
placed { cell: "LUT__15451" site: eft }
placed { cell: "LUT__15452" site: efl }
placed { cell: "LUT__15453" site: eft }
placed { cell: "LUT__15454" site: eft }
placed { cell: "LUT__15455" site: efl }
placed { cell: "LUT__15456" site: eft }
placed { cell: "LUT__15457" site: eft }
placed { cell: "LUT__15458" site: efl }
placed { cell: "LUT__15459" site: efl }
placed { cell: "LUT__15460" site: efl }
placed { cell: "LUT__15461" site: eft }
placed { cell: "LUT__15462" site: efl }
placed { cell: "LUT__15463" site: eft }
placed { cell: "LUT__15464" site: eft }
placed { cell: "LUT__15465" site: eft }
placed { cell: "LUT__15466" site: eft }
placed { cell: "LUT__15467" site: eft }
placed { cell: "LUT__15468" site: efl }
placed { cell: "LUT__15469" site: eft }
placed { cell: "LUT__15470" site: efl }
placed { cell: "LUT__15471" site: efl }
placed { cell: "LUT__15472" site: efl }
placed { cell: "LUT__15473" site: efl }
placed { cell: "LUT__15474" site: eft }
placed { cell: "LUT__15475" site: eft }
placed { cell: "LUT__15476" site: efl }
placed { cell: "LUT__15477" site: efl }
placed { cell: "LUT__15478" site: eft }
placed { cell: "LUT__15479" site: eft }
placed { cell: "LUT__15480" site: eft }
placed { cell: "LUT__15481" site: efl }
placed { cell: "LUT__15482" site: efl }
placed { cell: "LUT__15483" site: efl }
placed { cell: "LUT__15484" site: eft }
placed { cell: "LUT__15485" site: efl }
placed { cell: "LUT__15486" site: efl }
placed { cell: "LUT__15487" site: eft }
placed { cell: "LUT__15488" site: efl }
placed { cell: "LUT__15489" site: eft }
placed { cell: "LUT__15490" site: efl }
placed { cell: "LUT__15494" site: eft }
placed { cell: "LUT__15497" site: eft }
placed { cell: "LUT__15498" site: efl }
placed { cell: "LUT__15499" site: efl }
placed { cell: "LUT__15577" site: efl }
placed { cell: "LUT__15578" site: eft }
placed { cell: "LUT__15579" site: eft }
placed { cell: "LUT__15580" site: eft }
placed { cell: "LUT__15581" site: eft }
placed { cell: "LUT__15582" site: eft }
placed { cell: "LUT__15583" site: eft }
placed { cell: "LUT__15584" site: eft }
placed { cell: "LUT__15585" site: eft }
placed { cell: "LUT__15611" site: efl }
placed { cell: "LUT__15612" site: eft }
placed { cell: "LUT__15613" site: eft }
placed { cell: "LUT__15614" site: eft }
placed { cell: "LUT__15615" site: efl }
placed { cell: "LUT__15616" site: eft }
placed { cell: "LUT__15617" site: eft }
placed { cell: "LUT__15618" site: eft }
placed { cell: "LUT__15619" site: eft }
placed { cell: "LUT__15620" site: eft }
placed { cell: "LUT__15621" site: eft }
placed { cell: "LUT__15622" site: eft }
placed { cell: "LUT__15624" site: eft }
placed { cell: "LUT__15625" site: eft }
placed { cell: "LUT__15626" site: eft }
placed { cell: "LUT__15627" site: efl }
placed { cell: "LUT__15628" site: efl }
placed { cell: "LUT__15629" site: eft }
placed { cell: "LUT__15630" site: efl }
placed { cell: "LUT__15631" site: eft }
placed { cell: "LUT__15632" site: eft }
placed { cell: "LUT__15633" site: eft }
placed { cell: "LUT__15634" site: eft }
placed { cell: "LUT__15635" site: efl }
placed { cell: "LUT__15636" site: efl }
placed { cell: "LUT__15637" site: eft }
placed { cell: "LUT__15638" site: eft }
placed { cell: "LUT__15639" site: eft }
placed { cell: "LUT__15640" site: efl }
placed { cell: "LUT__15641" site: efl }
placed { cell: "LUT__15642" site: efl }
placed { cell: "LUT__15643" site: eft }
placed { cell: "LUT__15644" site: eft }
placed { cell: "LUT__15645" site: efl }
placed { cell: "LUT__15646" site: efl }
placed { cell: "LUT__15647" site: efl }
placed { cell: "LUT__15648" site: eft }
placed { cell: "LUT__15649" site: eft }
placed { cell: "LUT__15650" site: eft }
placed { cell: "LUT__15651" site: efl }
placed { cell: "LUT__15652" site: efl }
placed { cell: "LUT__15653" site: eft }
placed { cell: "LUT__15654" site: eft }
placed { cell: "LUT__15655" site: eft }
placed { cell: "LUT__15656" site: eft }
placed { cell: "LUT__15657" site: eft }
placed { cell: "LUT__15658" site: eft }
placed { cell: "LUT__15659" site: eft }
placed { cell: "LUT__15660" site: eft }
placed { cell: "LUT__15661" site: eft }
placed { cell: "LUT__15662" site: eft }
placed { cell: "LUT__15663" site: eft }
placed { cell: "LUT__15664" site: eft }
placed { cell: "LUT__15665" site: eft }
placed { cell: "LUT__15666" site: efl }
placed { cell: "LUT__15667" site: eft }
placed { cell: "LUT__15668" site: eft }
placed { cell: "LUT__15669" site: eft }
placed { cell: "LUT__15670" site: efl }
placed { cell: "LUT__15671" site: eft }
placed { cell: "LUT__15672" site: efl }
placed { cell: "LUT__15673" site: eft }
placed { cell: "LUT__15674" site: efl }
placed { cell: "LUT__15675" site: eft }
placed { cell: "LUT__15676" site: eft }
placed { cell: "LUT__15677" site: eft }
placed { cell: "LUT__15678" site: eft }
placed { cell: "LUT__15679" site: eft }
placed { cell: "LUT__15680" site: eft }
placed { cell: "LUT__15681" site: efl }
placed { cell: "LUT__15682" site: efl }
placed { cell: "LUT__15683" site: efl }
placed { cell: "LUT__15684" site: efl }
placed { cell: "LUT__15685" site: efl }
placed { cell: "LUT__15686" site: efl }
placed { cell: "LUT__15687" site: efl }
placed { cell: "LUT__15688" site: eft }
placed { cell: "LUT__15689" site: eft }
placed { cell: "LUT__15690" site: eft }
placed { cell: "LUT__15691" site: eft }
placed { cell: "LUT__15692" site: efl }
placed { cell: "LUT__15693" site: efl }
placed { cell: "LUT__15694" site: eft }
placed { cell: "LUT__15695" site: eft }
placed { cell: "LUT__15696" site: eft }
placed { cell: "LUT__15697" site: efl }
placed { cell: "LUT__15698" site: efl }
placed { cell: "LUT__15699" site: eft }
placed { cell: "LUT__15700" site: efl }
placed { cell: "LUT__15701" site: efl }
placed { cell: "LUT__15702" site: efl }
placed { cell: "LUT__15703" site: efl }
placed { cell: "LUT__15704" site: efl }
placed { cell: "LUT__15705" site: eft }
placed { cell: "LUT__15706" site: efl }
placed { cell: "LUT__15707" site: eft }
placed { cell: "LUT__15708" site: eft }
placed { cell: "LUT__15709" site: efl }
placed { cell: "LUT__15710" site: efl }
placed { cell: "LUT__15739" site: eft }
placed { cell: "LUT__15748" site: efl }
placed { cell: "LUT__15749" site: efl }
placed { cell: "LUT__15750" site: eft }
placed { cell: "LUT__15751" site: eft }
placed { cell: "LUT__15752" site: eft }
placed { cell: "LUT__15753" site: eft }
placed { cell: "LUT__15754" site: eft }
placed { cell: "LUT__15755" site: efl }
placed { cell: "LUT__15756" site: eft }
placed { cell: "LUT__15757" site: efl }
placed { cell: "LUT__15758" site: eft }
placed { cell: "LUT__15759" site: eft }
placed { cell: "LUT__15760" site: efl }
placed { cell: "LUT__15761" site: eft }
placed { cell: "LUT__15762" site: eft }
placed { cell: "LUT__15763" site: efl }
placed { cell: "LUT__15764" site: efl }
placed { cell: "LUT__15765" site: efl }
placed { cell: "LUT__15766" site: eft }
placed { cell: "LUT__15767" site: eft }
placed { cell: "LUT__15768" site: eft }
placed { cell: "LUT__15769" site: eft }
placed { cell: "LUT__15770" site: eft }
placed { cell: "LUT__15775" site: eft }
placed { cell: "LUT__15777" site: eft }
placed { cell: "LUT__15779" site: eft }
placed { cell: "LUT__15781" site: efl }
placed { cell: "LUT__15783" site: efl }
placed { cell: "LUT__15785" site: efl }
placed { cell: "LUT__15787" site: efl }
placed { cell: "LUT__15789" site: eft }
placed { cell: "LUT__15791" site: eft }
placed { cell: "LUT__15793" site: eft }
placed { cell: "LUT__15795" site: eft }
placed { cell: "LUT__15811" site: eft }
placed { cell: "LUT__15812" site: eft }
placed { cell: "LUT__15813" site: eft }
placed { cell: "LUT__15814" site: eft }
placed { cell: "LUT__15815" site: efl }
placed { cell: "LUT__15816" site: efl }
placed { cell: "LUT__15817" site: eft }
placed { cell: "LUT__15818" site: eft }
placed { cell: "LUT__15819" site: eft }
placed { cell: "LUT__15820" site: eft }
placed { cell: "LUT__15821" site: eft }
placed { cell: "LUT__15822" site: eft }
placed { cell: "LUT__15823" site: efl }
placed { cell: "LUT__15824" site: efl }
placed { cell: "LUT__15825" site: eft }
placed { cell: "LUT__15826" site: eft }
placed { cell: "LUT__15827" site: eft }
placed { cell: "LUT__15828" site: eft }
placed { cell: "LUT__15829" site: eft }
placed { cell: "LUT__15830" site: eft }
placed { cell: "LUT__15831" site: efl }
placed { cell: "LUT__15832" site: efl }
placed { cell: "LUT__15833" site: efl }
placed { cell: "LUT__15834" site: eft }
placed { cell: "LUT__15835" site: eft }
placed { cell: "LUT__15836" site: eft }
placed { cell: "LUT__15837" site: eft }
placed { cell: "LUT__15838" site: eft }
placed { cell: "LUT__15839" site: efl }
placed { cell: "LUT__15840" site: efl }
placed { cell: "LUT__15841" site: efl }
placed { cell: "LUT__15842" site: efl }
placed { cell: "LUT__15843" site: efl }
placed { cell: "LUT__15844" site: efl }
placed { cell: "LUT__15845" site: eft }
placed { cell: "LUT__15846" site: eft }
placed { cell: "LUT__15847" site: eft }
placed { cell: "LUT__15848" site: efl }
placed { cell: "LUT__15849" site: eft }
placed { cell: "LUT__15850" site: efl }
placed { cell: "LUT__15851" site: efl }
placed { cell: "LUT__15852" site: efl }
placed { cell: "LUT__15853" site: eft }
placed { cell: "LUT__15856" site: eft }
placed { cell: "LUT__15857" site: eft }
placed { cell: "LUT__15858" site: eft }
placed { cell: "LUT__15859" site: efl }
placed { cell: "LUT__15860" site: eft }
placed { cell: "LUT__15861" site: eft }
placed { cell: "LUT__15862" site: eft }
placed { cell: "LUT__15863" site: eft }
placed { cell: "LUT__15864" site: eft }
placed { cell: "LUT__15865" site: efl }
placed { cell: "LUT__15866" site: efl }
placed { cell: "LUT__15867" site: eft }
placed { cell: "LUT__15868" site: eft }
placed { cell: "LUT__15869" site: efl }
placed { cell: "LUT__15871" site: efl }
placed { cell: "LUT__15872" site: eft }
placed { cell: "LUT__15878" site: eft }
placed { cell: "LUT__15884" site: eft }
placed { cell: "LUT__15886" site: eft }
placed { cell: "LUT__15890" site: efl }
placed { cell: "LUT__15893" site: eft }
placed { cell: "LUT__15900" site: efl }
placed { cell: "LUT__15903" site: efl }
placed { cell: "LUT__15904" site: eft }
placed { cell: "LUT__15905" site: eft }
placed { cell: "LUT__15906" site: eft }
placed { cell: "LUT__15907" site: efl }
placed { cell: "LUT__15908" site: efl }
placed { cell: "LUT__15924" site: eft }
placed { cell: "LUT__15925" site: efl }
placed { cell: "LUT__15926" site: eft }
placed { cell: "LUT__15927" site: efl }
placed { cell: "LUT__15928" site: efl }
placed { cell: "LUT__15929" site: eft }
placed { cell: "LUT__15931" site: efl }
placed { cell: "LUT__15932" site: efl }
placed { cell: "LUT__15933" site: efl }
placed { cell: "LUT__15934" site: efl }
placed { cell: "LUT__15935" site: efl }
placed { cell: "LUT__15936" site: efl }
placed { cell: "LUT__15983" site: efl }
placed { cell: "LUT__15984" site: efl }
placed { cell: "LUT__15985" site: efl }
placed { cell: "LUT__15986" site: efl }
placed { cell: "LUT__15988" site: eft }
placed { cell: "LUT__16001" site: eft }
placed { cell: "LUT__16003" site: eft }
placed { cell: "LUT__16005" site: eft }
placed { cell: "LUT__16006" site: efl }
placed { cell: "LUT__16007" site: efl }
placed { cell: "LUT__16009" site: efl }
placed { cell: "LUT__16010" site: efl }
placed { cell: "LUT__16011" site: eft }
placed { cell: "LUT__16012" site: eft }
placed { cell: "LUT__16013" site: efl }
placed { cell: "LUT__16014" site: efl }
placed { cell: "LUT__16015" site: efl }
placed { cell: "LUT__16016" site: efl }
placed { cell: "LUT__16017" site: eft }
placed { cell: "LUT__16018" site: eft }
placed { cell: "LUT__16020" site: eft }
placed { cell: "LUT__16021" site: eft }
placed { cell: "LUT__16022" site: eft }
placed { cell: "LUT__16023" site: efl }
placed { cell: "LUT__16029" site: efl }
placed { cell: "LUT__16030" site: eft }
placed { cell: "LUT__16031" site: eft }
placed { cell: "LUT__16032" site: efl }
placed { cell: "LUT__16033" site: efl }
placed { cell: "LUT__16034" site: eft }
placed { cell: "LUT__16035" site: efl }
placed { cell: "LUT__16036" site: eft }
placed { cell: "LUT__16037" site: efl }
placed { cell: "LUT__16038" site: eft }
placed { cell: "LUT__16039" site: eft }
placed { cell: "LUT__16041" site: efl }
placed { cell: "LUT__16050" site: eft }
placed { cell: "LUT__16054" site: efl }
placed { cell: "LUT__16055" site: efl }
placed { cell: "LUT__16056" site: efl }
placed { cell: "LUT__16057" site: eft }
placed { cell: "LUT__16058" site: efl }
placed { cell: "LUT__16059" site: efl }
placed { cell: "LUT__16060" site: efl }
placed { cell: "LUT__16061" site: eft }
placed { cell: "LUT__16062" site: eft }
placed { cell: "LUT__16063" site: efl }
placed { cell: "LUT__16064" site: eft }
placed { cell: "LUT__16065" site: eft }
placed { cell: "LUT__16066" site: efl }
placed { cell: "LUT__16067" site: eft }
placed { cell: "LUT__16092" site: eft }
placed { cell: "LUT__16093" site: eft }
placed { cell: "LUT__16112" site: eft }
placed { cell: "LUT__16114" site: efl }
placed { cell: "LUT__16116" site: efl }
placed { cell: "LUT__16118" site: efl }
placed { cell: "LUT__16120" site: eft }
placed { cell: "LUT__16122" site: efl }
placed { cell: "LUT__16124" site: eft }
placed { cell: "LUT__16136" site: eft }
placed { cell: "LUT__16138" site: efl }
placed { cell: "LUT__16140" site: efl }
placed { cell: "LUT__16141" site: efl }
placed { cell: "LUT__16142" site: efl }
placed { cell: "LUT__16143" site: eft }
placed { cell: "LUT__16144" site: eft }
placed { cell: "LUT__16145" site: eft }
placed { cell: "LUT__16147" site: eft }
placed { cell: "LUT__16178" site: eft }
placed { cell: "LUT__16180" site: eft }
placed { cell: "LUT__16181" site: eft }
placed { cell: "LUT__16183" site: efl }
placed { cell: "LUT__16184" site: efl }
placed { cell: "LUT__16185" site: efl }
placed { cell: "LUT__16186" site: efl }
placed { cell: "LUT__16187" site: efl }
placed { cell: "LUT__16189" site: eft }
placed { cell: "LUT__16191" site: efl }
placed { cell: "LUT__16193" site: eft }
placed { cell: "LUT__16194" site: efl }
placed { cell: "LUT__16195" site: efl }
placed { cell: "LUT__16196" site: eft }
placed { cell: "LUT__16197" site: eft }
placed { cell: "LUT__16199" site: efl }
placed { cell: "LUT__16201" site: efl }
placed { cell: "LUT__16203" site: efl }
placed { cell: "LUT__16204" site: eft }
placed { cell: "LUT__16228" site: efl }
placed { cell: "LUT__16229" site: efl }
placed { cell: "LUT__16231" site: eft }
placed { cell: "LUT__16234" site: efl }
placed { cell: "LUT__16237" site: eft }
placed { cell: "LUT__16243" site: efl }
placed { cell: "LUT__16252" site: efl }
placed { cell: "LUT__16357" site: eft }
placed { cell: "LUT__16381" site: eft }
placed { cell: "LUT__16382" site: eft }
placed { cell: "LUT__16383" site: eft }
placed { cell: "LUT__16384" site: eft }
placed { cell: "LUT__16385" site: efl }
placed { cell: "LUT__16386" site: eft }
placed { cell: "LUT__16387" site: eft }
placed { cell: "LUT__16388" site: efl }
placed { cell: "LUT__16389" site: eft }
placed { cell: "LUT__16390" site: eft }
placed { cell: "LUT__16391" site: efl }
placed { cell: "LUT__16392" site: efl }
placed { cell: "LUT__16394" site: efl }
placed { cell: "LUT__16395" site: efl }
placed { cell: "LUT__16396" site: eft }
placed { cell: "LUT__16397" site: eft }
placed { cell: "LUT__16398" site: eft }
placed { cell: "LUT__16399" site: eft }
placed { cell: "LUT__16400" site: efl }
placed { cell: "LUT__16401" site: eft }
placed { cell: "LUT__16402" site: efl }
placed { cell: "LUT__16403" site: efl }
placed { cell: "LUT__16404" site: efl }
placed { cell: "LUT__16405" site: eft }
placed { cell: "LUT__16406" site: eft }
placed { cell: "LUT__16407" site: efl }
placed { cell: "LUT__16408" site: eft }
placed { cell: "LUT__16409" site: eft }
placed { cell: "LUT__16410" site: efl }
placed { cell: "LUT__16411" site: efl }
placed { cell: "LUT__16412" site: eft }
placed { cell: "LUT__16413" site: eft }
placed { cell: "u_lcd_driver/vcnt[2]~FF_frt_40_rtinv" site: efl }
placed { cell: "u_lcd_driver/vcnt[7]~FF_frt_39_rtinv" site: eft }
placed { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25_rtinv" site: eft }
placed { cell: "clk_cmos" site: io }
placed { cell: "clk_cmos~CLKBUF" site: gbuf_block }
placed { cell: "hdmi_clk5x_i~CLKBUF" site: gbuf_block }
placed { cell: "tx_fastclk~CLKBUF" site: gbuf_block }
placed { cell: "tx_slowclk~CLKOUT~3~1" site: io }
placed { cell: "tx_fastclk~CLKOUT~12~1" site: io }
placed { cell: "tx_slowclk~CLKOUT~13~1" site: io }
placed { cell: "tx_fastclk~CLKOUT~18~1" site: io }
placed { cell: "tx_slowclk~CLKOUT~19~1" site: io }
placed { cell: "tx_fastclk~CLKOUT~24~1" site: io }
placed { cell: "tx_slowclk~CLKOUT~25~1" site: io }
placed { cell: "tx_fastclk~CLKOUT~30~1" site: io }
placed { cell: "tx_slowclk~CLKOUT~31~1" site: io }
placed { cell: "tx_fastclk~CLKOUT~36~1" site: io }
placed { cell: "tx_slowclk~CLKOUT~37~1" site: io }
placed { cell: "hdmi_clk5x_i~CLKOUT~42~1" site: io }
placed { cell: "hdmi_clk2x_i~CLKOUT~43~1" site: io }
placed { cell: "hdmi_clk5x_i~CLKOUT~48~1" site: io }
placed { cell: "hdmi_clk2x_i~CLKOUT~49~1" site: io }
placed { cell: "hdmi_clk5x_i~CLKOUT~54~1" site: io }
placed { cell: "hdmi_clk2x_i~CLKOUT~55~1" site: io }
placed { cell: "hdmi_clk5x_i~CLKOUT~60~1" site: io }
placed { cell: "hdmi_clk2x_i~CLKOUT~61~1" site: io }
placed { cell: "clk_cmos~CLKOUT~84~1" site: io }
placed { cell: "tx_slowclk~CLKOUT~124~1" site: io }
placed { cell: "Axi_Clk~CLKOUT~129~28" site: io }
route { driver { cell: "LUT__15155" port: "O" } sink { cell: "ResetShiftReg[0]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15156" port: "O" } sink { cell: "ResetShiftReg[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "ResetShiftReg[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "Axi0ResetReg[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "r_hdmi_rst_n~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "rc_hdmi_tx~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "hdmi_tx0_o[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "hdmi_tx1_o[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "hdmi_tx2_o[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "ResetShiftReg[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "DdrCtrl_CFG_RST_N~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "Axi0ResetReg[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "Axi0ResetReg[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "DdrCtrl_CFG_SEQ_START~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[16]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[17]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[18]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[19]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ctrl_clk~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_transfer_en~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_capture_en~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_href_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/frame_sync_flag~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_href_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/cmos_vsync_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[22]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[27]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_sensor_frame_count/cmos_vsync_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_4" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF_frt_3" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF_frt_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[11]~FF_frt_1" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/tvalid_o_r~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/tvalid~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[22]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[27]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[22]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[27]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcx_int[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcx_int[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcx_int[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcx_int[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcx_int[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcx_int[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcx_int[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcx_int[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcx_int[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcx_int[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcx_int[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcx_int[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcx_int[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcx_int[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcx_int[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcx_int[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcy_int[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcy_int[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcy_int[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcy_int[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcy_int[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcy_int[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcy_int[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcy_int[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcy_int[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcy_int[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcy_int[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcy_int[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcy_int[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcy_int[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcy_int[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/srcy_int[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[22]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[27]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "tdata_o[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "tdata_o[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "tdata_o[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "tdata_o[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "tdata_o[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "tdata_o[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "tdata_o[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "tdata_o[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "tvalid_o~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "DdrCtrl_ATYPE_0~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_35" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/state[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/state[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[22]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[27]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[28]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[29]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[30]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[31]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[32]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[33]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[34]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[35]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[36]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[37]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[38]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[39]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[40]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[41]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[42]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[43]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[44]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[45]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[46]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[47]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[48]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[49]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[50]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[51]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[52]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[53]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[54]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[55]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[56]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[57]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[58]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[59]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[60]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[61]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[62]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[63]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[64]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[65]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[66]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[67]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[68]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[69]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[70]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[71]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[72]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[73]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[74]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[75]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[76]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[77]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[78]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[79]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[80]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[81]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[82]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[83]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[84]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[85]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[86]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[87]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[88]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[89]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[90]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[91]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[92]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[93]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[94]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[95]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[96]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[97]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[98]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[99]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[100]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[101]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[102]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[103]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[104]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[105]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[106]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[107]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[108]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[109]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[110]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[111]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[112]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[113]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[114]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[115]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[116]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[117]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[118]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[119]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[120]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[121]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[122]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[123]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[124]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[125]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[126]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[127]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "lcd_de~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/r_lcd_dv~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[1]~FF_frt_6_frt_36" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF_frt_32" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_37" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd0[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_rgb2dvi/enc_0/acc[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd0[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd0[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd0[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd0[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd0[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd0[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd0[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd0[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd0[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_rgb2dvi/enc_0/acc[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_rgb2dvi/enc_0/acc[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_rgb2dvi/enc_0/acc[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_rgb2dvi/enc_0/acc[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_rgb2dvi/enc_1/acc[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd1[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd1[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_rgb2dvi/enc_1/acc[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_rgb2dvi/enc_1/acc[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_rgb2dvi/enc_1/acc[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_rgb2dvi/enc_1/acc[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_rgb2dvi/enc_2/acc[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "w_hdmi_txd2[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_rgb2dvi/enc_2/acc[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_rgb2dvi/enc_2/acc[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_rgb2dvi/enc_2/acc[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_rgb2dvi/enc_2/acc[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "hdmi_txc_o[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "r_hdmi_txc_o[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "hdmi_tx0_o[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "hdmi_tx0_o[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "hdmi_tx0_o[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "hdmi_tx0_o[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "r_hdmi_tx0_o[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "r_hdmi_tx0_o[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "r_hdmi_tx0_o[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "r_hdmi_tx0_o[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "r_hdmi_tx0_o[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "hdmi_tx1_o[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "hdmi_tx1_o[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "hdmi_tx1_o[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "hdmi_tx1_o[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "r_hdmi_tx1_o[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "r_hdmi_tx1_o[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "r_hdmi_tx1_o[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "r_hdmi_tx1_o[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "r_hdmi_tx1_o[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "hdmi_tx2_o[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "hdmi_tx2_o[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "hdmi_tx2_o[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "hdmi_tx2_o[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "r_hdmi_tx2_o[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "r_hdmi_tx2_o[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "r_hdmi_tx2_o[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "r_hdmi_tx2_o[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[8]~FF_frt_41" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28_frt_38" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_20_frt_26" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_27" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_11" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_24" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/r_lcd_dv~FF_frt_7" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF_frt_0" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "cmos_ctl0" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "lcd_pwm" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "CLKBUF__5" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "CLKBUF__4" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "CLKBUF__3" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "CLKBUF__2" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "CLKBUF__1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "CLKBUF__0" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_rgb2dvi/enc_0/sub_52/add_2/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_rgb2dvi/enc_0/sub_50/add_2/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_rgb2dvi/enc_2/sub_50/add_2/i1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_rgb2dvi/enc_2/sub_50/add_2/i1" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_rgb2dvi/enc_0/sub_79/add_2/i2" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_rgb2dvi/enc_0/sub_79/add_2/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i1" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i12" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i1" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i12" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i10" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__U0_DDR_Reset/u_ddr_reset_sequencer/sub_13/add_2/i1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "AUX_ADD_CI__U0_DDR_Reset/u_ddr_reset_sequencer/sub_13/add_2/i1" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i14" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i28" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i27" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i26" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i25" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i24" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i23" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i22" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i21" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i20" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i19" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i18" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i17" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i16" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i15" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i14" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i13" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i12" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i28" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i27" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i26" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i25" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i24" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i23" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i22" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i21" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i20" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i19" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i18" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i17" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i16" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i15" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i14" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i13" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i12" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i15" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "CEO" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "CEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "CEO" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "CEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "CEO" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "CEO" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "CEB" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "A[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "A[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "A[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "A[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "A[8]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "A[9]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "A[12]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "CEO" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "CEO" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "CEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "CEO" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "CEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "CEB" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "CEO" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "CEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "CEO" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "CEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "clk_cmos~CLKBUF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "hdmi_clk5x_i~CLKBUF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O" } sink { cell: "tx_fastclk~CLKBUF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ResetShiftReg[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Axi0ResetReg[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "r_hdmi_rst_n~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "rc_hdmi_tx~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "hdmi_tx0_o[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "hdmi_tx1_o[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "hdmi_tx2_o[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ResetShiftReg[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_CFG_RST_N~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Axi0ResetReg[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Axi0ResetReg[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[16]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[17]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[18]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[19]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/n80~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_4" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF_frt_3" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF_frt_2" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[11]~FF_frt_1" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/tvalid_o_r~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/destx[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/destx[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/destx[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/destx[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/destx[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/destx[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/destx[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/destx[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/destx[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/destx[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/destx[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/destx[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/destx[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/destx[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/desty[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/desty[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/desty[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/desty[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/desty[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/desty[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/desty[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/desty[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/desty[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/desty[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/desty[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/desty[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/desty[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/desty[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/tvalid~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[16]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[17]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[18]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[19]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[20]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[21]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[21]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[22]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[22]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[23]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[24]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[24]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[25]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[25]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[26]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[26]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[27]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[27]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[16]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[17]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[18]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[19]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[20]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[21]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[21]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[22]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[22]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[23]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[24]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[24]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[25]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[25]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[26]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[26]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[27]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[27]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcx_int[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcx_int[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcx_int[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcx_int[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcx_int[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcx_int[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcx_int[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcx_int[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcx_int[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcx_int[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcx_int[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcx_int[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcx_int[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcx_int[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcx_int[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcx_int[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcy_int[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcy_int[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcy_int[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcy_int[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcy_int[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcy_int[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcy_int[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcy_int[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcy_int[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcy_int[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcy_int[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcy_int[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcy_int[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcy_int[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcy_int[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/srcy_int[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[21]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[22]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[24]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[25]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[26]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[26]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[27]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[27]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[20]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[20]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[20]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[20]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[21]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[21]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[21]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "tvalid_o~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_35" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[16]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[17]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[18]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[19]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[20]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[21]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[22]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[23]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[16]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[17]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[18]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[19]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[20]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[21]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[22]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/araddr[23]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[21]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[22]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[24]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[25]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[26]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[27]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[28]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[29]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[30]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[31]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[32]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[33]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[34]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[35]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[36]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[37]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[38]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[39]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[40]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[41]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[42]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[43]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[44]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[45]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[46]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[47]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[48]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[49]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[50]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[51]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[52]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[53]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[54]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[55]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[56]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[57]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[58]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[59]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[60]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[61]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[62]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[63]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[64]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[65]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[66]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[67]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[68]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[69]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[70]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[71]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[72]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[73]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[74]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[75]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[76]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[77]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[78]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[79]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[80]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[81]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[82]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[83]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[84]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[85]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[86]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[87]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[88]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[89]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[90]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[91]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[92]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[93]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[94]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[95]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[96]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[97]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[98]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[99]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[100]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[101]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[102]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[103]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[104]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[105]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[106]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[107]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[108]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[109]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[110]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[111]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[112]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[113]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[114]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[115]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[116]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[117]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[118]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[119]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[120]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[121]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[122]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[123]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[124]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[125]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[126]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wdata[127]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lcd_hs~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lcd_vs~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lcd_de~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/r_lcd_dv~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[1]~FF_frt_6_frt_36" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF_frt_32" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_37" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_hdmi_txd0[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_hdmi_txd0[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_hdmi_txd0[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_hdmi_txd0[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_hdmi_txd0[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_hdmi_txd0[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_hdmi_txd0[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_hdmi_txd0[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_hdmi_txd0[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_hdmi_txd0[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "r_hdmi_txc_o[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "hdmi_tx0_o[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "hdmi_tx0_o[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "hdmi_tx0_o[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "hdmi_tx0_o[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "hdmi_tx1_o[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "hdmi_tx1_o[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "hdmi_tx1_o[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "hdmi_tx1_o[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "hdmi_tx2_o[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "hdmi_tx2_o[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "hdmi_tx2_o[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "hdmi_tx2_o[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "PowerOnResetCnt[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28_frt_38" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_20_frt_26" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_27" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_11" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_24" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/r_lcd_dv~FF_frt_7" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF_frt_0" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AID_0[7]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AID_0[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AID_0[5]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AID_0[4]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AID_0[3]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AID_0[2]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AID_0[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AID_0[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[31]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[30]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[29]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[28]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[27]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[26]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[9]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[8]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[7]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[5]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[4]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[3]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[2]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_AADDR_0[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_ALEN_0[7]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_ALEN_0[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_ASIZE_0[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_ASIZE_0[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_ABURST_0[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_ALOCK_0[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_ALOCK_0[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_WID_0[7]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_WID_0[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_WID_0[5]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_WID_0[4]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_WID_0[3]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_WID_0[2]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_WID_0[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DdrCtrl_WID_0[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cmos_ctl2" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cmos_ctl3" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx_clk_DATA[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx_clk_DATA[5]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx_clk_DATA[4]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx_clk_DATA[3]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx_clk_DATA[2]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx_clk_DATA[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx_clk_DATA[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx0_DATA[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx0_DATA[5]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx0_DATA[4]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx0_DATA[3]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx0_DATA[2]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx0_DATA[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx0_DATA[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx1_DATA[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx1_DATA[5]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx1_DATA[4]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx1_DATA[3]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx1_DATA[2]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx1_DATA[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx1_DATA[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx2_DATA[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx2_DATA[5]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx2_DATA[4]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx2_DATA[3]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx2_DATA[2]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx2_DATA[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx2_DATA[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx3_DATA[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx3_DATA[5]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx3_DATA[4]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx3_DATA[3]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx3_DATA[2]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx3_DATA[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "lvds_tx3_DATA[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "AUX_ADD_CO__u_rgb2dvi/enc_2/sub_50/add_2/i1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "AUX_ADD_CO__u_rgb2dvi/enc_2/sub_50/add_2/i1" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_rgb2dvi/enc_2/add_75/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i5" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i5" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_rgb2dvi/enc_0/add_75/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_rgb2dvi/enc_0/add_75/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_19/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_19/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_19/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_19/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_19/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_19/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_19/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_19/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_19/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_19/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_7/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_7/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_7/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_7/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_7/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_7/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_7/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_7/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_7/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_lcd_driver/add_7/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i14" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i28" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i27" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i26" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i25" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i24" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i23" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i22" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i21" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i20" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i19" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i18" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i17" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i16" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i15" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i14" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i13" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i11" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i10" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i9" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i8" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i7" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i6" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i5" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i4" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i3" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i2" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i28" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i27" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i26" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i25" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i24" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i23" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i22" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i21" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i20" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i19" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i18" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i17" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i16" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i15" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i14" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i13" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i11" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i10" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/add_12/i16" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/add_12/i15" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/add_12/i14" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/add_12/i13" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/add_12/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/add_12/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/add_12/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/add_12/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/add_12/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/add_12/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/add_12/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/add_12/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/add_12/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/add_12/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i15" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_23/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_23/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_23/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_23/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_23/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_23/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_23/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i28" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i27" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i26" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i25" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i24" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i23" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i22" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i21" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i20" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i19" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i18" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i17" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i16" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i15" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i14" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i13" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_sensor_frame_count/add_14/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i16" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i15" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i14" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i13" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_100/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_100/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_100/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_100/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i27" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i26" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i25" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i24" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i23" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i22" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i21" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i20" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i19" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i18" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i17" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i16" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i15" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i14" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i13" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_90/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_90/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_90/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_90/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_90/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_90/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_90/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_90/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_90/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_90/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "B[8]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "B[9]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "B[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "B[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "B[12]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "A[12]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "B[13]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "A[13]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "B[14]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "A[14]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "B[15]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "A[15]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "B[16]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "A[16]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "B[17]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "A[17]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "RSTO" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "B[8]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "B[9]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "B[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "B[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "B[12]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "A[12]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "B[13]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "A[13]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "B[14]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "A[14]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "B[15]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "A[15]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "B[16]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "A[16]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "B[17]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "A[17]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "RSTO" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "B[12]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "A[12]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "B[13]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "A[13]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "B[14]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "A[14]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "B[15]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "A[15]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "B[16]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "A[16]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "B[17]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "A[17]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "RSTO" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "B[12]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "A[12]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "B[13]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "A[13]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "B[14]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "A[14]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "B[15]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "A[15]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "B[16]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "A[16]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "B[17]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "A[17]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "RSTB" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "RSTO" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "A[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "A[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "A[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "A[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "A[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "A[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "A[13]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "A[14]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "A[15]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "B[16]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "A[16]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "B[17]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "A[17]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "RSTO" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "B[8]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "B[9]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "B[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "B[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "B[12]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "A[12]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "B[13]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "A[13]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "B[14]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "A[14]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "B[15]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "A[15]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "B[16]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "A[16]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "B[17]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "A[17]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "RSTO" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "A[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "A[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "A[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "A[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "A[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "A[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "A[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "A[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "A[8]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "B[12]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "A[12]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "B[13]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "A[13]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "B[14]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "A[14]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "B[15]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "A[15]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "B[16]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "A[16]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "B[17]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "A[17]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "RSTB" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "RSTO" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "A[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "A[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "A[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "A[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "A[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "A[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "A[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "A[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "A[8]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "B[12]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "A[12]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "B[13]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "A[13]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "B[14]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "A[14]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "B[15]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "A[15]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "B[16]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "A[16]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "B[17]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "A[17]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "RSTO" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "B[8]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "B[9]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "B[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "B[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "B[12]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "A[12]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "B[13]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "A[13]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "B[14]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "A[14]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "B[15]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "A[15]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "B[16]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "A[16]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "B[17]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "A[17]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "RSTO" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ResetShiftReg[0]~FF" port: "O" } sink { cell: "PowerOnResetCnt[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ResetShiftReg[0]~FF" port: "O_seq" } sink { cell: "ResetShiftReg[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ResetShiftReg[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Axi0ResetReg[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "PowerOnResetCnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ResetShiftReg[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_CFG_RST_N~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Axi0ResetReg[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Axi0ResetReg[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrInitDone~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_CFG_SEQ_START~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ctrl_clk~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_transfer_en~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_capture_en~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_config_index[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack5~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack4~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack3~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cmos_sdat_OUT~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_config_index[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_config_index[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_config_index[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_config_index[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_config_index[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_config_index[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_config_index[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "LED[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/cmos_vsync_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/delay_cnt[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "LED[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "LED[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "LED[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "LED[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "LED[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "LED[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "LED[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_sensor_frame_count/cmos_vsync_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/n80~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "empty~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[11]~FF_frt_1" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/vs_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "tvsync_o~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/tvalid_o_r~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/delay_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/destx[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/desty[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/delay_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/destx[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/destx[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/destx[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/destx[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/destx[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/destx[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/destx[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/destx[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/destx[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/destx[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/destx[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/destx[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/destx[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/destx[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/destx[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/desty[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/desty[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/desty[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/desty[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/desty[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/desty[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/desty[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/desty[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/desty[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/desty[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/desty[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/desty[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/desty[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/desty[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/desty[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/tvalid~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/vs_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/vs_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/vs_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/vs_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/vs_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/vs_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/vs_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/vs_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/vs_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/vs_cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/vs_cnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/vs_cnt[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/vs_cnt[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/vs_cnt[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/vs_cnt[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcx_int[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcx_int[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcx_int[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcx_int[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcx_int[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcx_int[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcx_int[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcx_int[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcx_int[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcx_int[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcx_int[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcx_int[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcx_int[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcx_int[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcx_int[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcx_int[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcy_int[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcy_int[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcy_int[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcy_int[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcy_int[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcy_int[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcy_int[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcy_int[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcy_int[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcy_int[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcy_int[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcy_int[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcy_int[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcy_int[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcy_int[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/srcy_int[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "tdata_o[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "tdata_o[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "tdata_o[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "tdata_o[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "tdata_o[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "tdata_o[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "tdata_o[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "tdata_o[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "tvalid_o~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wframe_index[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rframe_index[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_ATYPE_0~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wframe_index[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rframe_index[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/awaddr[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/araddr[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "DdrCtrl_AADDR_0[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[64]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[65]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[66]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[67]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[68]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[69]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[70]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[71]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[72]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[73]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[74]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[75]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[76]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[77]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[78]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[79]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[80]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[81]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[82]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[83]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[84]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[85]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[86]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[87]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[88]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[89]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[90]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[91]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[92]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[93]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[94]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[95]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[96]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[97]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[98]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[99]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[100]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[101]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[102]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[103]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[104]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[105]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[106]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[107]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[108]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[109]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[110]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[111]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[112]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[113]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[114]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[115]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[116]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[117]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[118]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[119]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[120]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[121]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[122]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[123]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[124]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[125]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[126]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_wdata[127]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "PowerOnResetCnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "PowerOnResetCnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "PowerOnResetCnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "PowerOnResetCnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "PowerOnResetCnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "PowerOnResetCnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "PowerOnResetCnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF_frt_0" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "CLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "CLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "CLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "CLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "CLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "CLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "CLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "CLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "CLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Axi_Clk~CLKOUT~129~28" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "DdrInitDone~FF" port: "O_seq" } sink { cell: "Axi0ResetReg[0]~FF" port: "I[1]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[0]~FF" port: "O_seq" } sink { cell: "Axi0ResetReg[1]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "r_hdmi_rst_n~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[0]~FF" port: "RE" } delay_max: 2423 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "RE" } delay_max: 1716 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ctrl_clk~FF" port: "RE" } delay_max: 1991 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_transfer_en~FF" port: "RE" } delay_max: 2459 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_capture_en~FF" port: "RE" } delay_max: 2680 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "i2c_config_index[0]~FF" port: "RE" } delay_max: 1949 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[0]~FF" port: "RE" } delay_max: 2438 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[0]~FF" port: "RE" } delay_max: 1949 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack5~FF" port: "RE" } delay_max: 2190 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack4~FF" port: "RE" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack3~FF" port: "RE" } delay_max: 2442 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack2~FF" port: "RE" } delay_max: 2190 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack1~FF" port: "RE" } delay_max: 1716 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack~FF" port: "RE" } delay_max: 2438 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[1]~FF" port: "RE" } delay_max: 1750 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[0]~FF" port: "RE" } delay_max: 1983 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "cmos_sdat_OUT~FF" port: "RE" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[1]~FF" port: "RE" } delay_max: 2459 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[2]~FF" port: "RE" } delay_max: 2670 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[3]~FF" port: "RE" } delay_max: 2680 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[4]~FF" port: "RE" } delay_max: 2423 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[5]~FF" port: "RE" } delay_max: 2213 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[6]~FF" port: "RE" } delay_max: 2459 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[7]~FF" port: "RE" } delay_max: 2187 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[8]~FF" port: "RE" } delay_max: 2432 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[9]~FF" port: "RE" } delay_max: 2419 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[10]~FF" port: "RE" } delay_max: 2469 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[11]~FF" port: "RE" } delay_max: 2216 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[12]~FF" port: "RE" } delay_max: 2463 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[13]~FF" port: "RE" } delay_max: 2252 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[14]~FF" port: "RE" } delay_max: 2013 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[15]~FF" port: "RE" } delay_max: 2005 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "RE" } delay_max: 1946 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "RE" } delay_max: 1983 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "RE" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "RE" } delay_max: 2190 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "i2c_config_index[1]~FF" port: "RE" } delay_max: 1936 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "i2c_config_index[2]~FF" port: "RE" } delay_max: 1705 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "i2c_config_index[3]~FF" port: "RE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "i2c_config_index[4]~FF" port: "RE" } delay_max: 1509 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "i2c_config_index[5]~FF" port: "RE" } delay_max: 1733 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "i2c_config_index[6]~FF" port: "RE" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "i2c_config_index[7]~FF" port: "RE" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[1]~FF" port: "RE" } delay_max: 1915 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[2]~FF" port: "RE" } delay_max: 2193 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[3]~FF" port: "RE" } delay_max: 2219 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[1]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[2]~FF" port: "RE" } delay_max: 2190 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[3]~FF" port: "RE" } delay_max: 1949 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[4]~FF" port: "RE" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[5]~FF" port: "RE" } delay_max: 2429 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[6]~FF" port: "RE" } delay_max: 1977 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[7]~FF" port: "RE" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[2]~FF" port: "RE" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[3]~FF" port: "RE" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[4]~FF" port: "RE" } delay_max: 2011 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[5]~FF" port: "RE" } delay_max: 2011 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[6]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[7]~FF" port: "RE" } delay_max: 2234 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[8]~FF" port: "RE" } delay_max: 2024 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[9]~FF" port: "RE" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[10]~FF" port: "RE" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[11]~FF" port: "RE" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[12]~FF" port: "RE" } delay_max: 2011 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[13]~FF" port: "RE" } delay_max: 2011 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[14]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[15]~FF" port: "RE" } delay_max: 2234 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[16]~FF" port: "RE" } delay_max: 2024 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[17]~FF" port: "RE" } delay_max: 2011 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[18]~FF" port: "RE" } delay_max: 1983 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[19]~FF" port: "RE" } delay_max: 1983 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_href_r[0]~FF" port: "RE" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[0]~FF" port: "RE" } delay_max: 1881 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[0]~FF" port: "RE" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[0]~FF" port: "RE" } delay_max: 992 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_fps_cnt[0]~FF" port: "RE" } delay_max: 1487 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/frame_sync_flag~FF" port: "RE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF" port: "RE" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_href_r[1]~FF" port: "RE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[1]~FF" port: "RE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[2]~FF" port: "RE" } delay_max: 1487 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[3]~FF" port: "RE" } delay_max: 1487 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[4]~FF" port: "RE" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[5]~FF" port: "RE" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[6]~FF" port: "RE" } delay_max: 1698 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[7]~FF" port: "RE" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[1]~FF" port: "RE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[2]~FF" port: "RE" } delay_max: 1947 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[3]~FF" port: "RE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[4]~FF" port: "RE" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[5]~FF" port: "RE" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[6]~FF" port: "RE" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[7]~FF" port: "RE" } delay_max: 1947 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[1]~FF" port: "RE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[2]~FF" port: "RE" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[3]~FF" port: "RE" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[4]~FF" port: "RE" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[5]~FF" port: "RE" } delay_max: 992 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[6]~FF" port: "RE" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[7]~FF" port: "RE" } delay_max: 1630 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[8]~FF" port: "RE" } delay_max: 1420 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[9]~FF" port: "RE" } delay_max: 992 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[10]~FF" port: "RE" } delay_max: 1640 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[11]~FF" port: "RE" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_fps_cnt[1]~FF" port: "RE" } delay_max: 1487 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[1]~FF" port: "RE" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[0]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LED[0]~FF" port: "RE" } delay_max: 2272 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/cmos_vsync_r[0]~FF" port: "RE" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[0]~FF" port: "RE" } delay_max: 2337 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[1]~FF" port: "RE" } delay_max: 2653 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[2]~FF" port: "RE" } delay_max: 2860 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[3]~FF" port: "RE" } delay_max: 2860 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[4]~FF" port: "RE" } delay_max: 2653 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[5]~FF" port: "RE" } delay_max: 2613 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[6]~FF" port: "RE" } delay_max: 2613 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[7]~FF" port: "RE" } delay_max: 2860 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[8]~FF" port: "RE" } delay_max: 2414 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[9]~FF" port: "RE" } delay_max: 2662 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[10]~FF" port: "RE" } delay_max: 2860 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[11]~FF" port: "RE" } delay_max: 2621 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[12]~FF" port: "RE" } delay_max: 2653 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[13]~FF" port: "RE" } delay_max: 2870 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[14]~FF" port: "RE" } delay_max: 2150 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[15]~FF" port: "RE" } delay_max: 2864 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[16]~FF" port: "RE" } delay_max: 2392 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[17]~FF" port: "RE" } delay_max: 2625 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[18]~FF" port: "RE" } delay_max: 3071 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[19]~FF" port: "RE" } delay_max: 2832 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[20]~FF" port: "RE" } delay_max: 2873 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[21]~FF" port: "RE" } delay_max: 3080 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[22]~FF" port: "RE" } delay_max: 2832 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[23]~FF" port: "RE" } delay_max: 2864 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[24]~FF" port: "RE" } delay_max: 2863 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[25]~FF" port: "RE" } delay_max: 3071 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[26]~FF" port: "RE" } delay_max: 2625 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[27]~FF" port: "RE" } delay_max: 2824 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[1]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[2]~FF" port: "RE" } delay_max: 2023 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[3]~FF" port: "RE" } delay_max: 2275 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[4]~FF" port: "RE" } delay_max: 2262 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[5]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[6]~FF" port: "RE" } delay_max: 2197 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[7]~FF" port: "RE" } delay_max: 2023 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[8]~FF" port: "RE" } delay_max: 2479 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LED[1]~FF" port: "RE" } delay_max: 2023 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LED[2]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LED[3]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LED[4]~FF" port: "RE" } delay_max: 2023 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LED[5]~FF" port: "RE" } delay_max: 2023 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LED[6]~FF" port: "RE" } delay_max: 2023 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LED[7]~FF" port: "RE" } delay_max: 2023 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/cmos_vsync_r[1]~FF" port: "RE" } delay_max: 2023 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "RE" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "RE" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "RE" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "RE" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/vs_cnt[0]~FF" port: "RE" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "tvsync_o~FF" port: "RE" } delay_max: 2176 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[0]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/delay_cnt[0]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[1]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[2]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/delay_cnt[1]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/vs_cnt[1]~FF" port: "RE" } delay_max: 1867 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/vs_cnt[2]~FF" port: "RE" } delay_max: 2142 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/vs_cnt[3]~FF" port: "RE" } delay_max: 1856 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/vs_cnt[4]~FF" port: "RE" } delay_max: 2170 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/vs_cnt[5]~FF" port: "RE" } delay_max: 2142 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/vs_cnt[6]~FF" port: "RE" } delay_max: 2378 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/vs_cnt[7]~FF" port: "RE" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/vs_cnt[8]~FF" port: "RE" } delay_max: 1427 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/vs_cnt[9]~FF" port: "RE" } delay_max: 2390 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/vs_cnt[10]~FF" port: "RE" } delay_max: 1634 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/vs_cnt[11]~FF" port: "RE" } delay_max: 1427 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/vs_cnt[12]~FF" port: "RE" } delay_max: 1854 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/vs_cnt[13]~FF" port: "RE" } delay_max: 2142 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/vs_cnt[14]~FF" port: "RE" } delay_max: 2170 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/vs_cnt[15]~FF" port: "RE" } delay_max: 2387 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[0]~FF" port: "RE" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "RE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[1]~FF" port: "RE" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[2]~FF" port: "RE" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[3]~FF" port: "RE" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[4]~FF" port: "RE" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[5]~FF" port: "RE" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[6]~FF" port: "RE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[7]~FF" port: "RE" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[8]~FF" port: "RE" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[9]~FF" port: "RE" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[10]~FF" port: "RE" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[11]~FF" port: "RE" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[9]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[10]~FF" port: "RE" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[11]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[0]~FF" port: "RE" } delay_max: 1931 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[0]~FF" port: "RE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_index[0]~FF" port: "RE" } delay_max: 1760 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_index[0]~FF" port: "RE" } delay_max: 1922 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/state[0]~FF" port: "RE" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "RE" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[1]~FF" port: "RE" } delay_max: 1962 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[2]~FF" port: "RE" } delay_max: 1917 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[3]~FF" port: "RE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[1]~FF" port: "RE" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[2]~FF" port: "RE" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[3]~FF" port: "RE" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_index[1]~FF" port: "RE" } delay_max: 1916 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "RE" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "RE" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "RE" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "RE" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "RE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "RE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "RE" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "RE" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_index[1]~FF" port: "RE" } delay_max: 1917 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/state[2]~FF" port: "RE" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[10]~FF" port: "RE" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[11]~FF" port: "RE" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[12]~FF" port: "RE" } delay_max: 1993 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[13]~FF" port: "RE" } delay_max: 1922 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[14]~FF" port: "RE" } delay_max: 1706 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[15]~FF" port: "RE" } delay_max: 1705 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[16]~FF" port: "RE" } delay_max: 1485 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[17]~FF" port: "RE" } delay_max: 1485 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[18]~FF" port: "RE" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[19]~FF" port: "RE" } delay_max: 1718 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[20]~FF" port: "RE" } delay_max: 1993 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[21]~FF" port: "RE" } delay_max: 1912 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[22]~FF" port: "RE" } delay_max: 1705 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[23]~FF" port: "RE" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[24]~FF" port: "RE" } delay_max: 1993 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[25]~FF" port: "RE" } delay_max: 1917 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LUT__15828" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LUT__15834" port: "I[2]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LUT__15856" port: "I[3]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LUT__15859" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LUT__15862" port: "I[2]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LUT__15872" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LUT__16001" port: "I[2]" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LUT__16022" port: "I[1]" } delay_max: 1718 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LUT__16138" port: "I[1]" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[2]~FF" port: "O_seq" } sink { cell: "LUT__16145" port: "I[2]" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[0]~FF" port: "RE" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "lcd_hs~FF" port: "CE" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "lcd_vs~FF" port: "CE" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[0]~FF" port: "RE" } delay_max: 2015 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[1]~FF" port: "RE" } delay_max: 2027 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[2]~FF" port: "RE" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[3]~FF" port: "RE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[4]~FF" port: "RE" } delay_max: 2015 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[5]~FF" port: "RE" } delay_max: 2014 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[6]~FF" port: "RE" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[7]~FF" port: "RE" } delay_max: 1804 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[8]~FF" port: "RE" } delay_max: 2024 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[9]~FF" port: "RE" } delay_max: 2027 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[10]~FF" port: "RE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[11]~FF" port: "RE" } delay_max: 1775 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[1]~FF" port: "RE" } delay_max: 2014 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[2]~FF" port: "RE" } delay_max: 1775 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[3]~FF" port: "RE" } delay_max: 1804 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[4]~FF" port: "RE" } delay_max: 2024 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[5]~FF" port: "RE" } delay_max: 1804 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[6]~FF" port: "RE" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[7]~FF" port: "RE" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[8]~FF" port: "RE" } delay_max: 1775 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[9]~FF" port: "RE" } delay_max: 1775 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[10]~FF" port: "RE" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[11]~FF" port: "RE" } delay_max: 2014 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[8]~FF_frt_41" port: "RE" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[2]~FF_frt_40" port: "RE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "r_hdmi_rst_n~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[7]~FF_frt_39" port: "RE" } delay_max: 1804 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "r_hdmi_rst_n~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_4" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_35" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "lcd_hs~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "lcd_vs~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "lcd_de~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/r_lcd_dv~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/r_lcd_rgb[1]~FF_frt_6_frt_36" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF_frt_32" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_37" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd0[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_rgb2dvi/enc_0/acc[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd0[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd0[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd0[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd0[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd0[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd0[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd0[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd0[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd0[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_rgb2dvi/enc_0/acc[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_rgb2dvi/enc_0/acc[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_rgb2dvi/enc_0/acc[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_rgb2dvi/enc_0/acc[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_rgb2dvi/enc_1/acc[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd1[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd1[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_rgb2dvi/enc_1/acc[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_rgb2dvi/enc_1/acc[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_rgb2dvi/enc_1/acc[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_rgb2dvi/enc_1/acc[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_rgb2dvi/enc_2/acc[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd2[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd2[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd2[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd2[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "w_hdmi_txd2[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_rgb2dvi/enc_2/acc[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_rgb2dvi/enc_2/acc[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_rgb2dvi/enc_2/acc[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_rgb2dvi/enc_2/acc[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/hcnt[8]~FF_frt_41" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[2]~FF_frt_40" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28_frt_38" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/vcnt[7]~FF_frt_39" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_20_frt_26" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_27" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_11" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_24" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/r_lcd_dv~FF_frt_7" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "rc_hdmi_tx~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "hdmi_tx0_o[0]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "hdmi_tx1_o[0]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "hdmi_tx2_o[0]~FF" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "hdmi_txc_o[1]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "r_hdmi_txc_o[9]~FF" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "hdmi_tx0_o[1]~FF" port: "I[2]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "hdmi_tx0_o[2]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "hdmi_tx0_o[3]~FF" port: "I[2]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "hdmi_tx0_o[4]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "r_hdmi_tx0_o[5]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "r_hdmi_tx0_o[6]~FF" port: "RE" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "r_hdmi_tx0_o[7]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "r_hdmi_tx0_o[8]~FF" port: "RE" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "r_hdmi_tx0_o[9]~FF" port: "RE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "hdmi_tx1_o[1]~FF" port: "I[2]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "hdmi_tx1_o[2]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "hdmi_tx1_o[3]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "hdmi_tx1_o[4]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "r_hdmi_tx1_o[5]~FF" port: "RE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "r_hdmi_tx1_o[6]~FF" port: "RE" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "r_hdmi_tx1_o[7]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "r_hdmi_tx1_o[8]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "r_hdmi_tx1_o[9]~FF" port: "RE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "hdmi_tx2_o[1]~FF" port: "I[2]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "hdmi_tx2_o[2]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "hdmi_tx2_o[3]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "hdmi_tx2_o[4]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "r_hdmi_tx2_o[5]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "r_hdmi_tx2_o[6]~FF" port: "RE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "r_hdmi_tx2_o[7]~FF" port: "RE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "rc_hdmi_tx~FF" port: "O_seq" } sink { cell: "r_hdmi_tx2_o[9]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "rc_hdmi_tx~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "hdmi_tx0_o[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "hdmi_tx1_o[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "hdmi_tx2_o[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "hdmi_txc_o[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "r_hdmi_txc_o[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "hdmi_tx0_o[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "hdmi_tx0_o[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "hdmi_tx0_o[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "hdmi_tx0_o[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "r_hdmi_tx0_o[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "r_hdmi_tx0_o[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "r_hdmi_tx0_o[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "r_hdmi_tx0_o[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "r_hdmi_tx0_o[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "hdmi_tx1_o[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "hdmi_tx1_o[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "hdmi_tx1_o[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "hdmi_tx1_o[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "r_hdmi_tx1_o[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "r_hdmi_tx1_o[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "r_hdmi_tx1_o[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "r_hdmi_tx1_o[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "r_hdmi_tx1_o[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "hdmi_tx2_o[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "hdmi_tx2_o[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "hdmi_tx2_o[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "hdmi_tx2_o[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "r_hdmi_tx2_o[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "r_hdmi_tx2_o[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "r_hdmi_tx2_o[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "r_hdmi_tx2_o[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "hdmi_clk2x_i~CLKOUT~43~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "hdmi_clk2x_i~CLKOUT~49~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "hdmi_clk2x_i~CLKOUT~55~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "hdmi_clk2x_i~CLKOUT~61~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_hdmi_tx0_o[5]~FF" port: "O_seq" } sink { cell: "hdmi_tx0_o[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_hdmi_txd0[0]~FF" port: "O_seq" } sink { cell: "hdmi_tx0_o[0]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "hdmi_tx0_o[0]~FF" port: "O_seq" } sink { cell: "hdmi_tx0_o[0]" port: "outpad" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "r_hdmi_tx1_o[5]~FF" port: "O_seq" } sink { cell: "hdmi_tx1_o[0]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "w_hdmi_txd1[0]~FF" port: "O_seq" } sink { cell: "hdmi_tx1_o[0]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "hdmi_tx1_o[0]~FF" port: "O_seq" } sink { cell: "hdmi_tx1_o[0]" port: "outpad" } delay_max: 788 delay_min: 0  }
route { driver { cell: "r_hdmi_tx2_o[5]~FF" port: "O_seq" } sink { cell: "hdmi_tx2_o[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_hdmi_txd2[0]~FF" port: "O_seq" } sink { cell: "hdmi_tx2_o[0]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "hdmi_tx2_o[0]~FF" port: "O_seq" } sink { cell: "hdmi_tx2_o[0]" port: "outpad" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[0]~FF" port: "O_seq" } sink { cell: "PowerOnResetCnt[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[0]~FF" port: "O_seq" } sink { cell: "LUT__15156" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15161" port: "O" } sink { cell: "PowerOnResetCnt[0]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15161" port: "O" } sink { cell: "PowerOnResetCnt[1]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15161" port: "O" } sink { cell: "PowerOnResetCnt[2]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15161" port: "O" } sink { cell: "PowerOnResetCnt[3]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15161" port: "O" } sink { cell: "PowerOnResetCnt[4]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15161" port: "O" } sink { cell: "PowerOnResetCnt[5]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15161" port: "O" } sink { cell: "PowerOnResetCnt[6]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15161" port: "O" } sink { cell: "PowerOnResetCnt[7]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[0]~FF" port: "cout" } sink { cell: "PowerOnResetCnt[1]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ResetShiftReg[1]~FF" port: "O_seq" } sink { cell: "DdrCtrl_CFG_RST_N~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "DdrInitDone~FF" port: "RE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[0]~FF" port: "RE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[0]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[1]~FF" port: "RE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[1]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[2]~FF" port: "RE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[3]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[4]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[5]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[6]~FF" port: "RE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[7]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[8]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[9]~FF" port: "RE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[10]~FF" port: "RE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[11]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[12]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[13]~FF" port: "RE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[14]~FF" port: "RE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[15]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[16]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[17]~FF" port: "RE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[18]~FF" port: "RE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[19]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_RST_N~FF" port: "O_seq" } sink { cell: "DdrCtrl_CFG_RST_N" port: "outpad" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "Axi0ResetReg[1]~FF" port: "O_seq" } sink { cell: "Axi0ResetReg[2]~FF" port: "I[1]" } delay_max: 992 delay_min: 0  }
route { driver { cell: "LUT__15168" port: "O" } sink { cell: "DdrInitDone~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15168" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[0]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__15168" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[1]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__15168" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[2]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15168" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[3]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15168" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[4]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15168" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[5]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15168" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[6]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15168" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[7]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15168" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[8]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15168" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[9]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15168" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[10]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15168" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[11]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15168" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[12]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15168" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[13]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15168" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[14]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15168" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[15]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__15168" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[16]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15168" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[17]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15168" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[18]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__15168" port: "O" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[19]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__15169" port: "O" } sink { cell: "DdrCtrl_CFG_SEQ_START~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[1]~FF" port: "O_seq" } sink { cell: "DdrCtrl_CFG_SEQ_START~FF" port: "RE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[1]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[0]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[1]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[1]~FF" port: "RE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[1]~FF" port: "O_seq" } sink { cell: "LUT__16357" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "DdrCtrl_CFG_SEQ_START~FF" port: "O_seq" } sink { cell: "DdrCtrl_CFG_SEQ_START" port: "outpad" } delay_max: 404 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[1]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[1]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[1]~FF" port: "O_seq" } sink { cell: "LUT__15169" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[0]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[0]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt_start[0]~FF" port: "O_seq" } sink { cell: "LUT__15169" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[0]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/rstn_dly[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[0]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__15165" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__U0_DDR_Reset/u_ddr_reset_sequencer/sub_13/add_2/i1" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[0]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[0]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[1]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[1]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__15165" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[1]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[2]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__15165" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[2]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[3]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__15165" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[3]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[4]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__15166" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[4]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[5]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__15166" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[5]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[6]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__15166" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[6]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[7]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__15166" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[7]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[8]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__15162" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[8]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[9]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__15162" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[9]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[10]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__15162" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[10]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[11]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__15162" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[11]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[12]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__15163" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[12]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[13]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__15163" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[13]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[14]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__15163" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[14]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[15]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__15163" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[15]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[16]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[16]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[16]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[16]~FF" port: "O_seq" } sink { cell: "LUT__15164" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[16]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[17]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[17]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[17]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[17]~FF" port: "O_seq" } sink { cell: "LUT__15164" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[17]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[18]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[18]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[18]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[18]~FF" port: "O_seq" } sink { cell: "LUT__15164" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[18]~FF" port: "cout" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[19]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[19]~FF" port: "O_seq" } sink { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[19]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "U0_DDR_Reset/u_ddr_reset_sequencer/cnt[19]~FF" port: "O_seq" } sink { cell: "LUT__15164" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[0]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[0]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i2" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__15172" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__15202" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15186" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[0]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15186" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[1]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15186" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[2]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15186" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[3]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15186" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[4]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15186" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[5]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15186" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[6]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15186" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[7]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15186" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[8]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15186" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[9]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15186" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15186" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[11]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15186" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[12]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15186" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[13]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15186" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[14]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15186" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[15]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15193" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15193" port: "O" } sink { cell: "LUT__15271" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15200" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15200" port: "O" } sink { cell: "LUT__15302" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_transfer_en~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_transfer_en~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_transfer_en~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "CE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_transfer_en~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "CE" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_transfer_en~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "CE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_transfer_en~FF" port: "O_seq" } sink { cell: "LUT__15190" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_transfer_en~FF" port: "O_seq" } sink { cell: "LUT__15193" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_transfer_en~FF" port: "O_seq" } sink { cell: "LUT__15199" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_transfer_en~FF" port: "O_seq" } sink { cell: "LUT__15220" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_transfer_en~FF" port: "O_seq" } sink { cell: "LUT__15225" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_transfer_en~FF" port: "O_seq" } sink { cell: "LUT__15247" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_transfer_en~FF" port: "O_seq" } sink { cell: "LUT__15265" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_transfer_en~FF" port: "O_seq" } sink { cell: "LUT__15302" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15244" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15246" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15248" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15254" port: "I[3]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15264" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15266" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15268" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15276" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15283" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15292" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15295" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15298" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15299" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15328" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15339" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15351" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15364" port: "I[0]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15370" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15385" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15393" port: "I[0]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15397" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O" } sink { cell: "LUT__15402" port: "I[0]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O_seq" } sink { cell: "LUT__15151" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O_seq" } sink { cell: "LUT__15154" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O_seq" } sink { cell: "LUT__15189" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O_seq" } sink { cell: "LUT__15190" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O_seq" } sink { cell: "LUT__15193" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O_seq" } sink { cell: "LUT__15198" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O_seq" } sink { cell: "LUT__15199" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O_seq" } sink { cell: "LUT__15219" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[0]~FF" port: "O_seq" } sink { cell: "LUT__15225" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15206" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ctrl_clk~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[12]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ctrl_clk~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[12]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i13" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__15175" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__15209" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__15213" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__15215" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__15209" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ctrl_clk~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15210" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ctrl_clk~FF" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15210" port: "O" } sink { cell: "LUT__15212" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ctrl_clk~FF" port: "O_seq" } sink { cell: "LUT__15152" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15203" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_transfer_en~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__15203" port: "O" } sink { cell: "LUT__15204" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15212" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_transfer_en~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15212" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_capture_en~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15213" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_transfer_en~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15215" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_capture_en~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_capture_en~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack5~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_capture_en~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack4~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_capture_en~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack3~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_capture_en~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack2~FF" port: "CE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_capture_en~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack1~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_capture_en~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "i2c_config_index[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i2" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15226" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15249" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15251" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15255" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15257" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15329" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15330" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15335" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15343" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15347" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15349" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15355" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15360" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15362" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15367" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15371" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15372" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15376" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15382" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15386" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15387" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i2c_config_index[0]~FF" port: "O_seq" } sink { cell: "LUT__15403" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__15195" port: "O" } sink { cell: "i2c_config_index[0]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15195" port: "O" } sink { cell: "i2c_config_index[1]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__15195" port: "O" } sink { cell: "i2c_config_index[2]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15195" port: "O" } sink { cell: "i2c_config_index[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15195" port: "O" } sink { cell: "i2c_config_index[4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15195" port: "O" } sink { cell: "i2c_config_index[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15195" port: "O" } sink { cell: "i2c_config_index[6]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15195" port: "O" } sink { cell: "i2c_config_index[7]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15195" port: "O" } sink { cell: "LUT__15196" port: "I[3]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__15195" port: "O" } sink { cell: "LUT__15338" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__15195" port: "O" } sink { cell: "LUT__15368" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15195" port: "O" } sink { cell: "LUT__15396" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15220" port: "O" } sink { cell: "i2c_config_index[0]~FF" port: "CE" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "LUT__15220" port: "O" } sink { cell: "i2c_config_index[1]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15220" port: "O" } sink { cell: "i2c_config_index[2]~FF" port: "CE" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "LUT__15220" port: "O" } sink { cell: "i2c_config_index[3]~FF" port: "CE" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "LUT__15220" port: "O" } sink { cell: "i2c_config_index[4]~FF" port: "CE" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "LUT__15220" port: "O" } sink { cell: "i2c_config_index[5]~FF" port: "CE" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "LUT__15220" port: "O" } sink { cell: "i2c_config_index[6]~FF" port: "CE" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "LUT__15220" port: "O" } sink { cell: "i2c_config_index[7]~FF" port: "CE" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[0]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[0]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[1]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[0]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__15188" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__15286" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__15287" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__15288" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__15289" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__15296" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15244" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[0]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15244" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[1]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15244" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[2]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15244" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[3]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15247" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[0]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15247" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[1]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__15247" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[2]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__15247" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[3]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15248" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[0]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15248" port: "O" } sink { cell: "LUT__15358" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15248" port: "O" } sink { cell: "LUT__15384" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[0]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[0]~FF" port: "O_seq" } sink { cell: "LUT__15254" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[0]~FF" port: "O_seq" } sink { cell: "LUT__15286" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15260" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[0]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[0]~FF" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "cmos_sdat_OUT~FF" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[1]~FF" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[2]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[3]~FF" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[4]~FF" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[5]~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[6]~FF" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[7]~FF" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "LUT__15244" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "LUT__15246" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "LUT__15265" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "LUT__15266" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "LUT__15269" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "LUT__15274" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "LUT__15277" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "LUT__15279" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "LUT__15282" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "LUT__15283" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "LUT__15370" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "LUT__15375" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O" } sink { cell: "LUT__15379" port: "I[3]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__15265" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[0]~FF" port: "CE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__15265" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[1]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15265" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[2]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15265" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[3]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__15265" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[4]~FF" port: "CE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__15265" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[5]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15265" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[6]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15265" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[7]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack5~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack5~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack5~FF" port: "O_seq" } sink { cell: "LUT__15282" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "cmos_sdat_IN" port: "inpad" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack5~FF" port: "I[1]" } delay_max: 1613 delay_min: 0  }
route { driver { cell: "cmos_sdat_IN" port: "inpad" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack3~FF" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "cmos_sdat_IN" port: "inpad" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack2~FF" port: "I[1]" } delay_max: 1557 delay_min: 0  }
route { driver { cell: "cmos_sdat_IN" port: "inpad" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack1~FF" port: "I[1]" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "cmos_sdat_IN" port: "inpad" } sink { cell: "LUT__15272" port: "I[1]" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "LUT__15267" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack5~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15267" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack3~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15267" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack2~FF" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__15267" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack1~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15267" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15269" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack5~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15264" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack4~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15264" port: "O" } sink { cell: "LUT__15265" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack4~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack4~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack4~FF" port: "O_seq" } sink { cell: "LUT__15272" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack4~FF" port: "O_seq" } sink { cell: "LUT__15281" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15266" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack4~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15266" port: "O" } sink { cell: "LUT__15267" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15266" port: "O" } sink { cell: "LUT__15272" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15272" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack4~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack3~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack3~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack3~FF" port: "O_seq" } sink { cell: "LUT__15281" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15274" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack3~FF" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack2~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack2~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack2~FF" port: "O_seq" } sink { cell: "LUT__15281" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15277" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack2~FF" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack1~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack1~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack1~FF" port: "O_seq" } sink { cell: "LUT__15281" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15279" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack1~FF" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15282" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack~FF" port: "O_seq" } sink { cell: "LUT__15219" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15283" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_ack~FF" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[1]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__15181" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[0]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[1]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[0]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__15183" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15285" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[1]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__15285" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[0]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__15285" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[2]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15285" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[3]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15285" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[4]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15285" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[5]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15285" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[6]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15285" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[7]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15285" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[8]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15285" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[9]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15285" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[10]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15285" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[11]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15285" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[12]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15285" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[13]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15285" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[14]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15285" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[15]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__15285" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[16]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15285" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[17]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15285" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[18]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__15285" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[19]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[1]~FF" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__15292" port: "O" } sink { cell: "cmos_sdat_OUT~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15294" port: "O" } sink { cell: "cmos_sdat_OUT~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15300" port: "O" } sink { cell: "cmos_sdat_OUT~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15302" port: "O" } sink { cell: "cmos_sdat_OUT~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "cmos_sdat_OUT~FF" port: "O_seq" } sink { cell: "cmos_sdat_OUT" port: "outpad" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "cmos_sdat_OUT~FF" port: "O_seq" } sink { cell: "LUT__15293" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "cmos_sdat_OUT~FF" port: "O_seq" } sink { cell: "LUT__15295" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "cmos_sdat_OUT~FF" port: "O_seq" } sink { cell: "LUT__15299" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i2" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[1]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i2" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__15172" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__15202" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i3" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[2]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i3" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__15172" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__15202" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i4" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[3]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[3]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i4" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__15172" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__15202" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i5" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[4]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[4]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i5" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__15173" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__15203" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i6" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[5]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[5]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i6" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__15173" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__15204" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__15213" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i7" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[6]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[6]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i7" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__15174" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__15205" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__15207" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i8" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[7]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[7]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i8" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__15174" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__15205" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__15208" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__15213" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__15215" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i9" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[8]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[8]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i9" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__15174" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__15205" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__15207" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i10" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[9]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[9]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i10" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__15176" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__15206" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__15208" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__15213" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__15215" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i11" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[10]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[10]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i11" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__15176" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__15206" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__15209" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__15212" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i12" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[11]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[11]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i12" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__15175" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__15206" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__15209" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__15212" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i13" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[12]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i14" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[13]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[13]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i14" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__15186" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__15210" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i15" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[14]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[14]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i15" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__15185" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i16" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[15]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[15]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i16" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/clk_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__15185" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15221" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O_seq" } sink { cell: "LUT__15150" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O_seq" } sink { cell: "LUT__15151" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O_seq" } sink { cell: "LUT__15154" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O_seq" } sink { cell: "LUT__15191" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O_seq" } sink { cell: "LUT__15196" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O_seq" } sink { cell: "LUT__15197" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O_seq" } sink { cell: "LUT__15220" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O_seq" } sink { cell: "LUT__15222" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O_seq" } sink { cell: "LUT__15225" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O_seq" } sink { cell: "LUT__15233" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O_seq" } sink { cell: "LUT__15234" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__15223" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O" } sink { cell: "LUT__15241" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O" } sink { cell: "LUT__15246" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O" } sink { cell: "LUT__15248" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O" } sink { cell: "LUT__15254" port: "I[0]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O" } sink { cell: "LUT__15260" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O" } sink { cell: "LUT__15263" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O" } sink { cell: "LUT__15268" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O" } sink { cell: "LUT__15276" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O" } sink { cell: "LUT__15291" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O" } sink { cell: "LUT__15292" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O" } sink { cell: "LUT__15299" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O" } sink { cell: "LUT__15328" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O" } sink { cell: "LUT__15337" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O" } sink { cell: "LUT__15346" port: "I[3]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O" } sink { cell: "LUT__15359" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O" } sink { cell: "LUT__15369" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O" } sink { cell: "LUT__15374" port: "I[2]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O" } sink { cell: "LUT__15385" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O" } sink { cell: "LUT__15393" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[1]~FF" port: "O" } sink { cell: "LUT__15400" port: "I[3]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "LUT__15231" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15230" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15234" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15234" port: "O" } sink { cell: "LUT__15283" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15241" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15242" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15247" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15248" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15253" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15259" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15262" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15263" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15269" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15279" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15295" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15298" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15299" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15328" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15340" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15352" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15354" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15359" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15379" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15389" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15390" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15393" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O" } sink { cell: "LUT__15401" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O_seq" } sink { cell: "LUT__15150" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O_seq" } sink { cell: "LUT__15189" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O_seq" } sink { cell: "LUT__15192" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O_seq" } sink { cell: "LUT__15196" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O_seq" } sink { cell: "LUT__15197" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O_seq" } sink { cell: "LUT__15218" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O_seq" } sink { cell: "LUT__15230" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O_seq" } sink { cell: "LUT__15232" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O_seq" } sink { cell: "LUT__15233" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O_seq" } sink { cell: "LUT__15237" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O_seq" } sink { cell: "LUT__15238" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O_seq" } sink { cell: "LUT__15274" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[2]~FF" port: "O_seq" } sink { cell: "LUT__15277" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15239" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15192" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__15192" port: "O" } sink { cell: "LUT__15193" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O_seq" } sink { cell: "LUT__15150" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O_seq" } sink { cell: "LUT__15151" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O_seq" } sink { cell: "LUT__15153" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O_seq" } sink { cell: "LUT__15192" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O_seq" } sink { cell: "LUT__15199" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O_seq" } sink { cell: "LUT__15219" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O_seq" } sink { cell: "LUT__15223" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O_seq" } sink { cell: "LUT__15231" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "O_seq" } sink { cell: "LUT__15234" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15238" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15238" port: "O" } sink { cell: "LUT__15262" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15238" port: "O" } sink { cell: "LUT__15401" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15241" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15242" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15246" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15248" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15260" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15264" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15267" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15269" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15271" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15274" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15277" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15279" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15294" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15300" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15302" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15328" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15340" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15352" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15354" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15365" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15375" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15378" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15391" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15398" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O" } sink { cell: "LUT__15405" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O_seq" } sink { cell: "LUT__15150" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O_seq" } sink { cell: "LUT__15151" port: "I[3]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O_seq" } sink { cell: "LUT__15153" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O_seq" } sink { cell: "LUT__15189" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O_seq" } sink { cell: "LUT__15191" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O_seq" } sink { cell: "LUT__15196" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O_seq" } sink { cell: "LUT__15197" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O_seq" } sink { cell: "LUT__15218" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O_seq" } sink { cell: "LUT__15231" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O_seq" } sink { cell: "LUT__15232" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O_seq" } sink { cell: "LUT__15233" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O_seq" } sink { cell: "LUT__15237" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O_seq" } sink { cell: "LUT__15238" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[3]~FF" port: "O_seq" } sink { cell: "LUT__15239" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15218" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15218" port: "O" } sink { cell: "LUT__15220" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15218" port: "O" } sink { cell: "LUT__15223" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15190" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/current_state[4]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15190" port: "O" } sink { cell: "LUT__15191" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15190" port: "O" } sink { cell: "LUT__15221" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__15190" port: "O" } sink { cell: "LUT__15222" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15190" port: "O" } sink { cell: "LUT__15232" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15190" port: "O" } sink { cell: "LUT__15233" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i2" port: "O" } sink { cell: "i2c_config_index[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i2" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15226" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15250" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15252" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15256" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15258" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15329" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15330" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15335" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15342" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15350" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15355" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15356" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15361" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15363" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15367" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15371" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15372" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15374" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15377" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15382" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15386" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15387" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15394" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15400" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15403" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i2c_config_index[1]~FF" port: "O_seq" } sink { cell: "LUT__15406" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i3" port: "O" } sink { cell: "i2c_config_index[2]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i3" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15226" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15249" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15252" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15255" port: "I[3]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15257" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15329" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15330" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15336" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15338" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15342" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15348" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15349" port: "I[3]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15356" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15357" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15360" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15361" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15368" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15371" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15372" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15376" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15383" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15386" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15387" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15394" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15401" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15403" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i2c_config_index[2]~FF" port: "O_seq" } sink { cell: "LUT__15406" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i4" port: "O" } sink { cell: "i2c_config_index[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i4" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15195" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15226" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15228" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15249" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15251" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15255" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15256" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15330" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15331" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15335" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15338" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15342" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15347" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15349" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15355" port: "I[3]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15360" port: "I[3]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15361" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15367" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15373" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15376" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15382" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15386" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15387" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15396" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i2c_config_index[3]~FF" port: "O_seq" } sink { cell: "LUT__15403" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i5" port: "O" } sink { cell: "i2c_config_index[4]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i5" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15195" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15228" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15249" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15251" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15255" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15256" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15329" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15331" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15335" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15342" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15346" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15349" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15355" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15356" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15360" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15362" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15367" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15371" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15372" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15376" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15377" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15382" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15388" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_config_index[4]~FF" port: "O_seq" } sink { cell: "LUT__15404" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i6" port: "O" } sink { cell: "i2c_config_index[5]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_config_index[5]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i6" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_config_index[5]~FF" port: "O_seq" } sink { cell: "LUT__15194" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i7" port: "O" } sink { cell: "i2c_config_index[6]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2c_config_index[6]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i7" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2c_config_index[6]~FF" port: "O_seq" } sink { cell: "LUT__15194" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i8" port: "O" } sink { cell: "i2c_config_index[7]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_config_index[7]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i8" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_config_index[7]~FF" port: "O_seq" } sink { cell: "LUT__15194" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[1]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[1]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[1]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__15188" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__15286" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__15288" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__15296" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[2]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__15188" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__15290" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__15296" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[3]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__15188" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__15297" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15296" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_stream_cnt[3]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15296" port: "O" } sink { cell: "LUT__15297" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15340" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[1]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15334" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[1]~FF" port: "O_seq" } sink { cell: "LUT__15287" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[1]~FF" port: "O_seq" } sink { cell: "LUT__15333" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[1]~FF" port: "O_seq" } sink { cell: "LUT__15334" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[1]~FF" port: "O_seq" } sink { cell: "LUT__15339" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15352" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15345" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[2]~FF" port: "O_seq" } sink { cell: "LUT__15286" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[2]~FF" port: "O_seq" } sink { cell: "LUT__15344" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[2]~FF" port: "O_seq" } sink { cell: "LUT__15345" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[2]~FF" port: "O_seq" } sink { cell: "LUT__15351" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15365" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15358" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[3]~FF" port: "O_seq" } sink { cell: "LUT__15287" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[3]~FF" port: "O_seq" } sink { cell: "LUT__15358" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[3]~FF" port: "O_seq" } sink { cell: "LUT__15364" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15380" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[4]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15328" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[4]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15328" port: "O" } sink { cell: "LUT__15334" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__15328" port: "O" } sink { cell: "LUT__15345" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15379" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[4]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[4]~FF" port: "O_seq" } sink { cell: "LUT__15288" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[4]~FF" port: "O_seq" } sink { cell: "LUT__15370" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[4]~FF" port: "O_seq" } sink { cell: "LUT__15380" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15391" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[5]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15384" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[5]~FF" port: "O_seq" } sink { cell: "LUT__15289" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[5]~FF" port: "O_seq" } sink { cell: "LUT__15384" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[5]~FF" port: "O_seq" } sink { cell: "LUT__15385" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__15398" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[6]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15395" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[6]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[6]~FF" port: "O_seq" } sink { cell: "LUT__15288" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[6]~FF" port: "O_seq" } sink { cell: "LUT__15395" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[6]~FF" port: "O_seq" } sink { cell: "LUT__15397" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15405" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[7]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15401" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15407" port: "O" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[7]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[7]~FF" port: "O_seq" } sink { cell: "LUT__15289" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[7]~FF" port: "O_seq" } sink { cell: "LUT__15402" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/i2c_wdata[7]~FF" port: "O_seq" } sink { cell: "LUT__15407" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[2]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__15183" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[2]~FF" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[3]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__15183" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[3]~FF" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[4]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__15183" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[4]~FF" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[5]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__15180" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[5]~FF" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[6]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__15180" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[6]~FF" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[7]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__15180" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[7]~FF" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[8]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__15177" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[8]~FF" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[9]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__15177" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[9]~FF" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[10]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__15177" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[10]~FF" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[11]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__15177" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__15180" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[11]~FF" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[12]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__15178" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[12]~FF" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[13]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__15178" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[13]~FF" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[14]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__15178" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[14]~FF" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[15]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__15179" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__15181" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[15]~FF" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[16]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[16]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[16]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[16]~FF" port: "O_seq" } sink { cell: "LUT__15179" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[16]~FF" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[17]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[17]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[17]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[17]~FF" port: "O_seq" } sink { cell: "LUT__15182" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[17]~FF" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[18]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[18]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[18]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[18]~FF" port: "O_seq" } sink { cell: "LUT__15182" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[18]~FF" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[19]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[19]~FF" port: "O_seq" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[19]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/delay_cnt[19]~FF" port: "O_seq" } sink { cell: "LUT__15182" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "cmos_href" port: "inpad" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_href_r[0]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_href_r[0]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_href_r[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_href_r[0]~FF" port: "O_seq" } sink { cell: "LUT__15494" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_href_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_fps_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/frame_sync_flag~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_href_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_fps_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF_frt_3" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF_frt_2" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cmos_data[0]" port: "inpad" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[0]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[0]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[0]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[0]~FF" port: "O_seq" } sink { cell: "LUT__15688" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[0]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[0]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i2" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__15579" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[0]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[1]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[2]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[3]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[4]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[5]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[6]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[7]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[8]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[9]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[10]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[11]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[1]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF" port: "O_seq" } sink { cell: "LUT__15494" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF" port: "O_seq" } sink { cell: "LUT__15497" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__15494" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[0]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15494" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[1]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15494" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[2]~FF" port: "CE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__15494" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[3]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__15494" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[4]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15494" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[5]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15494" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[6]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15494" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[7]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15494" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[8]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15494" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[9]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15494" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[10]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15494" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[11]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_fps_cnt[1]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_fps_cnt[0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_fps_cnt[1]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_fps_cnt[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_fps_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__15498" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_fps_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__15499" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_fps_cnt[0]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_fps_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_fps_cnt[0]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_fps_cnt[1]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_fps_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__15498" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_fps_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__15499" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15498" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_fps_cnt[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15498" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_fps_cnt[1]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15499" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/frame_sync_flag~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/frame_sync_flag~FF" port: "O_seq" } sink { cell: "LUT__15583" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "cmos_vsync" port: "inpad" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[0]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "cmos_vsync" port: "inpad" } sink { cell: "u_sensor_frame_count/cmos_vsync_r[0]~FF" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_href_r[1]~FF" port: "O_seq" } sink { cell: "LUT__15494" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_href_r[1]~FF" port: "O_seq" } sink { cell: "LUT__15584" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "cmos_data[1]" port: "inpad" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[1]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[1]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[1]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "cmos_data[2]" port: "inpad" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[2]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[2]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "cmos_data[3]" port: "inpad" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[3]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[3]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[3]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "cmos_data[4]" port: "inpad" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[4]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[4]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[4]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "cmos_data[5]" port: "inpad" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[5]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[5]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[5]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "cmos_data[6]" port: "inpad" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[6]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[6]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[6]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "cmos_data[7]" port: "inpad" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[7]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r0[7]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[7]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[1]~FF" port: "O_seq" } sink { cell: "LUT__15754" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[2]~FF" port: "O_seq" } sink { cell: "LUT__15752" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[3]~FF" port: "O_seq" } sink { cell: "LUT__15755" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[4]~FF" port: "O_seq" } sink { cell: "LUT__15756" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[5]~FF" port: "O_seq" } sink { cell: "LUT__15757" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[6]~FF" port: "O_seq" } sink { cell: "LUT__15758" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_data_r1[7]~FF" port: "O_seq" } sink { cell: "LUT__15759" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/add_30/i2" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[1]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i2" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__15579" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/add_30/i3" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[2]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i3" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__15579" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/add_30/i4" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[3]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i4" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__15579" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/add_30/i5" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[4]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i5" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__15580" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/add_30/i6" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[5]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i6" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__15581" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/add_30/i7" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[6]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i7" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__15582" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/add_30/i8" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[7]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i8" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__15582" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/add_30/i9" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[8]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[8]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i9" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__15580" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__15581" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__15582" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__15585" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/add_30/i10" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[9]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[9]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i10" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__15580" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__15581" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__15582" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/add_30/i11" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[10]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[10]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i11" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__15584" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/add_30/i12" port: "O" } sink { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[11]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[11]~FF" port: "O_seq" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i12" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/line_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__15584" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[1]~FF" port: "O_seq" } sink { cell: "LUT__15497" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/cmos_vsync_r[1]~FF" port: "O_seq" } sink { cell: "LUT__15583" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/cmos_fps_cnt[0]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/cmos_fps_cnt[0]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_23/i2" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15622" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[0]~FF" port: "I[1]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "LUT__15622" port: "O" } sink { cell: "LED[0]~FF" port: "CE" } delay_max: 785 delay_min: 0  }
route { driver { cell: "LUT__15622" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[1]~FF" port: "I[1]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "LUT__15622" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[2]~FF" port: "I[1]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "LUT__15622" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[3]~FF" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__15622" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[4]~FF" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__15622" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[5]~FF" port: "I[1]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "LUT__15622" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[6]~FF" port: "I[1]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "LUT__15622" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[7]~FF" port: "I[1]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "LUT__15622" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[8]~FF" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__15622" port: "O" } sink { cell: "LED[1]~FF" port: "CE" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "LUT__15622" port: "O" } sink { cell: "LED[2]~FF" port: "CE" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "LUT__15622" port: "O" } sink { cell: "LED[3]~FF" port: "CE" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "LUT__15622" port: "O" } sink { cell: "LED[4]~FF" port: "CE" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "LUT__15622" port: "O" } sink { cell: "LED[5]~FF" port: "CE" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "LUT__15622" port: "O" } sink { cell: "LED[6]~FF" port: "CE" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "LUT__15622" port: "O" } sink { cell: "LED[7]~FF" port: "CE" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "LUT__15622" port: "O" } sink { cell: "LUT__15624" port: "I[2]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "LUT__15624" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15624" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[1]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15624" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[2]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15624" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[3]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15624" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[4]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15624" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[5]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15624" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[6]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__15624" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[7]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__15624" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[8]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/cmos_fps_cnt[1]~FF" port: "O_seq" } sink { cell: "LED[0]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/cmos_fps_cnt[1]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_23/i2" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LED[0]~FF" port: "O_seq" } sink { cell: "LED[0]" port: "outpad" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/cmos_vsync_r[0]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/cmos_vsync_r[1]~FF" port: "I[1]" } delay_max: 2414 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/cmos_vsync_r[0]~FF" port: "O_seq" } sink { cell: "LUT__15624" port: "I[1]" } delay_max: 2662 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[0]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/delay_cnt[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[0]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i2" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__15614" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[0]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[1]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[4]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[6]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[7]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[8]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[9]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[10]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[11]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[12]~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[13]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[14]~FF" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[15]~FF" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[16]~FF" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[17]~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[18]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[19]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[20]~FF" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[21]~FF" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[22]~FF" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[23]~FF" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[24]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[25]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[26]~FF" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__15710" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[27]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i2" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[1]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[1]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i2" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__15614" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i3" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[2]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i3" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__15614" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i4" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[3]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[3]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i4" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__15615" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i5" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[4]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i5" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__15615" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i6" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[5]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i6" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__15614" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i7" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[6]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i7" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__15615" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i8" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[7]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[7]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i8" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__15616" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i9" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[8]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[8]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i9" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__15616" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i10" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[9]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[9]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i10" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__15616" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i11" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[10]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[10]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i11" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__15616" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i12" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[11]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[11]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i12" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__15615" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i13" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[12]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[12]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i13" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__15613" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__15707" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i14" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[13]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[13]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i14" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__15618" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__15707" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i15" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[14]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[14]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i15" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__15618" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__15707" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i16" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[15]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[15]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i16" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__15613" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__15708" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i17" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[16]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[16]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i17" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[16]~FF" port: "O_seq" } sink { cell: "LUT__15613" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[16]~FF" port: "O_seq" } sink { cell: "LUT__15708" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i18" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[17]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[17]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i18" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[17]~FF" port: "O_seq" } sink { cell: "LUT__15619" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i19" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[18]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[18]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i19" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[18]~FF" port: "O_seq" } sink { cell: "LUT__15619" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i20" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[19]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[19]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i20" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[19]~FF" port: "O_seq" } sink { cell: "LUT__15619" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i21" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[20]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[20]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i21" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[20]~FF" port: "O_seq" } sink { cell: "LUT__15620" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i22" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[21]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[21]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i22" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[21]~FF" port: "O_seq" } sink { cell: "LUT__15620" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i23" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[22]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[22]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i23" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[22]~FF" port: "O_seq" } sink { cell: "LUT__15620" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i24" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[23]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[23]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i24" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[23]~FF" port: "O_seq" } sink { cell: "LUT__15618" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[23]~FF" port: "O_seq" } sink { cell: "LUT__15709" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i25" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[24]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[24]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i25" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[24]~FF" port: "O_seq" } sink { cell: "LUT__15612" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i26" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[25]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[25]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i26" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[25]~FF" port: "O_seq" } sink { cell: "LUT__15612" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i27" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[26]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[26]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i27" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[26]~FF" port: "O_seq" } sink { cell: "LUT__15613" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[26]~FF" port: "O_seq" } sink { cell: "LUT__15710" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i28" port: "O" } sink { cell: "u_sensor_frame_count/delay_cnt[27]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[27]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_14/i28" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[27]~FF" port: "O_seq" } sink { cell: "LUT__15618" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/delay_cnt[27]~FF" port: "O_seq" } sink { cell: "LUT__15710" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_23/i2" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[1]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_23/i3" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/cmos_fps_cnt[2]~FF" port: "O_seq" } sink { cell: "LED[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/cmos_fps_cnt[2]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_23/i3" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_23/i4" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[3]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/cmos_fps_cnt[3]~FF" port: "O_seq" } sink { cell: "LED[2]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/cmos_fps_cnt[3]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_23/i4" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_23/i5" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[4]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/cmos_fps_cnt[4]~FF" port: "O_seq" } sink { cell: "LED[3]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/cmos_fps_cnt[4]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_23/i5" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_23/i6" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/cmos_fps_cnt[5]~FF" port: "O_seq" } sink { cell: "LED[4]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/cmos_fps_cnt[5]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_23/i6" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_23/i7" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[6]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/cmos_fps_cnt[6]~FF" port: "O_seq" } sink { cell: "LED[5]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/cmos_fps_cnt[6]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_23/i7" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_23/i8" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[7]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/cmos_fps_cnt[7]~FF" port: "O_seq" } sink { cell: "LED[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/cmos_fps_cnt[7]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_23/i8" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_23/i9" port: "O" } sink { cell: "u_sensor_frame_count/cmos_fps_cnt[8]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/cmos_fps_cnt[8]~FF" port: "O_seq" } sink { cell: "LED[7]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/cmos_fps_cnt[8]~FF" port: "O_seq" } sink { cell: "u_sensor_frame_count/add_23/i9" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LED[1]~FF" port: "O_seq" } sink { cell: "LED[1]" port: "outpad" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LED[2]~FF" port: "O_seq" } sink { cell: "LED[2]" port: "outpad" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LED[3]~FF" port: "O_seq" } sink { cell: "LED[3]" port: "outpad" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LED[4]~FF" port: "O_seq" } sink { cell: "LED[4]" port: "outpad" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LED[5]~FF" port: "O_seq" } sink { cell: "LED[5]" port: "outpad" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "LED[6]" port: "outpad" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LED[7]~FF" port: "O_seq" } sink { cell: "LED[7]" port: "outpad" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/cmos_vsync_r[1]~FF" port: "O_seq" } sink { cell: "LUT__15624" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "empty~FF" port: "RE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "RE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "RE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[12]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[13]~FF" port: "RE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "RE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "RE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "RE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "RE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "RE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "RE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "RE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[12]~FF" port: "RE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[13]~FF" port: "RE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "RE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "RE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "RE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "RE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[12]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[13]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[12]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/n80~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[12]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[12]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[12]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[12]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i13" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[12]~FF" port: "O_seq" } sink { cell: "LUT__15687" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[12]~FF" port: "O_seq" } sink { cell: "LUT__15751" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[12]~FF" port: "O_seq" } sink { cell: "LUT__15795" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/n80~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "empty~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[12]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[13]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "CE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "CE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[12]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[13]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "LUT__15687" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15686" port: "O" } sink { cell: "LUT__15751" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/n80~FF" port: "O_seq" } sink { cell: "LUT__15863" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/n80~FF" port: "O_seq" } sink { cell: "LUT__15871" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/n80~FF" port: "O_seq" } sink { cell: "LUT__15903" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/n80~FF" port: "O_seq" } sink { cell: "LUT__15904" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/n80~FF" port: "O_seq" } sink { cell: "LUT__15905" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/n80~FF" port: "O_seq" } sink { cell: "LUT__15906" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/n80~FF" port: "O_seq" } sink { cell: "LUT__15907" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/n80~FF" port: "O_seq" } sink { cell: "LUT__15908" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "WADDR[8]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "WADDR[8]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "WADDR[8]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "WADDR[8]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "WADDR[8]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "WADDR[8]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "WADDR[8]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "WADDR[8]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "WADDR[8]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "WADDR[8]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "WADDR[8]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "WADDR[8]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "WADDR[8]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "WADDR[8]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "WADDR[8]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "WADDR[8]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "LUT__15696" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__15705" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15705" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15705" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15705" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15705" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15705" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15705" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15705" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15705" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15705" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15705" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15705" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15705" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[12]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15705" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[13]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15705" port: "O" } sink { cell: "LUT__15706" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15705" port: "O" } sink { cell: "LUT__15753" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[0]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "RE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "RE" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[12]~FF" port: "RE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[13]~FF" port: "RE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "RE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "RE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[12]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[13]~FF" port: "RE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__15760" port: "O" } sink { cell: "empty~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "empty~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "empty~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "empty~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "empty~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "empty~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "empty~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "empty~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "empty~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "empty~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "empty~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "empty~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "empty~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "empty~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[13]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "empty~FF" port: "O_seq" } sink { cell: "LUT__15679" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "empty~FF" port: "O_seq" } sink { cell: "LUT__15686" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "empty~FF" port: "O_seq" } sink { cell: "LUT__15760" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "empty~FF" port: "O_seq" } sink { cell: "LUT__15795" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "RADDR[8]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "RADDR[8]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "RADDR[8]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "RADDR[8]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "RADDR[8]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "RADDR[8]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "RADDR[8]" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "RADDR[8]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "RADDR[8]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "RADDR[8]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "RADDR[8]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "RADDR[8]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "RADDR[8]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "RADDR[8]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "RADDR[8]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "RADDR[8]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "O_seq" } sink { cell: "LUT__15770" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15770" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "RADDR[9]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "RADDR[9]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "RADDR[9]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "RADDR[9]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "RADDR[9]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "RADDR[9]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "RADDR[9]" } delay_max: 1596 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "RADDR[9]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "RADDR[9]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "RADDR[9]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "RADDR[9]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "RADDR[9]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "RADDR[9]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "RADDR[9]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "RADDR[9]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "RADDR[9]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "WADDR[9]" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "WADDR[9]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "WADDR[9]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "WADDR[9]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "WADDR[9]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "WADDR[9]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "WADDR[9]" } delay_max: 1339 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "WADDR[9]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "WADDR[9]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "WADDR[9]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "WADDR[9]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "WADDR[9]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "WADDR[9]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "WADDR[9]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "WADDR[9]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "WADDR[9]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "LUT__15694" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "LUT__15695" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[1]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "WADDR[10]" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "WADDR[10]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "WADDR[10]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "WADDR[10]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "WADDR[10]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "WADDR[10]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "WADDR[10]" } delay_max: 1339 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "WADDR[10]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "WADDR[10]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "WADDR[10]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "WADDR[10]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "WADDR[10]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "WADDR[10]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "WADDR[10]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "WADDR[10]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "WADDR[10]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "LUT__15694" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "LUT__15695" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[2]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "WADDR[11]" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "WADDR[11]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "WADDR[11]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "WADDR[11]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "WADDR[11]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "WADDR[11]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "WADDR[11]" } delay_max: 1339 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "WADDR[11]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "WADDR[11]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "WADDR[11]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "WADDR[11]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "WADDR[11]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "WADDR[11]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "WADDR[11]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "WADDR[11]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "WADDR[11]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "LUT__15698" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[3]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "WADDR[0]" } delay_max: 1470 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "WADDR[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "WADDR[0]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "WADDR[0]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "WADDR[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "WADDR[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "WADDR[0]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "WADDR[0]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "WADDR[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "WADDR[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "WADDR[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "WADDR[0]" } delay_max: 1348 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "WADDR[0]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "WADDR[0]" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "WADDR[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "WADDR[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "LUT__15698" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[4]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "WADDR[1]" } delay_max: 1470 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "WADDR[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "WADDR[1]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "WADDR[1]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "WADDR[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "WADDR[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "WADDR[1]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "WADDR[1]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "WADDR[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "WADDR[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "WADDR[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "WADDR[1]" } delay_max: 1348 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "WADDR[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "WADDR[1]" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "WADDR[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "WADDR[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "LUT__15697" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[5]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "WADDR[2]" } delay_max: 1470 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "WADDR[2]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "WADDR[2]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "WADDR[2]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "WADDR[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "WADDR[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "WADDR[2]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "WADDR[2]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "WADDR[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "WADDR[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "WADDR[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "WADDR[2]" } delay_max: 1348 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "WADDR[2]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "WADDR[2]" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "WADDR[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "WADDR[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "LUT__15697" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[6]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "WADDR[3]" } delay_max: 1470 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "WADDR[3]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "WADDR[3]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "WADDR[3]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "WADDR[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "WADDR[3]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "WADDR[3]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "WADDR[3]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "WADDR[3]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "WADDR[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "WADDR[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "WADDR[3]" } delay_max: 1348 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "WADDR[3]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "WADDR[3]" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "WADDR[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "WADDR[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "LUT__15699" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[7]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "WADDR[4]" } delay_max: 1470 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "WADDR[4]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "WADDR[4]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "WADDR[4]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "WADDR[4]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "WADDR[4]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "WADDR[4]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "WADDR[4]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "WADDR[4]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "WADDR[4]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "WADDR[4]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "WADDR[4]" } delay_max: 1348 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "WADDR[4]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "WADDR[4]" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "WADDR[4]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "WADDR[4]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "LUT__15699" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[8]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "WADDR[5]" } delay_max: 1470 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "WADDR[5]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "WADDR[5]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "WADDR[5]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "WADDR[5]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "WADDR[5]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "WADDR[5]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "WADDR[5]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "WADDR[5]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "WADDR[5]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "WADDR[5]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "WADDR[5]" } delay_max: 1348 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "WADDR[5]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "WADDR[5]" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "WADDR[5]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "WADDR[5]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "LUT__15700" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[9]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "WADDR[6]" } delay_max: 1470 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "WADDR[6]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "WADDR[6]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "WADDR[6]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "WADDR[6]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "WADDR[6]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "WADDR[6]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "WADDR[6]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "WADDR[6]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "WADDR[6]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "WADDR[6]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "WADDR[6]" } delay_max: 1348 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "WADDR[6]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "WADDR[6]" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "WADDR[6]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "WADDR[6]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "LUT__15700" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[10]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "WADDR[7]" } delay_max: 1470 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "WADDR[7]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "WADDR[7]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "WADDR[7]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "WADDR[7]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "WADDR[7]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "WADDR[7]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "WADDR[7]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "WADDR[7]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "WADDR[7]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "WADDR[7]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "WADDR[7]" } delay_max: 1348 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "WADDR[7]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "WADDR[7]" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "WADDR[7]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "WADDR[7]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "LUT__15702" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[11]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[12]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/waddr[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[12]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[12]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[12]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[12]~FF" port: "O_seq" } sink { cell: "LUT__15702" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[12]~FF" port: "O_seq" } sink { cell: "LUT__15706" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[12]~FF" port: "O_seq" } sink { cell: "LUT__15753" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/waddr[12]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[13]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[13]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[12]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[13]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[13]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[13]~FF" port: "O_seq" } sink { cell: "LUT__15703" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[1]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "RADDR[10]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "RADDR[10]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "RADDR[10]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "RADDR[10]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "RADDR[10]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "RADDR[10]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "RADDR[10]" } delay_max: 1596 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "RADDR[10]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "RADDR[10]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "RADDR[10]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "RADDR[10]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "RADDR[10]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "RADDR[10]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "RADDR[10]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "RADDR[10]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "RADDR[10]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[2]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "RADDR[11]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "RADDR[11]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "RADDR[11]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "RADDR[11]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "RADDR[11]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "RADDR[11]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "RADDR[11]" } delay_max: 1596 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "RADDR[11]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "RADDR[11]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "RADDR[11]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "RADDR[11]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "RADDR[11]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "RADDR[11]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "RADDR[11]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "RADDR[11]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "RADDR[11]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[3]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "RADDR[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "RADDR[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "RADDR[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "RADDR[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "RADDR[0]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "RADDR[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "RADDR[0]" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "RADDR[0]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "RADDR[0]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "RADDR[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "RADDR[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "RADDR[0]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "RADDR[0]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "RADDR[0]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "RADDR[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "RADDR[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[4]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "RADDR[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "RADDR[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "RADDR[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "RADDR[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "RADDR[1]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "RADDR[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "RADDR[1]" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "RADDR[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "RADDR[1]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "RADDR[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "RADDR[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "RADDR[1]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "RADDR[1]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "RADDR[1]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "RADDR[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "RADDR[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[5]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "RADDR[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "RADDR[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "RADDR[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "RADDR[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "RADDR[2]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "RADDR[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "RADDR[2]" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "RADDR[2]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "RADDR[2]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "RADDR[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "RADDR[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "RADDR[2]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "RADDR[2]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "RADDR[2]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "RADDR[2]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "RADDR[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[6]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "RADDR[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "RADDR[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "RADDR[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "RADDR[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "RADDR[3]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "RADDR[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "RADDR[3]" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "RADDR[3]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "RADDR[3]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "RADDR[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "RADDR[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "RADDR[3]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "RADDR[3]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "RADDR[3]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "RADDR[3]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "RADDR[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[7]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "I[1]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "RADDR[4]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "RADDR[4]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "RADDR[4]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "RADDR[4]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "RADDR[4]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "RADDR[4]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "RADDR[4]" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "RADDR[4]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "RADDR[4]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "RADDR[4]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "RADDR[4]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "RADDR[4]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "RADDR[4]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "RADDR[4]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "RADDR[4]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "RADDR[4]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[8]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "RADDR[5]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "RADDR[5]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "RADDR[5]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "RADDR[5]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "RADDR[5]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "RADDR[5]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "RADDR[5]" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "RADDR[5]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "RADDR[5]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "RADDR[5]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "RADDR[5]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "RADDR[5]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "RADDR[5]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "RADDR[5]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "RADDR[5]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "RADDR[5]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[9]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "RADDR[6]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "RADDR[6]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "RADDR[6]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "RADDR[6]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "RADDR[6]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "RADDR[6]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "RADDR[6]" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "RADDR[6]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "RADDR[6]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "RADDR[6]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "RADDR[6]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "RADDR[6]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "RADDR[6]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "RADDR[6]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "RADDR[6]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "RADDR[6]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[10]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i12" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "RADDR[7]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "RADDR[7]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "RADDR[7]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "RADDR[7]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "RADDR[7]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "RADDR[7]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "RADDR[7]" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "RADDR[7]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "RADDR[7]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "RADDR[7]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "RADDR[7]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "RADDR[7]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "RADDR[7]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "RADDR[7]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "RADDR[7]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "RADDR[7]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[11]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/raddr[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/raddr[12]~FF" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[13]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[13]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[13]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[13]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[13]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[13]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i14" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "O_seq" } sink { cell: "LUT__15770" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "O_seq" } sink { cell: "LUT__15775" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "O_seq" } sink { cell: "LUT__15775" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "O_seq" } sink { cell: "LUT__15777" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "O_seq" } sink { cell: "LUT__15777" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "O_seq" } sink { cell: "LUT__15779" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "O_seq" } sink { cell: "LUT__15779" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "O_seq" } sink { cell: "LUT__15781" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "O_seq" } sink { cell: "LUT__15781" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "O_seq" } sink { cell: "LUT__15783" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "O_seq" } sink { cell: "LUT__15783" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "O_seq" } sink { cell: "LUT__15785" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "O_seq" } sink { cell: "LUT__15785" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "O_seq" } sink { cell: "LUT__15787" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "O_seq" } sink { cell: "LUT__15787" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "O_seq" } sink { cell: "LUT__15789" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "O_seq" } sink { cell: "LUT__15789" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "O_seq" } sink { cell: "LUT__15791" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "O_seq" } sink { cell: "LUT__15791" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "O_seq" } sink { cell: "LUT__15793" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "O_seq" } sink { cell: "LUT__15793" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[12]~FF" port: "O_seq" } sink { cell: "LUT__15795" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[13]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[13]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15775" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15777" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15779" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15781" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15783" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15785" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15787" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15789" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15791" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15793" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15795" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15795" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[12]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[13]~FF" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[12]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[12]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][12]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[13]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][13]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][11]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[12]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][12]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[13]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][13]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "O_seq" } sink { cell: "LUT__15690" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "O_seq" } sink { cell: "LUT__15690" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "O_seq" } sink { cell: "LUT__15689" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[11]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF" port: "O_seq" } sink { cell: "LUT__15689" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][12]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[12]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][12]~FF" port: "O_seq" } sink { cell: "LUT__15689" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][13]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[13]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][13]~FF" port: "O_seq" } sink { cell: "LUT__15689" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "O_seq" } sink { cell: "LUT__15696" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "LUT__15694" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "LUT__15695" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "LUT__15693" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "O_seq" } sink { cell: "LUT__15693" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "O_seq" } sink { cell: "LUT__15698" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "LUT__15692" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "LUT__15692" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "LUT__15697" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "LUT__15691" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "LUT__15691" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "LUT__15699" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[10]" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_4" port: "I[0]" } delay_max: 2048 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[10]" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_11" port: "I[0]" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[10]" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10" port: "I[0]" } delay_max: 2014 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[10]" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_24" port: "I[0]" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[10]" } sink { cell: "LUT__15411" port: "I[0]" } delay_max: 1809 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[10]" } sink { cell: "LUT__15430" port: "I[0]" } delay_max: 2049 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_dv~FF" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_4" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_dv~FF" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_dv~FF" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_dv~FF" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_24" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_dv~FF" port: "O" } sink { cell: "u_lcd_driver/r_lcd_dv~FF_frt_7" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_dv~FF" port: "O" } sink { cell: "LUT__15411" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_dv~FF" port: "O" } sink { cell: "LUT__15413" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_dv~FF" port: "O" } sink { cell: "LUT__15414" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_dv~FF" port: "O" } sink { cell: "LUT__15418" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_dv~FF" port: "O" } sink { cell: "LUT__15429" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_4" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_35" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_4" port: "O" } sink { cell: "LUT__15423" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_4" port: "O_seq" } sink { cell: "w_hdmi_txd0[0]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_4" port: "O_seq" } sink { cell: "w_hdmi_txd1[0]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_4" port: "O_seq" } sink { cell: "w_hdmi_txd2[0]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "LUT__15700" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15690" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF_frt_3" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF_frt_3" port: "O_seq" } sink { cell: "LUT__15691" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF_frt_3" port: "O_seq" } sink { cell: "LUT__15699" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[11]~FF" port: "O_seq" } sink { cell: "LUT__15702" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[12]~FF" port: "O_seq" } sink { cell: "LUT__15701" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[13]~FF" port: "O_seq" } sink { cell: "LUT__15701" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[13]~FF" port: "O_seq" } sink { cell: "LUT__15703" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][11]~FF" port: "O_seq" } sink { cell: "LUT__15762" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][12]~FF" port: "O_seq" } sink { cell: "LUT__15761" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][13]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[13]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][13]~FF" port: "O_seq" } sink { cell: "LUT__15761" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "O_seq" } sink { cell: "LUT__15769" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "LUT__15769" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "LUT__16144" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "LUT__15768" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "O_seq" } sink { cell: "LUT__15768" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "O_seq" } sink { cell: "LUT__16143" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "LUT__15767" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "LUT__15766" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "LUT__15766" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "LUT__16142" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "LUT__15766" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "LUT__16141" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "LUT__15765" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "LUT__15764" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "O_seq" } sink { cell: "LUT__15763" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15689" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF_frt_2" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15689" port: "O" } sink { cell: "LUT__15690" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF_frt_2" port: "O_seq" } sink { cell: "LUT__15700" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15762" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[11]~FF_frt_1" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[11]~FF_frt_1" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i12" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[11]~FF_frt_1" port: "O_seq" } sink { cell: "LUT__15763" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[13]~FF" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i14" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/vs_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/add_12/i2" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__15815" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__15819" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15811" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[0]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15811" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[1]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15811" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[2]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15811" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[3]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15811" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[4]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15811" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[5]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15811" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[6]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15811" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[7]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__15811" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[8]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__15811" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[9]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15811" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[10]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15811" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[11]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15811" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[12]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15811" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[13]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15811" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[14]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15811" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[15]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15811" port: "O" } sink { cell: "LUT__15819" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15817" port: "O" } sink { cell: "tvsync_o~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15817" port: "O" } sink { cell: "LUT__15821" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15821" port: "O" } sink { cell: "tvsync_o~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "tvsync_o~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[0]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "tvalid_o~FF" port: "O_seq" } sink { cell: "u_scaler_gray/tvalid_o_r~FF" port: "I[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "tvalid_o~FF" port: "O_seq" } sink { cell: "LUT__15811" port: "I[0]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "tvalid_o~FF" port: "O_seq" } sink { cell: "LUT__15815" port: "I[3]" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "tvalid_o~FF" port: "O_seq" } sink { cell: "LUT__16039" port: "I[3]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "u_scaler_gray/tvalid_o_r~FF" port: "O_seq" } sink { cell: "LUT__15811" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/tvalid_o_r~FF" port: "O_seq" } sink { cell: "LUT__15816" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__15636" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__15674" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15827" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[0]~FF" port: "CE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__15827" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[1]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__15827" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[2]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15827" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[3]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15827" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[4]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__15827" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[5]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__15827" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[6]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15827" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[7]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15827" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[8]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__15827" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[9]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__15827" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[10]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15827" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[11]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15827" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[12]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__15827" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[13]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__15827" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[14]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15827" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[15]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__15827" port: "O" } sink { cell: "LUT__15872" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15828" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[0]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__15828" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[1]~FF" port: "RE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__15828" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[2]~FF" port: "RE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__15828" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[3]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15828" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[4]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15828" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[5]~FF" port: "RE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__15828" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[6]~FF" port: "RE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__15828" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[7]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15828" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[8]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15828" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[9]~FF" port: "RE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__15828" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[10]~FF" port: "RE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__15828" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[11]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15828" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[12]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15828" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[13]~FF" port: "RE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__15828" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[14]~FF" port: "RE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__15828" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[15]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "WADDR[8]" } delay_max: 2210 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "WADDR[8]" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "WADDR[8]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "WADDR[8]" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "WADDR[8]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "WADDR[8]" } delay_max: 2136 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "WADDR[8]" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "WADDR[8]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "WADDR[8]" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "WADDR[8]" } delay_max: 1925 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "WADDR[8]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "WADDR[8]" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "WADDR[8]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "WADDR[8]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "WADDR[8]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "WADDR[8]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "WADDR[8]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "WADDR[8]" } delay_max: 1709 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "WADDR[8]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "WADDR[8]" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "WADDR[8]" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "WADDR[8]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "WADDR[8]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "WADDR[8]" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "WADDR[8]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "WADDR[8]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "WADDR[8]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "WADDR[8]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "WADDR[8]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "WADDR[8]" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "WADDR[8]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "WADDR[8]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "O_seq" } sink { cell: "LUT__15830" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[0]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[12]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[13]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[14]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[15]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[1]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[2]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[3]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[4]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[5]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[6]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[7]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[8]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[9]~FF" port: "CE" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[10]~FF" port: "CE" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[11]~FF" port: "CE" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[12]~FF" port: "CE" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[13]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[14]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[15]~FF" port: "CE" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "WE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "WE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "WE" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "WE" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "WE" } delay_max: 1572 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "WE" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "WE" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "WE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "WE" } delay_max: 1996 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "WE" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "WE" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "WE" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "WE" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "WE" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "WE" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "WE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "WE" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "WE" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "WE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "WE" } delay_max: 1439 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "WE" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "WE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "WE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "WE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "WE" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "WE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "WE" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "WE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "WE" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "WE" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "WE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "WE" } delay_max: 1315 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "LUT__15686" port: "I[0]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "LUT__15760" port: "I[2]" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "LUT__15827" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15680" port: "O" } sink { cell: "LUT__15834" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15834" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[0]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15834" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "RE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15834" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "RE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15834" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15834" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15834" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15834" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15834" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15834" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15834" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15834" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15834" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15834" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[12]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15834" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[13]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15834" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[14]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15834" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[15]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15845" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[0]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15846" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[0]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15846" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15853" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[0]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15853" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[1]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[0]~FF" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/delay_cnt[0]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[2]~FF" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/delay_cnt[1]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[1]~FF" port: "O_seq" } sink { cell: "LUT__15828" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[1]~FF" port: "O_seq" } sink { cell: "LUT__15846" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[1]~FF" port: "O_seq" } sink { cell: "LUT__15853" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[1]~FF" port: "O_seq" } sink { cell: "LUT__15856" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[1]~FF" port: "O_seq" } sink { cell: "LUT__15857" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[2]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[0]~FF" port: "O_seq" } sink { cell: "LUT__15828" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[0]~FF" port: "O_seq" } sink { cell: "LUT__15845" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[0]~FF" port: "O_seq" } sink { cell: "LUT__15846" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[0]~FF" port: "O_seq" } sink { cell: "LUT__15852" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[0]~FF" port: "O_seq" } sink { cell: "LUT__15856" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[0]~FF" port: "O_seq" } sink { cell: "LUT__15857" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/delay_cnt[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/delay_cnt[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/delay_cnt[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/delay_cnt[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/delay_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__15852" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15856" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/delay_cnt[0]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15856" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/delay_cnt[1]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/destx[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/destx[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[10]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[12]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[0]~FF" port: "O_seq" } sink { cell: "LUT__15842" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15857" port: "O" } sink { cell: "u_scaler_gray/destx[0]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__15857" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[0]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__15857" port: "O" } sink { cell: "u_scaler_gray/destx[1]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__15857" port: "O" } sink { cell: "u_scaler_gray/destx[2]~FF" port: "CE" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__15857" port: "O" } sink { cell: "u_scaler_gray/destx[3]~FF" port: "CE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__15857" port: "O" } sink { cell: "u_scaler_gray/destx[4]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__15857" port: "O" } sink { cell: "u_scaler_gray/destx[5]~FF" port: "CE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__15857" port: "O" } sink { cell: "u_scaler_gray/destx[6]~FF" port: "CE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__15857" port: "O" } sink { cell: "u_scaler_gray/destx[7]~FF" port: "CE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__15857" port: "O" } sink { cell: "u_scaler_gray/destx[8]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__15857" port: "O" } sink { cell: "u_scaler_gray/destx[9]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__15857" port: "O" } sink { cell: "u_scaler_gray/destx[10]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__15857" port: "O" } sink { cell: "u_scaler_gray/destx[11]~FF" port: "CE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__15857" port: "O" } sink { cell: "u_scaler_gray/destx[12]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15857" port: "O" } sink { cell: "u_scaler_gray/destx[13]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15857" port: "O" } sink { cell: "u_scaler_gray/destx[14]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15857" port: "O" } sink { cell: "u_scaler_gray/destx[15]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15857" port: "O" } sink { cell: "LUT__15858" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15859" port: "O" } sink { cell: "u_scaler_gray/destx[0]~FF" port: "RE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__15859" port: "O" } sink { cell: "u_scaler_gray/destx[1]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15859" port: "O" } sink { cell: "u_scaler_gray/destx[2]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15859" port: "O" } sink { cell: "u_scaler_gray/destx[3]~FF" port: "RE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__15859" port: "O" } sink { cell: "u_scaler_gray/destx[4]~FF" port: "RE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__15859" port: "O" } sink { cell: "u_scaler_gray/destx[5]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15859" port: "O" } sink { cell: "u_scaler_gray/destx[6]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15859" port: "O" } sink { cell: "u_scaler_gray/destx[7]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15859" port: "O" } sink { cell: "u_scaler_gray/destx[8]~FF" port: "RE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__15859" port: "O" } sink { cell: "u_scaler_gray/destx[9]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15859" port: "O" } sink { cell: "u_scaler_gray/destx[10]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15859" port: "O" } sink { cell: "u_scaler_gray/destx[11]~FF" port: "RE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__15859" port: "O" } sink { cell: "u_scaler_gray/destx[12]~FF" port: "RE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__15859" port: "O" } sink { cell: "u_scaler_gray/destx[13]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15859" port: "O" } sink { cell: "u_scaler_gray/destx[14]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15859" port: "O" } sink { cell: "u_scaler_gray/destx[15]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/desty[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/desty[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "B[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[0]~FF" port: "O_seq" } sink { cell: "LUT__15851" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[0]~FF" port: "O_seq" } sink { cell: "LUT__15860" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15858" port: "O" } sink { cell: "u_scaler_gray/desty[0]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__15858" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[1]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15858" port: "O" } sink { cell: "u_scaler_gray/desty[1]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__15858" port: "O" } sink { cell: "u_scaler_gray/desty[2]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__15858" port: "O" } sink { cell: "u_scaler_gray/desty[3]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__15858" port: "O" } sink { cell: "u_scaler_gray/desty[4]~FF" port: "CE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__15858" port: "O" } sink { cell: "u_scaler_gray/desty[5]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__15858" port: "O" } sink { cell: "u_scaler_gray/desty[6]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__15858" port: "O" } sink { cell: "u_scaler_gray/desty[7]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__15858" port: "O" } sink { cell: "u_scaler_gray/desty[8]~FF" port: "CE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__15858" port: "O" } sink { cell: "u_scaler_gray/desty[9]~FF" port: "CE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "LUT__15858" port: "O" } sink { cell: "u_scaler_gray/desty[10]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__15858" port: "O" } sink { cell: "u_scaler_gray/desty[11]~FF" port: "CE" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "LUT__15858" port: "O" } sink { cell: "u_scaler_gray/desty[12]~FF" port: "CE" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "LUT__15858" port: "O" } sink { cell: "u_scaler_gray/desty[13]~FF" port: "CE" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "LUT__15858" port: "O" } sink { cell: "u_scaler_gray/desty[14]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__15858" port: "O" } sink { cell: "u_scaler_gray/desty[15]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__15858" port: "O" } sink { cell: "LUT__15859" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__15858" port: "O" } sink { cell: "LUT__15862" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__15862" port: "O" } sink { cell: "u_scaler_gray/desty[0]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15862" port: "O" } sink { cell: "u_scaler_gray/desty[1]~FF" port: "RE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15862" port: "O" } sink { cell: "u_scaler_gray/desty[2]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15862" port: "O" } sink { cell: "u_scaler_gray/desty[3]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15862" port: "O" } sink { cell: "u_scaler_gray/desty[4]~FF" port: "RE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__15862" port: "O" } sink { cell: "u_scaler_gray/desty[5]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15862" port: "O" } sink { cell: "u_scaler_gray/desty[6]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15862" port: "O" } sink { cell: "u_scaler_gray/desty[7]~FF" port: "RE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__15862" port: "O" } sink { cell: "u_scaler_gray/desty[8]~FF" port: "RE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__15862" port: "O" } sink { cell: "u_scaler_gray/desty[9]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15862" port: "O" } sink { cell: "u_scaler_gray/desty[10]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15862" port: "O" } sink { cell: "u_scaler_gray/desty[11]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15862" port: "O" } sink { cell: "u_scaler_gray/desty[12]~FF" port: "RE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__15862" port: "O" } sink { cell: "u_scaler_gray/desty[13]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15862" port: "O" } sink { cell: "u_scaler_gray/desty[14]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15862" port: "O" } sink { cell: "u_scaler_gray/desty[15]~FF" port: "RE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__15869" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[0]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15869" port: "O" } sink { cell: "LUT__15884" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15869" port: "O" } sink { cell: "LUT__15890" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15866" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[0]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15866" port: "O" } sink { cell: "LUT__15884" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15866" port: "O" } sink { cell: "LUT__15890" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15866" port: "O" } sink { cell: "LUT__15893" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15866" port: "O" } sink { cell: "LUT__15900" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[0]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[0]~FF" port: "O_seq" } sink { cell: "LUT__15865" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[0]~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[0]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[0]~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[1]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[0]~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[2]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[0]~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[3]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[0]~FF" port: "O_seq" } sink { cell: "LUT__16394" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[0]~FF" port: "O_seq" } sink { cell: "LUT__16381" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[1]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__15824" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__15872" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[0]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15872" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[1]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15872" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[2]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15872" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[3]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15872" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[4]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15872" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[5]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15872" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[6]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15872" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[7]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15872" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[8]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15872" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[9]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15872" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[10]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15872" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[11]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__15872" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[12]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__15872" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[13]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__15872" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[14]~FF" port: "RE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "LUT__15872" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[15]~FF" port: "RE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__15636" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__15674" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[1]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__15634" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__15635" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__15639" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__15674" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[2]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__15635" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__15638" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__15674" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[3]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__15627" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__15641" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__15675" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[4]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__15626" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__15632" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__15633" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__15675" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[5]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__15628" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__15633" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__15675" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[6]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__15643" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__15648" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__15675" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[7]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__15647" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__15653" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__15676" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[8]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__15646" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__15655" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__15676" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[9]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__15656" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__15661" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__15676" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[10]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__15657" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__15664" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__15676" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[11]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[12]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__15660" port: "I[0]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__15663" port: "I[0]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__15677" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[12]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[13]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__15662" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__15670" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__15677" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[13]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[14]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__15668" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__15672" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__15677" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[14]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[15]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__15667" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__15673" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__15677" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "WADDR[9]" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "WADDR[9]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "WADDR[9]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "WADDR[9]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "WADDR[9]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "WADDR[9]" } delay_max: 1925 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "WADDR[9]" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "WADDR[9]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "WADDR[9]" } delay_max: 1993 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "WADDR[9]" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "WADDR[9]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "WADDR[9]" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "WADDR[9]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "WADDR[9]" } delay_max: 1092 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "WADDR[9]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "WADDR[9]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "WADDR[9]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "WADDR[9]" } delay_max: 1502 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "WADDR[9]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "WADDR[9]" } delay_max: 1684 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "WADDR[9]" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "WADDR[9]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "WADDR[9]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "WADDR[9]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "WADDR[9]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "WADDR[9]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "WADDR[9]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "WADDR[9]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "WADDR[9]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "WADDR[9]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "WADDR[9]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "WADDR[9]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "O_seq" } sink { cell: "LUT__15832" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[1]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "WADDR[10]" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "WADDR[10]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "WADDR[10]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "WADDR[10]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "WADDR[10]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "WADDR[10]" } delay_max: 1925 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "WADDR[10]" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "WADDR[10]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "WADDR[10]" } delay_max: 1993 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "WADDR[10]" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "WADDR[10]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "WADDR[10]" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "WADDR[10]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "WADDR[10]" } delay_max: 1092 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "WADDR[10]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "WADDR[10]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "WADDR[10]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "WADDR[10]" } delay_max: 1502 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "WADDR[10]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "WADDR[10]" } delay_max: 1684 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "WADDR[10]" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "WADDR[10]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "WADDR[10]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "WADDR[10]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "WADDR[10]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "WADDR[10]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "WADDR[10]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "WADDR[10]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "WADDR[10]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "WADDR[10]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "WADDR[10]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "WADDR[10]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "O_seq" } sink { cell: "LUT__15832" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[2]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "WADDR[11]" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "WADDR[11]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "WADDR[11]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "WADDR[11]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "WADDR[11]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "WADDR[11]" } delay_max: 1925 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "WADDR[11]" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "WADDR[11]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "WADDR[11]" } delay_max: 1993 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "WADDR[11]" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "WADDR[11]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "WADDR[11]" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "WADDR[11]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "WADDR[11]" } delay_max: 1092 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "WADDR[11]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "WADDR[11]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "WADDR[11]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "WADDR[11]" } delay_max: 1502 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "WADDR[11]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "WADDR[11]" } delay_max: 1684 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "WADDR[11]" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "WADDR[11]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "WADDR[11]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "WADDR[11]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "WADDR[11]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "WADDR[11]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "WADDR[11]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "WADDR[11]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "WADDR[11]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "WADDR[11]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "WADDR[11]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "WADDR[11]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "O_seq" } sink { cell: "LUT__15832" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[3]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "WADDR[0]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "WADDR[0]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "WADDR[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "WADDR[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "WADDR[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "WADDR[0]" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "WADDR[0]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "WADDR[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "WADDR[0]" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "WADDR[0]" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "WADDR[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "WADDR[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "WADDR[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "WADDR[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "WADDR[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "WADDR[0]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "WADDR[0]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "WADDR[0]" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "WADDR[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "WADDR[0]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "WADDR[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "WADDR[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "WADDR[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "WADDR[0]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "WADDR[0]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "WADDR[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "WADDR[0]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "WADDR[0]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "WADDR[0]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "WADDR[0]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "WADDR[0]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "WADDR[0]" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "O_seq" } sink { cell: "LUT__15831" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[4]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "WADDR[1]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "WADDR[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "WADDR[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "WADDR[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "WADDR[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "WADDR[1]" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "WADDR[1]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "WADDR[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "WADDR[1]" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "WADDR[1]" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "WADDR[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "WADDR[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "WADDR[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "WADDR[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "WADDR[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "WADDR[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "WADDR[1]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "WADDR[1]" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "WADDR[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "WADDR[1]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "WADDR[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "WADDR[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "WADDR[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "WADDR[1]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "WADDR[1]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "WADDR[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "WADDR[1]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "WADDR[1]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "WADDR[1]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "WADDR[1]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "WADDR[1]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "WADDR[1]" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "O_seq" } sink { cell: "LUT__15831" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[5]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "WADDR[2]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "WADDR[2]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "WADDR[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "WADDR[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "WADDR[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "WADDR[2]" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "WADDR[2]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "WADDR[2]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "WADDR[2]" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "WADDR[2]" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "WADDR[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "WADDR[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "WADDR[2]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "WADDR[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "WADDR[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "WADDR[2]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "WADDR[2]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "WADDR[2]" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "WADDR[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "WADDR[2]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "WADDR[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "WADDR[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "WADDR[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "WADDR[2]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "WADDR[2]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "WADDR[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "WADDR[2]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "WADDR[2]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "WADDR[2]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "WADDR[2]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "WADDR[2]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "WADDR[2]" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "O_seq" } sink { cell: "LUT__15831" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[6]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "WADDR[3]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "WADDR[3]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "WADDR[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "WADDR[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "WADDR[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "WADDR[3]" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "WADDR[3]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "WADDR[3]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "WADDR[3]" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "WADDR[3]" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "WADDR[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "WADDR[3]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "WADDR[3]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "WADDR[3]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "WADDR[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "WADDR[3]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "WADDR[3]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "WADDR[3]" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "WADDR[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "WADDR[3]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "WADDR[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "WADDR[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "WADDR[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "WADDR[3]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "WADDR[3]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "WADDR[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "WADDR[3]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "WADDR[3]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "WADDR[3]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "WADDR[3]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "WADDR[3]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "WADDR[3]" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "O_seq" } sink { cell: "LUT__15831" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[7]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "WADDR[4]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "WADDR[4]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "WADDR[4]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "WADDR[4]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "WADDR[4]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "WADDR[4]" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "WADDR[4]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "WADDR[4]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "WADDR[4]" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "WADDR[4]" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "WADDR[4]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "WADDR[4]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "WADDR[4]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "WADDR[4]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "WADDR[4]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "WADDR[4]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "WADDR[4]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "WADDR[4]" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "WADDR[4]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "WADDR[4]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "WADDR[4]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "WADDR[4]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "WADDR[4]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "WADDR[4]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "WADDR[4]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "WADDR[4]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "WADDR[4]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "WADDR[4]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "WADDR[4]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "WADDR[4]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "WADDR[4]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "WADDR[4]" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "O_seq" } sink { cell: "LUT__15832" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[8]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "WADDR[5]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "WADDR[5]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "WADDR[5]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "WADDR[5]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "WADDR[5]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "WADDR[5]" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "WADDR[5]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "WADDR[5]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "WADDR[5]" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "WADDR[5]" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "WADDR[5]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "WADDR[5]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "WADDR[5]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "WADDR[5]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "WADDR[5]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "WADDR[5]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "WADDR[5]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "WADDR[5]" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "WADDR[5]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "WADDR[5]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "WADDR[5]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "WADDR[5]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "WADDR[5]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "WADDR[5]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "WADDR[5]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "WADDR[5]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "WADDR[5]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "WADDR[5]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "WADDR[5]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "WADDR[5]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "WADDR[5]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "WADDR[5]" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "O_seq" } sink { cell: "LUT__15830" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[9]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "WADDR[6]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "WADDR[6]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "WADDR[6]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "WADDR[6]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "WADDR[6]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "WADDR[6]" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "WADDR[6]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "WADDR[6]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "WADDR[6]" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "WADDR[6]" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "WADDR[6]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "WADDR[6]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "WADDR[6]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "WADDR[6]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "WADDR[6]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "WADDR[6]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "WADDR[6]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "WADDR[6]" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "WADDR[6]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "WADDR[6]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "WADDR[6]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "WADDR[6]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "WADDR[6]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "WADDR[6]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "WADDR[6]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "WADDR[6]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "WADDR[6]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "WADDR[6]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "WADDR[6]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "WADDR[6]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "WADDR[6]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "WADDR[6]" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "O_seq" } sink { cell: "LUT__15830" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[10]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "WADDR[7]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "WADDR[7]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "WADDR[7]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "WADDR[7]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "WADDR[7]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "WADDR[7]" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "WADDR[7]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "WADDR[7]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "WADDR[7]" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "WADDR[7]" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "WADDR[7]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "WADDR[7]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "WADDR[7]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "WADDR[7]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "WADDR[7]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "WADDR[7]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "WADDR[7]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "WADDR[7]" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "WADDR[7]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "WADDR[7]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "WADDR[7]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "WADDR[7]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "WADDR[7]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "WADDR[7]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "WADDR[7]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "WADDR[7]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "WADDR[7]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "WADDR[7]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "WADDR[7]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "WADDR[7]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "WADDR[7]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "WADDR[7]" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "O_seq" } sink { cell: "LUT__15830" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[11]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[12]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[12]~FF" port: "O_seq" } sink { cell: "LUT__15829" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[12]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[13]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[13]~FF" port: "O_seq" } sink { cell: "LUT__15829" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[13]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[14]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[14]~FF" port: "O_seq" } sink { cell: "LUT__15829" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[14]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[15]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_addra[15]~FF" port: "O_seq" } sink { cell: "LUT__15829" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15851" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[2]~FF" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__15851" port: "O" } sink { cell: "LUT__15852" port: "I[2]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[2]~FF" port: "O_seq" } sink { cell: "LUT__15828" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[2]~FF" port: "O_seq" } sink { cell: "LUT__15846" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[2]~FF" port: "O_seq" } sink { cell: "LUT__15853" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[2]~FF" port: "O_seq" } sink { cell: "LUT__15856" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_st[2]~FF" port: "O_seq" } sink { cell: "LUT__15857" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/delay_cnt[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/delay_cnt[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/delay_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__15852" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/destx[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[11]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[13]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[1]~FF" port: "O_seq" } sink { cell: "LUT__15842" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[1]~FF" port: "cout" } sink { cell: "u_scaler_gray/destx[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/destx[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[12]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[14]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[2]~FF" port: "O_seq" } sink { cell: "LUT__15842" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[2]~FF" port: "cout" } sink { cell: "u_scaler_gray/destx[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/destx[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[13]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[15]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[3]~FF" port: "O_seq" } sink { cell: "LUT__15842" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[3]~FF" port: "cout" } sink { cell: "u_scaler_gray/destx[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/destx[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[14]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[16]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[4]~FF" port: "O_seq" } sink { cell: "LUT__15843" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[4]~FF" port: "cout" } sink { cell: "u_scaler_gray/destx[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/destx[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[15]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[17]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[5]~FF" port: "O_seq" } sink { cell: "LUT__15843" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[5]~FF" port: "cout" } sink { cell: "u_scaler_gray/destx[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/destx[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[16]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[18]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[6]~FF" port: "O_seq" } sink { cell: "LUT__15843" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[6]~FF" port: "cout" } sink { cell: "u_scaler_gray/destx[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/destx[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[17]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[19]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[7]~FF" port: "O_seq" } sink { cell: "LUT__15843" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[7]~FF" port: "cout" } sink { cell: "u_scaler_gray/destx[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/destx[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[18]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[20]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[8]~FF" port: "O_seq" } sink { cell: "LUT__15840" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[8]~FF" port: "cout" } sink { cell: "u_scaler_gray/destx[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/destx[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[19]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[21]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[9]~FF" port: "O_seq" } sink { cell: "LUT__15840" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[9]~FF" port: "cout" } sink { cell: "u_scaler_gray/destx[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/destx[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[20]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[22]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[10]~FF" port: "O_seq" } sink { cell: "LUT__15840" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[10]~FF" port: "cout" } sink { cell: "u_scaler_gray/destx[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/destx[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[21]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[23]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[11]~FF" port: "O_seq" } sink { cell: "LUT__15840" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[11]~FF" port: "cout" } sink { cell: "u_scaler_gray/destx[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[12]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/destx[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[12]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[22]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[12]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[24]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[12]~FF" port: "O_seq" } sink { cell: "LUT__15841" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[12]~FF" port: "cout" } sink { cell: "u_scaler_gray/destx[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[13]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/destx[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[13]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[23]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[13]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[25]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[13]~FF" port: "O_seq" } sink { cell: "LUT__15841" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[13]~FF" port: "cout" } sink { cell: "u_scaler_gray/destx[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[14]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/destx[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[14]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[24]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[14]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[26]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[14]~FF" port: "O_seq" } sink { cell: "LUT__15841" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[14]~FF" port: "cout" } sink { cell: "u_scaler_gray/destx[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[15]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/destx[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[15]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[25]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[15]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[27]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/destx[15]~FF" port: "O_seq" } sink { cell: "LUT__15841" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/desty[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "B[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[1]~FF" port: "O_seq" } sink { cell: "LUT__15851" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[1]~FF" port: "O_seq" } sink { cell: "LUT__15860" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[1]~FF" port: "cout" } sink { cell: "u_scaler_gray/desty[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/desty[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "B[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[2]~FF" port: "O_seq" } sink { cell: "LUT__15850" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[2]~FF" port: "O_seq" } sink { cell: "LUT__15860" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[2]~FF" port: "cout" } sink { cell: "u_scaler_gray/desty[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/desty[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "B[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[3]~FF" port: "O_seq" } sink { cell: "LUT__15848" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[3]~FF" port: "cout" } sink { cell: "u_scaler_gray/desty[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/desty[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "B[4]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[4]~FF" port: "O_seq" } sink { cell: "LUT__15850" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[4]~FF" port: "O_seq" } sink { cell: "LUT__15860" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[4]~FF" port: "cout" } sink { cell: "u_scaler_gray/desty[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/desty[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "B[5]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[5]~FF" port: "O_seq" } sink { cell: "LUT__15848" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[5]~FF" port: "cout" } sink { cell: "u_scaler_gray/desty[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/desty[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "B[6]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[6]~FF" port: "O_seq" } sink { cell: "LUT__15850" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[6]~FF" port: "O_seq" } sink { cell: "LUT__15861" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[6]~FF" port: "cout" } sink { cell: "u_scaler_gray/desty[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/desty[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "B[7]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[7]~FF" port: "O_seq" } sink { cell: "LUT__15848" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[7]~FF" port: "cout" } sink { cell: "u_scaler_gray/desty[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/desty[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "B[8]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[8]~FF" port: "O_seq" } sink { cell: "LUT__15848" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[8]~FF" port: "cout" } sink { cell: "u_scaler_gray/desty[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/desty[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "B[9]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[9]~FF" port: "O_seq" } sink { cell: "LUT__15850" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[9]~FF" port: "O_seq" } sink { cell: "LUT__15861" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[9]~FF" port: "cout" } sink { cell: "u_scaler_gray/desty[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/desty[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "B[10]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[10]~FF" port: "O_seq" } sink { cell: "LUT__15849" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[10]~FF" port: "cout" } sink { cell: "u_scaler_gray/desty[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/desty[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "B[11]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[11]~FF" port: "O_seq" } sink { cell: "LUT__15849" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[11]~FF" port: "cout" } sink { cell: "u_scaler_gray/desty[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[12]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/desty[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[12]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "B[12]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[12]~FF" port: "O_seq" } sink { cell: "LUT__15847" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[12]~FF" port: "cout" } sink { cell: "u_scaler_gray/desty[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[13]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/desty[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[13]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "B[13]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[13]~FF" port: "O_seq" } sink { cell: "LUT__15847" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[13]~FF" port: "cout" } sink { cell: "u_scaler_gray/desty[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[14]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/desty[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[14]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "B[14]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[14]~FF" port: "O_seq" } sink { cell: "LUT__15847" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[14]~FF" port: "cout" } sink { cell: "u_scaler_gray/desty[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[15]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/desty[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[15]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "B[15]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/desty[15]~FF" port: "O_seq" } sink { cell: "LUT__15847" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[8]~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[8]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[8]~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[8]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[8]~FF" port: "O_seq" } sink { cell: "LUT__16389" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[9]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[9]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[8]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[9]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[9]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[8]~FF" port: "O_seq" } sink { cell: "LUT__15868" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[8]~FF" port: "O_seq" } sink { cell: "LUT__15878" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[8]~FF" port: "O_seq" } sink { cell: "LUT__15893" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[8]~FF" port: "O_seq" } sink { cell: "LUT__15900" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[9]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[10]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[11]~FF" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[9]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[11]~FF" port: "I[1]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[8]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[9]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[10]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[11]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[9]~FF" port: "I[1]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[11]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[0]~FF" port: "O_seq" } sink { cell: "LUT__15625" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[0]~FF" port: "O_seq" } sink { cell: "LUT__15636" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[0]~FF" port: "O_seq" } sink { cell: "LUT__15637" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[0]~FF" port: "O_seq" } sink { cell: "LUT__15893" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[0]~FF" port: "O_seq" } sink { cell: "LUT__15900" port: "I[3]" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[9]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[9]~FF" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[9]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[9]~FF" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[9]~FF" port: "O_seq" } sink { cell: "LUT__15868" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[9]~FF" port: "O_seq" } sink { cell: "LUT__15878" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[9]~FF" port: "O_seq" } sink { cell: "LUT__15893" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[9]~FF" port: "O_seq" } sink { cell: "LUT__15900" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[9]~FF" port: "O_seq" } sink { cell: "LUT__16390" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__15878" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[10]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15878" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[11]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15878" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[10]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15878" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[11]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[10]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[11]~FF" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[10]~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[11]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[10]~FF" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[11]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[10]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[11]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[10]~FF" port: "O_seq" } sink { cell: "LUT__15868" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[10]~FF" port: "O_seq" } sink { cell: "LUT__16391" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[11]~FF" port: "I[3]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[11]~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[11]~FF" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[11]~FF" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[11]~FF" port: "O_seq" } sink { cell: "LUT__15868" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb00[11]~FF" port: "O_seq" } sink { cell: "LUT__16392" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[1]~FF" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[2]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[3]~FF" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[1]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[1]~FF" port: "O_seq" } sink { cell: "LUT__15865" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[1]~FF" port: "O_seq" } sink { cell: "LUT__16395" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[2]~FF" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[3]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[2]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[2]~FF" port: "O_seq" } sink { cell: "LUT__15865" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[2]~FF" port: "O_seq" } sink { cell: "LUT__16396" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[3]~FF" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[3]~FF" port: "O_seq" } sink { cell: "LUT__15865" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[3]~FF" port: "O_seq" } sink { cell: "LUT__16397" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[4]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[4]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[4]~FF" port: "O_seq" } sink { cell: "LUT__15864" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[4]~FF" port: "O_seq" } sink { cell: "LUT__15886" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15884" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[4]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15884" port: "O" } sink { cell: "LUT__15886" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[4]~FF" port: "O_seq" } sink { cell: "LUT__16398" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[5]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[6]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[7]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[5]~FF" port: "O_seq" } sink { cell: "LUT__15864" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15886" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15886" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[6]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15886" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[7]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[5]~FF" port: "O_seq" } sink { cell: "LUT__16399" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[6]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[7]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[6]~FF" port: "O_seq" } sink { cell: "LUT__15864" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[6]~FF" port: "O_seq" } sink { cell: "LUT__16400" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[7]~FF" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[7]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[7]~FF" port: "O_seq" } sink { cell: "LUT__15864" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[7]~FF" port: "O_seq" } sink { cell: "LUT__16401" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[8]~FF" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[8]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[8]~FF" port: "O_seq" } sink { cell: "LUT__16402" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15890" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[9]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15890" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[8]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15890" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[9]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[9]~FF" port: "O_seq" } sink { cell: "LUT__16403" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15893" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[10]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15893" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[11]~FF" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[10]~FF" port: "O_seq" } sink { cell: "LUT__16404" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb01[11]~FF" port: "O_seq" } sink { cell: "LUT__16405" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[1]~FF" port: "O_seq" } sink { cell: "LUT__16382" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[2]~FF" port: "O_seq" } sink { cell: "LUT__16383" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[3]~FF" port: "O_seq" } sink { cell: "LUT__16384" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[4]~FF" port: "O_seq" } sink { cell: "LUT__16385" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[5]~FF" port: "O_seq" } sink { cell: "LUT__16386" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[6]~FF" port: "O_seq" } sink { cell: "LUT__16387" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[7]~FF" port: "O_seq" } sink { cell: "LUT__16388" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[8]~FF" port: "O_seq" } sink { cell: "LUT__16406" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[9]~FF" port: "O_seq" } sink { cell: "LUT__16407" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[10]~FF" port: "O_seq" } sink { cell: "LUT__16408" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb10[11]~FF" port: "O_seq" } sink { cell: "LUT__16409" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[8]~FF" port: "O_seq" } sink { cell: "LUT__16410" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[9]~FF" port: "O_seq" } sink { cell: "LUT__16411" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15900" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[10]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15900" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[11]~FF" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[10]~FF" port: "O_seq" } sink { cell: "LUT__16412" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/r_addrb11[11]~FF" port: "O_seq" } sink { cell: "LUT__16413" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[4]~FF" port: "I[1]" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "RCLKE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "RCLKE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "RCLKE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "RCLKE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "RCLKE" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "RCLKE" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "RCLKE" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "RCLKE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "RCLKE" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "RCLKE" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "RCLKE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "RCLKE" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "RCLKE" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "RCLKE" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "RCLKE" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "RCLKE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "RCLKE" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "RCLKE" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "RCLKE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "RCLKE" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "RCLKE" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "RCLKE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "RCLKE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "RCLKE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "RCLKE" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "RCLKE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "RCLKE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "RCLKE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "RCLKE" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "RCLKE" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "RCLKE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "RCLKE" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/scaler_valid_d[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/tvalid~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_scaler_gray/tvalid~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[0]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__15822" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[1]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__15822" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[2]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__15822" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[3]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__15823" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[4]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__15823" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[5]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__15823" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[6]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__15823" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[7]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__15822" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[8]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__15824" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[9]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__15826" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[10]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__15826" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[11]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[12]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__15825" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[12]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[13]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__15825" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[13]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[14]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__15825" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[14]~FF" port: "cout" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[15]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/w_row_pixel_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__15825" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15820" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15820" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[2]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15820" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[3]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15820" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[4]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15820" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[5]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15820" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[6]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15820" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[7]~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__15820" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[8]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15820" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[9]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15820" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[10]~FF" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__15820" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[11]~FF" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__15820" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[12]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15820" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[13]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15820" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[14]~FF" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__15820" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[15]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15820" port: "O" } sink { cell: "LUT__15821" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i2" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[1]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/add_12/i2" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__15816" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__15819" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i3" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/add_12/i3" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__15816" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__15818" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i4" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/add_12/i4" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__15813" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i5" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[4]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/add_12/i5" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__15816" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__15818" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i6" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/add_12/i6" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__15813" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i7" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/add_12/i7" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__15815" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__15818" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i8" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/add_12/i8" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__15813" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i9" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[8]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/add_12/i9" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__15813" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i10" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[9]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/add_12/i10" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__15815" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__15818" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i11" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/add_12/i11" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__15814" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i12" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[11]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/add_12/i12" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__15814" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i13" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[12]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[12]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/add_12/i13" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__15812" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i14" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[13]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[13]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/add_12/i14" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__15812" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i15" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[14]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[14]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/add_12/i15" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__15812" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i16" port: "O" } sink { cell: "u_scaler_gray/vs_cnt[15]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[15]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/add_12/i16" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/vs_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__15812" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[0]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[0]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[1]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[0]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i1" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i1" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[0]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[0]~FF" port: "I[2]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[1]~FF" port: "I[2]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[2]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[3]~FF" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[4]~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[5]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[6]~FF" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[7]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[8]~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[9]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[10]~FF" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[11]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/srcy_int[0]~FF" port: "I[2]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/srcy_int[1]~FF" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/srcy_int[2]~FF" port: "I[2]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/srcy_int[3]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/srcy_int[4]~FF" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/srcy_int[5]~FF" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/srcy_int[6]~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/srcy_int[7]~FF" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/srcy_int[8]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/srcy_int[9]~FF" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/srcy_int[10]~FF" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/srcy_int[11]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/srcy_int[12]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/srcy_int[13]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/srcy_int[14]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__15929" port: "O" } sink { cell: "u_scaler_gray/srcy_int[15]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[0]~FF" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "B[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "B[0]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[9]~FF" port: "I[0]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_ALEN_0[5]" port: "outpad" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_ALEN_0[4]" port: "outpad" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_ALEN_0[3]" port: "outpad" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_ALEN_0[2]" port: "outpad" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_ALEN_0[1]" port: "outpad" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_ALEN_0[0]" port: "outpad" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_ASIZE_0[2]" port: "outpad" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_ABURST_0[0]" port: "outpad" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[15]" port: "outpad" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[14]" port: "outpad" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[13]" port: "outpad" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[12]" port: "outpad" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[11]" port: "outpad" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[10]" port: "outpad" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[9]" port: "outpad" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[8]" port: "outpad" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[7]" port: "outpad" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[6]" port: "outpad" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[5]" port: "outpad" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[4]" port: "outpad" } delay_max: 853 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[3]" port: "outpad" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[2]" port: "outpad" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[1]" port: "outpad" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "DdrCtrl_WSTRB_0[0]" port: "outpad" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "DdrCtrl_ASIZE_0[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i10" port: "I[1]" } delay_max: 1320 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[10]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[10]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i11" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[11]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i12" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i12" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[11]~FF" port: "O_seq" } sink { cell: "LUT__15936" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[11]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[12]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[12]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[12]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i13" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[12]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i13" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[12]~FF" port: "O_seq" } sink { cell: "LUT__15931" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[12]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[13]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[13]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[13]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i14" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[13]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i14" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[13]~FF" port: "O_seq" } sink { cell: "LUT__15931" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[13]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[14]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[14]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[14]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i15" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[14]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i15" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[14]~FF" port: "O_seq" } sink { cell: "LUT__15931" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[14]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[15]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[15]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[15]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i16" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[15]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i16" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[15]~FF" port: "O_seq" } sink { cell: "LUT__15931" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[15]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[16]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[16]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[16]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[16]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i17" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[16]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i17" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[16]~FF" port: "O_seq" } sink { cell: "LUT__15933" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[16]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[17]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[17]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[17]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[17]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i18" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[17]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i18" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[17]~FF" port: "O_seq" } sink { cell: "LUT__15933" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[17]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[18]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[18]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[18]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[18]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i19" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[18]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i19" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[18]~FF" port: "O_seq" } sink { cell: "LUT__15936" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[18]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[19]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[19]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[19]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[19]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i20" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[19]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i20" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[19]~FF" port: "O_seq" } sink { cell: "LUT__15933" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[19]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[20]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[20]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[20]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[20]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i21" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[20]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i21" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[20]~FF" port: "O_seq" } sink { cell: "LUT__15934" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[20]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[21]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[21]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[21]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[21]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i22" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[21]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i22" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[21]~FF" port: "O_seq" } sink { cell: "LUT__15934" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[21]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[22]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[22]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[22]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[22]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i23" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[22]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i23" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[22]~FF" port: "O_seq" } sink { cell: "LUT__15934" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[22]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[23]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[23]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[23]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[23]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i24" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[23]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i24" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[23]~FF" port: "O_seq" } sink { cell: "LUT__15934" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[23]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[24]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[24]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[24]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[24]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i25" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[24]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i25" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[24]~FF" port: "O_seq" } sink { cell: "LUT__15932" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[24]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[25]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[25]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[25]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[25]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i26" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[25]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i26" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[25]~FF" port: "O_seq" } sink { cell: "LUT__15932" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[25]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[26]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[26]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[26]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[26]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i27" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[26]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i27" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[26]~FF" port: "O_seq" } sink { cell: "LUT__15932" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[26]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[27]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[27]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[27]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[27]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i28" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[27]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i28" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[27]~FF" port: "O_seq" } sink { cell: "LUT__15933" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[1]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[1]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[1]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i2" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[1]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[2]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[2]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i3" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[2]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[3]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[3]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[3]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i4" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[3]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[4]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[4]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[4]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i5" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[4]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[5]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[5]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[5]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i6" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[5]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[6]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[6]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[6]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i7" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[6]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[7]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[7]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[7]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i8" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[7]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[8]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[8]~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[8]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i9" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[8]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[9]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[9]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[9]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i10" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[9]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[10]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[10]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i11" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[10]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[11]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[11]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i12" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i12" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[11]~FF" port: "O_seq" } sink { cell: "LUT__15929" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[11]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[12]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[12]~FF" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[12]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i13" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[12]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i13" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[12]~FF" port: "O_seq" } sink { cell: "LUT__15924" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[12]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[13]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[13]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[13]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i14" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[13]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i14" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[13]~FF" port: "O_seq" } sink { cell: "LUT__15924" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[13]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[14]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[14]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[14]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i15" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[14]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i15" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[14]~FF" port: "O_seq" } sink { cell: "LUT__15924" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[14]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[15]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[15]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[15]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i16" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[15]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i16" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[15]~FF" port: "O_seq" } sink { cell: "LUT__15924" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[15]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[16]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[16]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[16]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[16]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i17" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[16]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i17" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[16]~FF" port: "O_seq" } sink { cell: "LUT__15926" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[16]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[17]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[17]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[17]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[17]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i18" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[17]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i18" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[17]~FF" port: "O_seq" } sink { cell: "LUT__15926" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[17]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[18]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[18]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[18]~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[18]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i19" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[18]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i19" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[18]~FF" port: "O_seq" } sink { cell: "LUT__15929" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[18]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[19]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[19]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[19]~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[19]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i20" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[19]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i20" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[19]~FF" port: "O_seq" } sink { cell: "LUT__15926" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[19]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[20]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[20]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[20]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[20]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i21" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[20]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i21" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[20]~FF" port: "O_seq" } sink { cell: "LUT__15927" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[20]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[21]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[21]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[21]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[21]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i22" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[21]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i22" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[21]~FF" port: "O_seq" } sink { cell: "LUT__15927" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[21]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[22]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[22]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[22]~FF" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[22]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i23" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[22]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i23" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[22]~FF" port: "O_seq" } sink { cell: "LUT__15927" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[22]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[23]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[23]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[23]~FF" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[23]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i24" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[23]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i24" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[23]~FF" port: "O_seq" } sink { cell: "LUT__15927" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[23]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[24]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[24]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[24]~FF" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[24]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i25" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[24]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i25" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[24]~FF" port: "O_seq" } sink { cell: "LUT__15925" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[24]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[25]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[25]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[25]~FF" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[25]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i26" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[25]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i26" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[25]~FF" port: "O_seq" } sink { cell: "LUT__15925" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[25]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[26]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[26]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[26]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[26]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i27" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[26]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i27" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[26]~FF" port: "O_seq" } sink { cell: "LUT__15925" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[26]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[27]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/mult_5_pp_0x0" port: "O[27]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[27]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[27]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i28" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[27]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i28" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcy_location[27]~FF" port: "O_seq" } sink { cell: "LUT__15926" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i10" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[9]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__15936" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[9]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15936" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[10]~FF" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__15936" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[11]~FF" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__15936" port: "O" } sink { cell: "u_scaler_gray/srcx_int[0]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15936" port: "O" } sink { cell: "u_scaler_gray/srcx_int[1]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15936" port: "O" } sink { cell: "u_scaler_gray/srcx_int[2]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15936" port: "O" } sink { cell: "u_scaler_gray/srcx_int[3]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15936" port: "O" } sink { cell: "u_scaler_gray/srcx_int[4]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15936" port: "O" } sink { cell: "u_scaler_gray/srcx_int[5]~FF" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__15936" port: "O" } sink { cell: "u_scaler_gray/srcx_int[6]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15936" port: "O" } sink { cell: "u_scaler_gray/srcx_int[7]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15936" port: "O" } sink { cell: "u_scaler_gray/srcx_int[8]~FF" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__15936" port: "O" } sink { cell: "u_scaler_gray/srcx_int[9]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15936" port: "O" } sink { cell: "u_scaler_gray/srcx_int[10]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15936" port: "O" } sink { cell: "u_scaler_gray/srcx_int[11]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15936" port: "O" } sink { cell: "u_scaler_gray/srcx_int[12]~FF" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__15936" port: "O" } sink { cell: "u_scaler_gray/srcx_int[13]~FF" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__15936" port: "O" } sink { cell: "u_scaler_gray/srcx_int[14]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15936" port: "O" } sink { cell: "u_scaler_gray/srcx_int[15]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[9]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "A[9]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "A[9]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i11" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[10]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[10]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "A[10]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "A[10]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i12" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[11]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i12" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[11]~FF" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[11]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "A[11]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcx_fix[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "A[11]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i13" port: "O" } sink { cell: "u_scaler_gray/srcx_int[0]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i13" port: "O" } sink { cell: "u_scaler_gray/srcx_int[0]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i14" port: "O" } sink { cell: "u_scaler_gray/srcx_int[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i14" port: "O" } sink { cell: "u_scaler_gray/srcx_int[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i15" port: "O" } sink { cell: "u_scaler_gray/srcx_int[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i15" port: "O" } sink { cell: "u_scaler_gray/srcx_int[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i16" port: "O" } sink { cell: "u_scaler_gray/srcx_int[3]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i16" port: "O" } sink { cell: "u_scaler_gray/srcx_int[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i17" port: "O" } sink { cell: "u_scaler_gray/srcx_int[4]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i17" port: "O" } sink { cell: "u_scaler_gray/srcx_int[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i18" port: "O" } sink { cell: "u_scaler_gray/srcx_int[5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i18" port: "O" } sink { cell: "u_scaler_gray/srcx_int[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i19" port: "O" } sink { cell: "u_scaler_gray/srcx_int[6]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i19" port: "O" } sink { cell: "u_scaler_gray/srcx_int[6]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i20" port: "O" } sink { cell: "u_scaler_gray/srcx_int[7]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i20" port: "O" } sink { cell: "u_scaler_gray/srcx_int[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i21" port: "O" } sink { cell: "u_scaler_gray/srcx_int[8]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i21" port: "O" } sink { cell: "u_scaler_gray/srcx_int[8]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i22" port: "O" } sink { cell: "u_scaler_gray/srcx_int[9]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i22" port: "O" } sink { cell: "u_scaler_gray/srcx_int[9]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i23" port: "O" } sink { cell: "u_scaler_gray/srcx_int[10]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i23" port: "O" } sink { cell: "u_scaler_gray/srcx_int[10]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i24" port: "O" } sink { cell: "u_scaler_gray/srcx_int[11]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i24" port: "O" } sink { cell: "u_scaler_gray/srcx_int[11]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i25" port: "O" } sink { cell: "u_scaler_gray/srcx_int[12]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i25" port: "O" } sink { cell: "u_scaler_gray/srcx_int[12]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[12]~FF" port: "O_seq" } sink { cell: "LUT__15867" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i26" port: "O" } sink { cell: "u_scaler_gray/srcx_int[13]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i26" port: "O" } sink { cell: "u_scaler_gray/srcx_int[13]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[13]~FF" port: "O_seq" } sink { cell: "LUT__15867" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i27" port: "O" } sink { cell: "u_scaler_gray/srcx_int[14]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i27" port: "O" } sink { cell: "u_scaler_gray/srcx_int[14]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[14]~FF" port: "O_seq" } sink { cell: "LUT__15867" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i28" port: "O" } sink { cell: "u_scaler_gray/srcx_int[15]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i28" port: "O" } sink { cell: "u_scaler_gray/srcx_int[15]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcx_int[15]~FF" port: "O_seq" } sink { cell: "LUT__15867" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i2" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[1]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[1]~FF" port: "I[1]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "B[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "B[1]" } delay_max: 1289 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i3" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[2]~FF" port: "I[1]" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "B[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "B[2]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i4" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[3]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[3]~FF" port: "I[1]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "B[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "B[3]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i5" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[4]~FF" port: "I[1]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "B[4]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "B[4]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i6" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[5]~FF" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "B[5]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "B[5]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i7" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[6]~FF" port: "I[1]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "B[6]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "B[6]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i8" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[7]~FF" port: "I[1]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "B[7]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "B[7]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i9" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[8]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[8]~FF" port: "I[1]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "B[8]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "B[8]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i10" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[9]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[9]~FF" port: "I[1]" } delay_max: 1424 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "B[9]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "B[9]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i11" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[10]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[10]~FF" port: "I[1]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "B[10]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "B[10]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i12" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[11]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i12" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[11]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[11]~FF" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "B[11]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/srcy_fix[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "B[11]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i13" port: "O" } sink { cell: "u_scaler_gray/srcy_int[0]~FF" port: "I[0]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i13" port: "O" } sink { cell: "u_scaler_gray/srcy_int[0]~FF" port: "I[1]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i14" port: "O" } sink { cell: "u_scaler_gray/srcy_int[1]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i14" port: "O" } sink { cell: "u_scaler_gray/srcy_int[1]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[1]~FF" port: "O_seq" } sink { cell: "LUT__15625" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[1]~FF" port: "O_seq" } sink { cell: "LUT__15634" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[1]~FF" port: "O_seq" } sink { cell: "LUT__15636" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[1]~FF" port: "O_seq" } sink { cell: "LUT__15637" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i15" port: "O" } sink { cell: "u_scaler_gray/srcy_int[2]~FF" port: "I[0]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i15" port: "O" } sink { cell: "u_scaler_gray/srcy_int[2]~FF" port: "I[1]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[2]~FF" port: "O_seq" } sink { cell: "LUT__15625" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[2]~FF" port: "O_seq" } sink { cell: "LUT__15634" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[2]~FF" port: "O_seq" } sink { cell: "LUT__15639" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i16" port: "O" } sink { cell: "u_scaler_gray/srcy_int[3]~FF" port: "I[0]" } delay_max: 1229 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i16" port: "O" } sink { cell: "u_scaler_gray/srcy_int[3]~FF" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[3]~FF" port: "O_seq" } sink { cell: "LUT__15625" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[3]~FF" port: "O_seq" } sink { cell: "LUT__15635" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[3]~FF" port: "O_seq" } sink { cell: "LUT__15638" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i17" port: "O" } sink { cell: "u_scaler_gray/srcy_int[4]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i17" port: "O" } sink { cell: "u_scaler_gray/srcy_int[4]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[4]~FF" port: "O_seq" } sink { cell: "LUT__15627" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[4]~FF" port: "O_seq" } sink { cell: "LUT__15629" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[4]~FF" port: "O_seq" } sink { cell: "LUT__15631" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[4]~FF" port: "O_seq" } sink { cell: "LUT__15644" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[4]~FF" port: "O_seq" } sink { cell: "LUT__15837" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i18" port: "O" } sink { cell: "u_scaler_gray/srcy_int[5]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i18" port: "O" } sink { cell: "u_scaler_gray/srcy_int[5]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[5]~FF" port: "O_seq" } sink { cell: "LUT__15626" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[5]~FF" port: "O_seq" } sink { cell: "LUT__15629" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[5]~FF" port: "O_seq" } sink { cell: "LUT__15632" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[5]~FF" port: "O_seq" } sink { cell: "LUT__15644" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[5]~FF" port: "O_seq" } sink { cell: "LUT__15837" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i19" port: "O" } sink { cell: "u_scaler_gray/srcy_int[6]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i19" port: "O" } sink { cell: "u_scaler_gray/srcy_int[6]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[6]~FF" port: "O_seq" } sink { cell: "LUT__15628" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[6]~FF" port: "O_seq" } sink { cell: "LUT__15642" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[6]~FF" port: "O_seq" } sink { cell: "LUT__15645" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[6]~FF" port: "O_seq" } sink { cell: "LUT__15651" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[6]~FF" port: "O_seq" } sink { cell: "LUT__15654" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[6]~FF" port: "O_seq" } sink { cell: "LUT__15837" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i20" port: "O" } sink { cell: "u_scaler_gray/srcy_int[7]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i20" port: "O" } sink { cell: "u_scaler_gray/srcy_int[7]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[7]~FF" port: "O_seq" } sink { cell: "LUT__15643" port: "I[1]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[7]~FF" port: "O_seq" } sink { cell: "LUT__15645" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[7]~FF" port: "O_seq" } sink { cell: "LUT__15648" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[7]~FF" port: "O_seq" } sink { cell: "LUT__15651" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[7]~FF" port: "O_seq" } sink { cell: "LUT__15654" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[7]~FF" port: "O_seq" } sink { cell: "LUT__15837" port: "I[3]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i21" port: "O" } sink { cell: "u_scaler_gray/srcy_int[8]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i21" port: "O" } sink { cell: "u_scaler_gray/srcy_int[8]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[8]~FF" port: "O_seq" } sink { cell: "LUT__15647" port: "I[2]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[8]~FF" port: "O_seq" } sink { cell: "LUT__15650" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[8]~FF" port: "O_seq" } sink { cell: "LUT__15653" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[8]~FF" port: "O_seq" } sink { cell: "LUT__15654" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[8]~FF" port: "O_seq" } sink { cell: "LUT__15836" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i22" port: "O" } sink { cell: "u_scaler_gray/srcy_int[9]~FF" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i22" port: "O" } sink { cell: "u_scaler_gray/srcy_int[9]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[9]~FF" port: "O_seq" } sink { cell: "LUT__15646" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[9]~FF" port: "O_seq" } sink { cell: "LUT__15650" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[9]~FF" port: "O_seq" } sink { cell: "LUT__15655" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[9]~FF" port: "O_seq" } sink { cell: "LUT__15836" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i23" port: "O" } sink { cell: "u_scaler_gray/srcy_int[10]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i23" port: "O" } sink { cell: "u_scaler_gray/srcy_int[10]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[10]~FF" port: "O_seq" } sink { cell: "LUT__15652" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[10]~FF" port: "O_seq" } sink { cell: "LUT__15657" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[10]~FF" port: "O_seq" } sink { cell: "LUT__15658" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[10]~FF" port: "O_seq" } sink { cell: "LUT__15836" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i24" port: "O" } sink { cell: "u_scaler_gray/srcy_int[11]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i24" port: "O" } sink { cell: "u_scaler_gray/srcy_int[11]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[11]~FF" port: "O_seq" } sink { cell: "LUT__15657" port: "I[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[11]~FF" port: "O_seq" } sink { cell: "LUT__15658" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[11]~FF" port: "O_seq" } sink { cell: "LUT__15836" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i25" port: "O" } sink { cell: "u_scaler_gray/srcy_int[12]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i25" port: "O" } sink { cell: "u_scaler_gray/srcy_int[12]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[12]~FF" port: "O_seq" } sink { cell: "LUT__15660" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[12]~FF" port: "O_seq" } sink { cell: "LUT__15663" port: "I[1]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[12]~FF" port: "O_seq" } sink { cell: "LUT__15666" port: "I[0]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[12]~FF" port: "O_seq" } sink { cell: "LUT__15669" port: "I[0]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[12]~FF" port: "O_seq" } sink { cell: "LUT__15835" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i26" port: "O" } sink { cell: "u_scaler_gray/srcy_int[13]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i26" port: "O" } sink { cell: "u_scaler_gray/srcy_int[13]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[13]~FF" port: "O_seq" } sink { cell: "LUT__15662" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[13]~FF" port: "O_seq" } sink { cell: "LUT__15666" port: "I[1]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[13]~FF" port: "O_seq" } sink { cell: "LUT__15670" port: "I[0]" } delay_max: 1229 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[13]~FF" port: "O_seq" } sink { cell: "LUT__15835" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i27" port: "O" } sink { cell: "u_scaler_gray/srcy_int[14]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i27" port: "O" } sink { cell: "u_scaler_gray/srcy_int[14]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[14]~FF" port: "O_seq" } sink { cell: "LUT__15668" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[14]~FF" port: "O_seq" } sink { cell: "LUT__15672" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[14]~FF" port: "O_seq" } sink { cell: "LUT__15835" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i28" port: "O" } sink { cell: "u_scaler_gray/srcy_int[15]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i28" port: "O" } sink { cell: "u_scaler_gray/srcy_int[15]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[15]~FF" port: "O_seq" } sink { cell: "LUT__15667" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[15]~FF" port: "O_seq" } sink { cell: "LUT__15673" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_scaler_gray/srcy_int[15]~FF" port: "O_seq" } sink { cell: "LUT__15835" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[12]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[13]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[14]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[15]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[16]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[16]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[17]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[17]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[18]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[18]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[19]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[19]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[20]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[20]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[21]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[21]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[22]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[22]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[23]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[23]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[24]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[24]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[25]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[25]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[26]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[26]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[27]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "B[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "B[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "A[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "A[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "A[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "A[3]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "A[4]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "A[5]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "A[6]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "A[7]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "A[8]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "A[0]" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "A[1]" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "A[2]" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "A[3]" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "A[4]" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "A[5]" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "A[6]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "A[7]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "A[8]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "B[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "B[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "B[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "B[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "B[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "B[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "B[4]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "B[4]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "B[5]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "B[5]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "B[6]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "B[6]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "B[7]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "B[7]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "B[8]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "B[8]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "B[9]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "B[9]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "B[10]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "B[10]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "B[11]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcy_fix[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "B[11]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "A[9]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "A[9]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "A[10]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "A[10]" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "A[11]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/comp_srcx_fix[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "A[11]" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "O[0]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[0]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "O[0]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[0]~FF" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i1" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[0]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[1]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "O[0]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[0]~FF" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "O[0]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i1" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[0]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[1]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[12]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[0]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[12]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i2" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[12]~FF" port: "O_seq" } sink { cell: "LUT__15983" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15986" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[0]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15986" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[1]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15986" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[2]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15986" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[3]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15986" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[4]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15986" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[5]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15986" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[6]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15986" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[7]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15986" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[8]~FF" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__15986" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[9]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[0]~FF" port: "O_seq" } sink { cell: "tdata_o[0]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15988" port: "O" } sink { cell: "tdata_o[0]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15988" port: "O" } sink { cell: "tdata_o[1]~FF" port: "RE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__15988" port: "O" } sink { cell: "tdata_o[2]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15988" port: "O" } sink { cell: "tdata_o[3]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15988" port: "O" } sink { cell: "tdata_o[4]~FF" port: "RE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15988" port: "O" } sink { cell: "tdata_o[5]~FF" port: "RE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15988" port: "O" } sink { cell: "tdata_o[6]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15988" port: "O" } sink { cell: "tdata_o[7]~FF" port: "RE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "tdata_o[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[0]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "O[1]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[1]~FF" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "O[1]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[1]~FF" port: "I[1]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i2" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[1]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "O[2]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[2]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "O[2]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[2]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i3" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[2]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "O[3]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[3]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "O[3]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[3]~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i4" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[3]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "O[4]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[4]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "O[4]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[4]~FF" port: "I[1]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i5" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[4]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "O[5]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[5]~FF" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "O[5]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[5]~FF" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i6" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[5]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "O[6]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[6]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "O[6]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[6]~FF" port: "I[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i7" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[6]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "O[7]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[7]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "O[7]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[7]~FF" port: "I[1]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i8" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[7]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "O[8]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[8]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "O[8]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[8]~FF" port: "I[1]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i9" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[8]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "O[9]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[9]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "O[9]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[9]~FF" port: "I[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i10" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[9]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "O[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[10]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "O[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[10]~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i11" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[10]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "O[11]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[11]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "O[11]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[11]~FF" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[11]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[11]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "O[12]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[12]~FF" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "O[12]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[12]~FF" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[12]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[12]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[12]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "O[13]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[13]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "O[13]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[13]~FF" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[13]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[13]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[13]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "O[14]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[14]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "O[14]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[14]~FF" port: "I[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[14]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[14]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[14]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "O[15]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[15]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "O[15]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[15]~FF" port: "I[1]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[15]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[15]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[15]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[16]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "O[16]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[16]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "O[16]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[16]~FF" port: "I[1]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[16]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[16]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[16]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[17]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "O[17]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[17]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "O[17]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[17]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[17]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[17]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[17]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[18]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "O[18]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[18]~FF" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "O[18]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[18]~FF" port: "I[1]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[18]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[18]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[18]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[19]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "O[19]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[19]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "O[19]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[19]~FF" port: "I[1]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[19]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[19]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[19]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[20]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add0[20]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[20]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "O[1]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[1]~FF" port: "I[0]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "O[1]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[1]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i2" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[1]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "O[2]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[2]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "O[2]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[2]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i3" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[2]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "O[3]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[3]~FF" port: "I[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "O[3]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[3]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[3]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i4" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[3]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "O[4]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[4]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "O[4]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[4]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[4]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i5" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[4]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "O[5]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[5]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "O[5]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[5]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[5]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i6" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[5]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "O[6]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[6]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "O[6]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[6]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[6]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i7" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[6]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "O[7]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[7]~FF" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "O[7]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[7]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[7]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i8" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[7]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "O[8]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[8]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "O[8]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[8]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[8]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i9" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[8]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "O[9]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[9]~FF" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "O[9]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[9]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[9]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i10" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[9]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "O[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[10]~FF" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "O[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[10]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[10]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i11" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[10]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "O[11]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[11]~FF" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "O[11]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[11]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[11]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[11]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[11]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "O[12]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[12]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "O[12]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[12]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[12]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[12]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[12]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "O[13]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[13]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "O[13]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[13]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[13]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[13]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[13]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "O[14]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[14]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "O[14]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[14]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[14]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[14]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[14]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "O[15]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[15]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "O[15]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[15]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[15]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[15]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[15]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[16]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "O[16]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[16]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "O[16]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[16]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[16]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[16]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[16]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[17]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "O[17]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[17]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "O[17]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[17]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[17]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[17]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[17]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[18]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "O[18]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[18]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "O[18]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[18]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[18]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[18]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[18]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[19]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "O[19]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[19]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "O[19]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[19]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[19]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[19]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[19]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[20]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level1_add1[20]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[20]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i11" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[11]~FF" port: "O_seq" } sink { cell: "LUT__15986" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[11]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[12]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[13]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[1]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[13]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i2" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[13]~FF" port: "O_seq" } sink { cell: "LUT__15983" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[13]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[14]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[2]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[14]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i3" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[14]~FF" port: "O_seq" } sink { cell: "LUT__15984" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[14]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[15]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[3]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[15]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i4" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[15]~FF" port: "O_seq" } sink { cell: "LUT__15984" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[15]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[16]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[16]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[4]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[16]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i5" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[16]~FF" port: "O_seq" } sink { cell: "LUT__15984" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[16]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[17]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[17]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[5]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[17]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i6" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[17]~FF" port: "O_seq" } sink { cell: "LUT__15984" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[17]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[18]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[18]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[6]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[18]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i7" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[18]~FF" port: "O_seq" } sink { cell: "LUT__15983" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[18]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[19]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[19]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[7]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[19]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i8" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[19]~FF" port: "O_seq" } sink { cell: "LUT__15983" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[19]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[20]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[20]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[8]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[20]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i9" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[20]~FF" port: "O_seq" } sink { cell: "LUT__15985" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[20]~FF" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[21]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[21]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[9]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[21]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i10" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/level2_add0[21]~FF" port: "O_seq" } sink { cell: "LUT__15985" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i2" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[1]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[1]~FF" port: "O_seq" } sink { cell: "tdata_o[1]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i3" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[2]~FF" port: "O_seq" } sink { cell: "tdata_o[2]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i4" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[3]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[3]~FF" port: "O_seq" } sink { cell: "tdata_o[3]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i5" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[4]~FF" port: "O_seq" } sink { cell: "tdata_o[4]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i6" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[5]~FF" port: "O_seq" } sink { cell: "tdata_o[5]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i7" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[6]~FF" port: "O_seq" } sink { cell: "tdata_o[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i8" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[7]~FF" port: "O_seq" } sink { cell: "tdata_o[7]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i9" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[8]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[8]~FF" port: "O_seq" } sink { cell: "LUT__15988" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i10" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[9]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/round_data[9]~FF" port: "O_seq" } sink { cell: "LUT__15988" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "tdata_o[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "tdata_o[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "tdata_o[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[0]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "tdata_o[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "tdata_o[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[0]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "tdata_o[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "tdata_o[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[1]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[2]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[2]~FF" port: "O_seq" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/tvalid_d[3]~FF" port: "O_seq" } sink { cell: "tvalid_o~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_vsync_dly[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[1]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "lcd_vs~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "lcd_vs~FF" port: "O_seq" } sink { cell: "w_hdmi_txd0[9]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "lcd_vs~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rframe_vsync_dly[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[1]~FF" port: "I[1]" } delay_max: 1446 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_index[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_index[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_index[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_index[0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_index[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_index[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_index[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_index[1]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_index[0]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[24]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_index[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_index[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_index[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_index[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_index[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_index[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_index[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_index[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_index[1]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[25]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__16003" port: "O" } sink { cell: "u_axi4_ctrl/wframe_index[0]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__16003" port: "O" } sink { cell: "u_axi4_ctrl/wframe_index[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16005" port: "O" } sink { cell: "u_axi4_ctrl/rframe_index[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__16005" port: "O" } sink { cell: "u_axi4_ctrl/rframe_index[1]~FF" port: "CE" } delay_max: 844 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rframe_index[0]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[24]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/state[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15140" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15147" port: "I[0]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15149" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__16012" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__16017" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__16020" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__16021" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__16136" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "DdrCtrl_AREADY_0" port: "inpad" } sink { cell: "u_axi4_ctrl/state[0]~FF" port: "I[1]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "DdrCtrl_AREADY_0" port: "inpad" } sink { cell: "u_axi4_ctrl/state[1]~FF" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "DdrCtrl_AREADY_0" port: "inpad" } sink { cell: "LUT__16017" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__16011" port: "O" } sink { cell: "u_axi4_ctrl/state[0]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__16011" port: "O" } sink { cell: "u_axi4_ctrl/state[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16018" port: "O" } sink { cell: "u_axi4_ctrl/state[0]~FF" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__16020" port: "O" } sink { cell: "DdrCtrl_ATYPE_0~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16020" port: "O" } sink { cell: "LUT__16147" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__16022" port: "O" } sink { cell: "DdrCtrl_ATYPE_0~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__16022" port: "O" } sink { cell: "LUT__16147" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "DdrCtrl_ATYPE_0~FF" port: "O_seq" } sink { cell: "DdrCtrl_ATYPE_0" port: "outpad" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "LUT__15141" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "LUT__15144" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16023" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" port: "CE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__16023" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__16023" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__16023" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" port: "CE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__16023" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[4]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__16023" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[5]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__16023" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[6]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16023" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[7]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16023" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[8]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16023" port: "O" } sink { cell: "LUT__16032" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__16023" port: "O" } sink { cell: "LUT__16041" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15147" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[0]~FF" port: "RE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__15147" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15147" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__15147" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__15147" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[4]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15147" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[5]~FF" port: "RE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__15147" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[6]~FF" port: "RE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__15147" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[7]~FF" port: "RE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15147" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[8]~FF" port: "RE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15147" port: "O" } sink { cell: "DdrCtrl_WVALID_0" port: "outpad" } delay_max: 1947 delay_min: 0  }
route { driver { cell: "LUT__15147" port: "O" } sink { cell: "LUT__15148" port: "I[3]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__15147" port: "O" } sink { cell: "LUT__16023" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[3]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[1]~FF" port: "O_seq" } sink { cell: "LUT__16006" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[1]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[0]~FF" port: "O_seq" } sink { cell: "LUT__16006" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[0]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[2]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[3]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[4]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[5]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[6]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[7]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[8]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O" } sink { cell: "LUT__16010" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15149" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[1]~FF" port: "RE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15149" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[0]~FF" port: "RE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15149" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15149" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[2]~FF" port: "RE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15149" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[3]~FF" port: "RE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15149" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[4]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15149" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[5]~FF" port: "RE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15149" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[6]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15149" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[7]~FF" port: "RE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15149" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[8]~FF" port: "RE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15149" port: "O" } sink { cell: "DdrCtrl_RREADY_0" port: "outpad" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "DdrCtrl_RVALID_0" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wenb~FF" port: "O_seq" } sink { cell: "LUT__16067" port: "I[3]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[0]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[0]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[17]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_vsync_dly[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[2]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_vsync_dly[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wframe_vsync_dly[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_vsync_dly[2]~FF" port: "O_seq" } sink { cell: "LUT__16001" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_vsync_dly[2]~FF" port: "O_seq" } sink { cell: "LUT__16003" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_vsync_dly[3]~FF" port: "O_seq" } sink { cell: "LUT__16001" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wframe_vsync_dly[3]~FF" port: "O_seq" } sink { cell: "LUT__16003" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rframe_vsync_dly[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[2]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rframe_vsync_dly[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rframe_vsync_dly[3]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rframe_vsync_dly[2]~FF" port: "O_seq" } sink { cell: "LUT__16005" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rframe_vsync_dly[2]~FF" port: "O_seq" } sink { cell: "LUT__16145" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rframe_vsync_dly[3]~FF" port: "O_seq" } sink { cell: "LUT__16005" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rframe_vsync_dly[3]~FF" port: "O_seq" } sink { cell: "LUT__16145" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "RE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "RE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "RE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "RE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "RE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "RE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "RE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[8]~FF" port: "RE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "RE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "RE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "RE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "RE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[12]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "RE" } delay_max: 844 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "RE" } delay_max: 844 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "RE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[10]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[10]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[10]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[10]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[10]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[10]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[10]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[10]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__16039" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__16039" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "CE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__16039" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__16039" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__16039" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__16039" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__16039" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__16039" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__16039" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__16039" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16039" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16039" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16039" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16039" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__16039" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__16039" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__16039" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WE" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "LUT__16039" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__16039" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "LUT__16039" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WE" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "LUT__16039" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "RE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "RE" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" port: "RE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "RE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "RE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "RE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "RE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "RE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "RE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "RE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[12]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[9]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[9]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[9]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[9]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[9]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[9]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[9]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[9]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[8]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[8]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[8]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[8]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[8]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[8]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[8]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[8]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "CE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "CE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "CE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "CE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[8]~FF" port: "CE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RCLKE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RCLKE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RCLKE" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RCLKE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RCLKE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RCLKE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RCLKE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RCLKE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__16032" port: "O" } sink { cell: "LUT__16041" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16041" port: "O" } sink { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__15577" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__15578" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__15611" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__15739" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__15748" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__15749" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__15750" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__16032" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__16050" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[0]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "LUT__16050" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "O_seq" } sink { cell: "LUT__16050" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "O_seq" } sink { cell: "LUT__16038" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15750" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15750" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15750" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i2" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__16050" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__16050" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i1" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[11]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[11]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[11]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[11]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[11]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[11]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[11]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[11]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[0]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[0]" } delay_max: 1458 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[0]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "LUT__16038" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[1]" } delay_max: 1458 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[1]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "LUT__16035" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[2]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[2]" } delay_max: 1458 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[2]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "LUT__16034" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[3]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[3]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[3]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[3]" } delay_max: 1458 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[3]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "LUT__16036" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[4]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[4]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[4]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[4]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[4]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[4]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[4]" } delay_max: 1458 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[4]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "LUT__16035" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[8]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[5]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[5]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[5]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[5]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[5]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[5]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[5]" } delay_max: 1458 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[5]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "LUT__16038" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[9]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[6]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[6]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[6]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[6]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[6]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[6]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[6]" } delay_max: 1458 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[6]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "O_seq" } sink { cell: "LUT__16033" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[10]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[7]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[7]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[7]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[7]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[7]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[7]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[7]" } delay_max: 1458 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[7]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "O_seq" } sink { cell: "LUT__16036" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/waddr[11]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[12]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FF" port: "O_seq" } sink { cell: "LUT__16033" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[1]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "LUT__15750" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[2]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "LUT__15749" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[3]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "LUT__15748" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[4]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[4]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[4]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[4]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[4]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[4]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[4]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[4]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "LUT__15739" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[5]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[5]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[5]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[5]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[5]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[5]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[5]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[5]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "LUT__15611" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[6]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[6]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[6]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[6]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[6]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[6]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[6]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[6]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "LUT__15578" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i12" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[7]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[7]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[7]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[7]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[7]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[7]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[7]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[7]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "LUT__15577" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i13" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "O_seq" } sink { cell: "LUT__15750" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "O_seq" } sink { cell: "LUT__15749" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "O_seq" } sink { cell: "LUT__15748" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "O_seq" } sink { cell: "LUT__15739" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "O_seq" } sink { cell: "LUT__15611" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "O_seq" } sink { cell: "LUT__15578" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "O_seq" } sink { cell: "LUT__15577" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "O_seq" } sink { cell: "LUT__16035" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "O_seq" } sink { cell: "LUT__16034" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O_seq" } sink { cell: "LUT__16036" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "LUT__16035" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "LUT__16038" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "LUT__16033" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "O_seq" } sink { cell: "LUT__16036" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "O_seq" } sink { cell: "LUT__16033" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i1" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i2" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i3" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i4" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i5" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i6" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i7" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[12]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i8" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i12" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i13" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15749" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15749" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15749" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i3" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15748" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15748" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15748" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i4" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15739" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15739" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15739" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i5" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15611" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15611" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15611" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i6" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15578" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15578" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15578" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i7" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15577" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15577" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15577" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i8" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][11]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][12]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[11]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "RE" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "RE" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "RE" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "RE" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "RE" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "RE" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "RE" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "RE" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "RE" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "RE" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "RE" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "RE" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "RE" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[11]~FF" port: "RE" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[12]~FF" port: "RE" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "RE" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "RE" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "RE" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "RE" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "RE" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "RE" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "RE" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "RE" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[12]~FF" port: "RE" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "RE" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "RE" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "RE" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "RE" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "RE" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "RE" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "RE" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "RE" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "RE" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "RE" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "RE" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "RE" } delay_max: 1271 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "RE" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "RE" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "RE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "RE" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[12]~FF" port: "RE" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[0]" } delay_max: 1423 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[0]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[0]" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[0]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "LUT__16066" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__16067" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__16067" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__16067" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "CE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__16067" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__16067" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__16067" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__16067" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__16067" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__16067" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__16067" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WE" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__16067" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__16067" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WE" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "LUT__16067" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WE" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "LUT__16067" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__16067" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__16067" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WE" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "LUT__16067" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WE" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[0]~FF" port: "RE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "RE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" port: "RE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "RE" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "RE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "RE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "RE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "RE" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "RE" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "RE" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "RE" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[12]~FF" port: "RE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "RE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "RE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "RE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "RE" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[11]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[12]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "CE" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "CE" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "CE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "CE" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "CE" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[12]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RCLKE" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RCLKE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RCLKE" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RCLKE" } delay_max: 1572 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RCLKE" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RCLKE" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RCLKE" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RCLKE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "LUT__16060" port: "O" } sink { cell: "LUT__16092" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16092" port: "O" } sink { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[3]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[3]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "I[2]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[12]~FF" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__16060" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_empty~FF" port: "O_seq" } sink { cell: "LUT__16124" port: "I[2]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[8]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[8]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[8]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[8]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[8]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[8]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[8]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[8]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "O_seq" } sink { cell: "LUT__16057" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i2" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[1]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[1]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[1]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "LUT__16063" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[1]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i3" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[2]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[2]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[2]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "LUT__16062" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[2]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i4" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[3]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[3]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[3]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[3]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[3]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "LUT__16064" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[3]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i5" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[4]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[4]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[4]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[4]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[4]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[4]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[4]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[4]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "LUT__16063" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[4]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i6" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[5]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[5]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[5]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[5]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[5]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[5]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[5]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[5]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "LUT__16066" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[5]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i7" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[6]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[6]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[6]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[6]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[6]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[6]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[6]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[6]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "LUT__16061" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[6]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i8" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WADDR[7]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WADDR[7]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WADDR[7]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WADDR[7]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WADDR[7]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[7]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WADDR[7]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WADDR[7]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "LUT__16064" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/waddr[7]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[8]~FF" port: "O_seq" } sink { cell: "LUT__16061" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[9]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[9]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[9]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[9]" } delay_max: 1572 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[9]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[9]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[9]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[9]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[1]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[10]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[10]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[10]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[10]" } delay_max: 1572 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[10]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[10]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[10]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[10]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[2]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[11]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[11]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[11]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[11]" } delay_max: 1572 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[11]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[11]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[11]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[11]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[3]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[0]" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[0]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[0]" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[0]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[0]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[0]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "LUT__16057" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[4]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[1]" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[1]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[1]" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[1]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[1]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "LUT__16054" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[5]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[2]" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[2]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[2]" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[2]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[2]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[2]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "LUT__16055" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[6]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[3]" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[3]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[3]" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[3]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[3]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[3]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[3]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "LUT__16057" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[7]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[2]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[4]" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[4]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[4]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[4]" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[4]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[4]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[4]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[4]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "LUT__16055" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[8]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[5]" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[5]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[5]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[5]" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[5]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[5]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[5]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[5]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "LUT__16056" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[9]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "I[1]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "I[0]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[6]" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[6]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[6]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[6]" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[6]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[6]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[6]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[6]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "O_seq" } sink { cell: "LUT__16059" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[10]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RADDR[7]" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RADDR[7]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RADDR[7]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RADDR[7]" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RADDR[7]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[7]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RADDR[7]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RADDR[7]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "LUT__16056" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[11]~FF" port: "O_seq" } sink { cell: "LUT__16124" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/raddr[11]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[12]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[12]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[12]~FF" port: "O_seq" } sink { cell: "LUT__16054" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "O_seq" } sink { cell: "LUT__16112" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "O_seq" } sink { cell: "LUT__16112" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "O_seq" } sink { cell: "LUT__16114" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "O_seq" } sink { cell: "LUT__16114" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "O_seq" } sink { cell: "LUT__16116" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "O_seq" } sink { cell: "LUT__16116" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "O_seq" } sink { cell: "LUT__16118" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "O_seq" } sink { cell: "LUT__16118" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "O_seq" } sink { cell: "LUT__16120" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "O_seq" } sink { cell: "LUT__16120" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "O_seq" } sink { cell: "LUT__16122" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "O_seq" } sink { cell: "LUT__16122" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "O_seq" } sink { cell: "LUT__16124" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[12]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "LUT__16066" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i2" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "LUT__16063" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i3" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "LUT__16062" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i4" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "O_seq" } sink { cell: "LUT__16064" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i5" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "O_seq" } sink { cell: "LUT__16063" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i6" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "O_seq" } sink { cell: "LUT__16066" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i7" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "O_seq" } sink { cell: "LUT__16061" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[12]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i8" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "O_seq" } sink { cell: "LUT__16064" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[12]~FF" port: "O_seq" } sink { cell: "LUT__16061" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "O_seq" } sink { cell: "LUT__16054" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "O_seq" } sink { cell: "LUT__16055" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O_seq" } sink { cell: "LUT__16057" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "LUT__16055" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "LUT__16056" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF_frt_32" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF_frt_32" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "LUT__16059" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "O_seq" } sink { cell: "LUT__16056" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "O_seq" } sink { cell: "LUT__16054" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16112" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__16114" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__16116" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16118" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__16120" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__16122" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__16124" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__16124" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[12]~FF" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][12]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[11]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[12]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "O_seq" } sink { cell: "LUT__16093" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "O_seq" } sink { cell: "LUT__16093" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_35" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10" port: "O" } sink { cell: "LUT__15416" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10" port: "O" } sink { cell: "LUT__15419" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15426" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_35" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15426" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28_frt_38" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__15426" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_24" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_35" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_35" port: "O_seq" } sink { cell: "LUT__15442" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_35" port: "O_seq" } sink { cell: "LUT__15448" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_35" port: "O_seq" } sink { cell: "LUT__15472" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_35" port: "O_seq" } sink { cell: "LUT__15473" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_35" port: "O_seq" } sink { cell: "LUT__15477" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rframe_index[1]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[25]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "DdrCtrl_BVALID_0" port: "inpad" } sink { cell: "u_axi4_ctrl/state[1]~FF" port: "I[1]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "DdrCtrl_BVALID_0" port: "inpad" } sink { cell: "LUT__16012" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_BVALID_0" port: "inpad" } sink { cell: "LUT__16140" port: "I[0]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "LUT__16136" port: "O" } sink { cell: "u_axi4_ctrl/state[1]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/state[1]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15140" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15146" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15149" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__16011" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__16018" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__16020" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__16021" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__16138" port: "O" } sink { cell: "u_axi4_ctrl/state[1]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__16021" port: "O" } sink { cell: "u_axi4_ctrl/state[2]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__16021" port: "O" } sink { cell: "DdrCtrl_AADDR_0[10]~FF" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__16021" port: "O" } sink { cell: "DdrCtrl_AADDR_0[11]~FF" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__16021" port: "O" } sink { cell: "DdrCtrl_AADDR_0[12]~FF" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__16021" port: "O" } sink { cell: "DdrCtrl_AADDR_0[13]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__16021" port: "O" } sink { cell: "DdrCtrl_AADDR_0[14]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__16021" port: "O" } sink { cell: "DdrCtrl_AADDR_0[15]~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__16021" port: "O" } sink { cell: "DdrCtrl_AADDR_0[16]~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__16021" port: "O" } sink { cell: "DdrCtrl_AADDR_0[17]~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__16021" port: "O" } sink { cell: "DdrCtrl_AADDR_0[18]~FF" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__16021" port: "O" } sink { cell: "DdrCtrl_AADDR_0[19]~FF" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__16021" port: "O" } sink { cell: "DdrCtrl_AADDR_0[20]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__16021" port: "O" } sink { cell: "DdrCtrl_AADDR_0[21]~FF" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__16021" port: "O" } sink { cell: "DdrCtrl_AADDR_0[22]~FF" port: "I[2]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "LUT__16021" port: "O" } sink { cell: "DdrCtrl_AADDR_0[23]~FF" port: "I[2]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "LUT__16021" port: "O" } sink { cell: "DdrCtrl_AADDR_0[24]~FF" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__16021" port: "O" } sink { cell: "DdrCtrl_AADDR_0[25]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__16021" port: "O" } sink { cell: "LUT__16022" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15140" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15146" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15149" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__16011" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__16018" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__16020" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__16021" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__16136" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__16138" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[11]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[10]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[10]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__16140" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[10]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__16140" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[11]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__16140" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[12]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__16140" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[13]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__16140" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[14]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__16140" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[15]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__16140" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[16]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__16140" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[17]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__16140" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[18]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__16140" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[19]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__16140" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[20]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__16140" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[21]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__16140" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[22]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__16140" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[23]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__16001" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[10]~FF" port: "RE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "LUT__16001" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[11]~FF" port: "RE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__16001" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[12]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__16001" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[13]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__16001" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[14]~FF" port: "RE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__16001" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[15]~FF" port: "RE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__16001" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[16]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__16001" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[17]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__16001" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[18]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__16001" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[19]~FF" port: "RE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__16001" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[20]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__16001" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[21]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__16001" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[22]~FF" port: "RE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__16001" port: "O" } sink { cell: "u_axi4_ctrl/awaddr[23]~FF" port: "RE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[11]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[11]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[11]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[12]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[12]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[12]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[13]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[13]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[13]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[13]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[14]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[14]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[14]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[14]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[15]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[15]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[15]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[16]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[16]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[16]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[16]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[16]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[16]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[17]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[17]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[17]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[17]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[17]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[17]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[18]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[18]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[18]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[18]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[18]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[18]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[19]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[19]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[19]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[19]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[19]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[19]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[20]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[20]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[20]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[20]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[20]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[20]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[21]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[21]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[21]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[21]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[21]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[21]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[22]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[22]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[22]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[22]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[22]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[22]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/awaddr[23]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[23]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/awaddr[23]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/awaddr[23]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[23]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[11]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[10]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[10]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__16010" port: "O" } sink { cell: "u_axi4_ctrl/araddr[10]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16010" port: "O" } sink { cell: "u_axi4_ctrl/araddr[11]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16010" port: "O" } sink { cell: "u_axi4_ctrl/araddr[12]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__16010" port: "O" } sink { cell: "u_axi4_ctrl/araddr[13]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__16010" port: "O" } sink { cell: "u_axi4_ctrl/araddr[14]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__16010" port: "O" } sink { cell: "u_axi4_ctrl/araddr[15]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__16010" port: "O" } sink { cell: "u_axi4_ctrl/araddr[16]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__16010" port: "O" } sink { cell: "u_axi4_ctrl/araddr[17]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__16010" port: "O" } sink { cell: "u_axi4_ctrl/araddr[18]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__16010" port: "O" } sink { cell: "u_axi4_ctrl/araddr[19]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__16010" port: "O" } sink { cell: "u_axi4_ctrl/araddr[20]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__16010" port: "O" } sink { cell: "u_axi4_ctrl/araddr[21]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__16010" port: "O" } sink { cell: "u_axi4_ctrl/araddr[22]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__16010" port: "O" } sink { cell: "u_axi4_ctrl/araddr[23]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__16010" port: "O" } sink { cell: "LUT__16011" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16145" port: "O" } sink { cell: "u_axi4_ctrl/araddr[10]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__16145" port: "O" } sink { cell: "u_axi4_ctrl/araddr[11]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__16145" port: "O" } sink { cell: "u_axi4_ctrl/araddr[12]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__16145" port: "O" } sink { cell: "u_axi4_ctrl/araddr[13]~FF" port: "RE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__16145" port: "O" } sink { cell: "u_axi4_ctrl/araddr[14]~FF" port: "RE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__16145" port: "O" } sink { cell: "u_axi4_ctrl/araddr[15]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__16145" port: "O" } sink { cell: "u_axi4_ctrl/araddr[16]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__16145" port: "O" } sink { cell: "u_axi4_ctrl/araddr[17]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__16145" port: "O" } sink { cell: "u_axi4_ctrl/araddr[18]~FF" port: "RE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__16145" port: "O" } sink { cell: "u_axi4_ctrl/araddr[19]~FF" port: "RE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__16145" port: "O" } sink { cell: "u_axi4_ctrl/araddr[20]~FF" port: "RE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__16145" port: "O" } sink { cell: "u_axi4_ctrl/araddr[21]~FF" port: "RE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__16145" port: "O" } sink { cell: "u_axi4_ctrl/araddr[22]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16145" port: "O" } sink { cell: "u_axi4_ctrl/araddr[23]~FF" port: "RE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[11]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[11]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[11]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[12]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[12]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[12]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[13]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[13]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[13]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[13]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[14]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[14]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[14]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[14]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[15]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[15]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[15]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[16]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[16]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[16]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[16]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[16]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[16]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[17]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[17]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[17]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[17]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[17]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[17]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[18]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[18]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[18]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[18]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[18]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[18]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[19]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[19]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[19]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[19]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[19]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[19]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[20]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[20]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[20]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[20]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[20]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[20]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[21]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[21]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[21]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[21]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[21]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[21]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[22]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[22]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[22]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[22]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[22]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[22]~FF" port: "cout" } sink { cell: "u_axi4_ctrl/araddr[23]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[23]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/araddr[23]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/araddr[23]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[23]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__16147" port: "O" } sink { cell: "DdrCtrl_AADDR_0[10]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__16147" port: "O" } sink { cell: "DdrCtrl_AADDR_0[11]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16147" port: "O" } sink { cell: "DdrCtrl_AADDR_0[12]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16147" port: "O" } sink { cell: "DdrCtrl_AADDR_0[13]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__16147" port: "O" } sink { cell: "DdrCtrl_AADDR_0[14]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__16147" port: "O" } sink { cell: "DdrCtrl_AADDR_0[15]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__16147" port: "O" } sink { cell: "DdrCtrl_AADDR_0[16]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__16147" port: "O" } sink { cell: "DdrCtrl_AADDR_0[17]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__16147" port: "O" } sink { cell: "DdrCtrl_AADDR_0[18]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__16147" port: "O" } sink { cell: "DdrCtrl_AADDR_0[19]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__16147" port: "O" } sink { cell: "DdrCtrl_AADDR_0[20]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__16147" port: "O" } sink { cell: "DdrCtrl_AADDR_0[21]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__16147" port: "O" } sink { cell: "DdrCtrl_AADDR_0[22]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__16147" port: "O" } sink { cell: "DdrCtrl_AADDR_0[23]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__16147" port: "O" } sink { cell: "DdrCtrl_AADDR_0[24]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__16147" port: "O" } sink { cell: "DdrCtrl_AADDR_0[25]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[10]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[10]" port: "outpad" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[11]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[11]" port: "outpad" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[12]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[12]" port: "outpad" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[13]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[13]" port: "outpad" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[14]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[14]" port: "outpad" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[15]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[15]" port: "outpad" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[16]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[16]" port: "outpad" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[17]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[17]" port: "outpad" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[18]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[18]" port: "outpad" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[19]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[19]" port: "outpad" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[20]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[20]" port: "outpad" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[21]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[21]" port: "outpad" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[22]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[22]" port: "outpad" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[23]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[23]" port: "outpad" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[24]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[24]" port: "outpad" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "DdrCtrl_AADDR_0[25]~FF" port: "O_seq" } sink { cell: "DdrCtrl_AADDR_0[25]" port: "outpad" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" port: "O_seq" } sink { cell: "LUT__15141" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[1]~FF" port: "O_seq" } sink { cell: "LUT__15144" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" port: "O_seq" } sink { cell: "LUT__15141" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[2]~FF" port: "O_seq" } sink { cell: "LUT__15143" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" port: "O_seq" } sink { cell: "LUT__15141" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[3]~FF" port: "O_seq" } sink { cell: "LUT__15143" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[5]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[4]~FF" port: "O_seq" } sink { cell: "LUT__15142" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[4]~FF" port: "O_seq" } sink { cell: "LUT__15143" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15141" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[4]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15141" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[5]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15141" port: "O" } sink { cell: "LUT__15142" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[5]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[5]~FF" port: "O_seq" } sink { cell: "LUT__15142" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[5]~FF" port: "O_seq" } sink { cell: "LUT__15143" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[7]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[8]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[6]~FF" port: "O_seq" } sink { cell: "LUT__15145" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15142" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[6]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__15142" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[7]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15142" port: "O" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[8]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15142" port: "O" } sink { cell: "LUT__15145" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[7]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[7]~FF" port: "O_seq" } sink { cell: "LUT__15148" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/wdata_cnt_dly[8]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/wdata_cnt_dly[8]~FF" port: "O_seq" } sink { cell: "LUT__15148" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[3]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[2]~FF" port: "O_seq" } sink { cell: "LUT__16006" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[3]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[3]~FF" port: "O_seq" } sink { cell: "LUT__16006" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[5]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[4]~FF" port: "O_seq" } sink { cell: "LUT__16007" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16006" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[4]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16006" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[5]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16006" port: "O" } sink { cell: "LUT__16007" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[5]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[5]~FF" port: "O_seq" } sink { cell: "LUT__16007" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[7]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[8]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[6]~FF" port: "O_seq" } sink { cell: "LUT__16009" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16007" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[6]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__16007" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[7]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16007" port: "O" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[8]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16007" port: "O" } sink { cell: "LUT__16010" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[7]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[7]~FF" port: "O_seq" } sink { cell: "LUT__16009" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/rdata_cnt_dly[8]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rdata_cnt_dly[8]~FF" port: "O_seq" } sink { cell: "LUT__16009" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[1]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[1]~FF" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[1]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[17]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[2]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[2]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[2]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[17]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[3]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[3]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[3]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[17]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[4]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[4]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[4]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[17]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[5]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[5]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[5]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[17]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[6]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[6]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[6]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[17]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[7]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[7]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[7]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[17]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[8]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[8]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[8]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[16]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[9]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[9]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[9]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[16]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[10]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[10]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[10]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[16]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[11]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[11]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[11]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[16]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[12]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[12]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[12]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[16]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[13]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[13]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[13]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[16]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[14]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[14]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[14]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[16]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[15]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[15]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[15]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[16]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[16]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[16]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[16]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[15]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[17]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[17]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[17]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[15]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[18]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[18]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[18]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[15]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[19]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[19]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[19]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[15]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[20]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[20]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[20]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[15]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[21]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[21]~FF" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[21]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[15]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[22]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[22]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[22]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[15]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[23]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[23]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[23]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[15]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[24]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[24]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[24]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[14]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[25]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[25]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[25]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[14]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[26]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[26]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[26]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[14]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[27]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[27]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[27]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[14]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[28]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[28]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[28]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[14]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[29]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[29]~FF" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[29]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[14]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[30]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[30]~FF" port: "I[1]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[30]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[14]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[31]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[31]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[31]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[14]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[32]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[32]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[32]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[13]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[33]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[33]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[33]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[13]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[34]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[34]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[34]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[13]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[35]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[35]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[35]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[13]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[36]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[36]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[36]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[13]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[37]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[37]~FF" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[37]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[13]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[38]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[38]~FF" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[38]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[13]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[39]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[39]~FF" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[39]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[13]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[40]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[40]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[40]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[12]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[41]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[41]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[41]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[12]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[42]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[42]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[42]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[12]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[43]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[43]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[43]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[12]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[44]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[44]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[44]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[12]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[45]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[45]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[45]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[12]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[46]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[46]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[46]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[12]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[47]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[47]~FF" port: "I[1]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[47]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[12]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[48]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[48]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[48]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[11]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[49]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[49]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[49]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[11]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[50]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[50]~FF" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[50]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[11]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[51]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[51]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[51]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[11]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[52]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[52]~FF" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[52]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[11]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[53]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[53]~FF" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[53]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[11]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[54]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[54]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[54]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[11]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[55]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[55]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[55]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[11]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[56]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[56]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[56]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[10]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[57]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[57]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[57]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[10]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[58]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[58]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[58]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[10]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[59]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[59]~FF" port: "I[1]" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[59]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[10]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[60]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[60]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[60]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[10]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[61]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[61]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[61]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[10]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[62]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[62]~FF" port: "I[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[62]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[10]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[63]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[63]~FF" port: "I[1]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[63]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[10]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[64]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[64]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[64]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[7]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[65]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[65]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[65]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[7]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[66]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[66]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[66]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[7]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[67]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[67]~FF" port: "I[1]" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[67]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[7]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[68]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[68]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[68]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[7]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[69]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[69]~FF" port: "I[1]" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[69]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[7]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[70]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[70]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[70]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[7]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[71]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[71]~FF" port: "I[1]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[71]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[7]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[72]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[72]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[72]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[6]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[73]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[73]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[73]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[6]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[74]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[74]~FF" port: "I[1]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[74]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[6]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[75]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[75]~FF" port: "I[1]" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[75]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[6]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[76]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[76]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[76]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[6]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[77]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[77]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[77]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[6]" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[78]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[78]~FF" port: "I[1]" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[78]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[6]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[79]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[79]~FF" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[79]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[6]" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[80]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[80]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[80]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[5]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[81]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[81]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[81]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[5]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[82]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[82]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[82]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[5]" } delay_max: 1429 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[83]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[83]~FF" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[83]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[5]" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[84]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[84]~FF" port: "I[1]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[84]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[5]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[85]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[85]~FF" port: "I[1]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[85]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[5]" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[86]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[86]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[86]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[5]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[87]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[87]~FF" port: "I[1]" } delay_max: 1946 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[87]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[5]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[88]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[88]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[88]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[4]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[89]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[89]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[89]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[4]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[90]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[90]~FF" port: "I[1]" } delay_max: 1420 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[90]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[4]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[91]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[91]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[91]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[4]" } delay_max: 1662 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[92]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[92]~FF" port: "I[1]" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[92]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[4]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[93]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[93]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[93]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[4]" } delay_max: 1627 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[94]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[94]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[94]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[4]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[95]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[95]~FF" port: "I[1]" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[95]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[4]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[96]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[96]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[96]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[3]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[97]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[97]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[97]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[3]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[98]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[98]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[98]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[3]" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[99]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[99]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[99]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[3]" } delay_max: 1918 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[100]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[100]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[100]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[3]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[101]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[101]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[101]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[3]" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[102]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[102]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[102]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[3]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[103]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[103]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[103]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[3]" } delay_max: 1847 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[104]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[104]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[104]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[2]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[105]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[105]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[105]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[2]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[106]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[106]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[106]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[2]" } delay_max: 1662 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[107]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[107]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[107]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[2]" } delay_max: 1918 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[108]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[108]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[108]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[2]" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[109]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[109]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[109]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[2]" } delay_max: 1878 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[110]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[110]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[110]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[2]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[111]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[111]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[111]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[2]" } delay_max: 1878 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[112]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[112]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[112]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[1]" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[113]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[113]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[113]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[1]" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[114]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[114]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[114]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[1]" } delay_max: 1836 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[115]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[115]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[115]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[1]" } delay_max: 1682 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[116]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[116]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[116]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[1]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[117]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[117]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[117]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[1]" } delay_max: 1836 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[118]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[118]~FF" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[118]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[119]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[119]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[119]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[1]" } delay_max: 2151 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[120]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[120]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[120]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[0]" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[121]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[121]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[121]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "WDATA[0]" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[122]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[122]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[122]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "WDATA[0]" } delay_max: 1847 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[123]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[123]~FF" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[123]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "WDATA[0]" } delay_max: 1847 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[124]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[124]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[124]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "WDATA[0]" } delay_max: 1637 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[125]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[125]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[125]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "WDATA[0]" } delay_max: 1648 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[126]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[126]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[126]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "WDATA[0]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "DdrCtrl_RDATA_0[127]" port: "inpad" } sink { cell: "u_axi4_ctrl/rfifo_wdata[127]~FF" port: "I[1]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/rfifo_wdata[127]~FF" port: "O_seq" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "WDATA[0]" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[0]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[0]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_19/i2" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[0]~FF" port: "O_seq" } sink { cell: "LUT__16193" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16181" port: "O" } sink { cell: "u_lcd_driver/vcnt[0]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__16181" port: "O" } sink { cell: "u_lcd_driver/vcnt[1]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__16181" port: "O" } sink { cell: "u_lcd_driver/vcnt[2]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16181" port: "O" } sink { cell: "u_lcd_driver/vcnt[3]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16181" port: "O" } sink { cell: "u_lcd_driver/vcnt[4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16181" port: "O" } sink { cell: "u_lcd_driver/vcnt[5]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16181" port: "O" } sink { cell: "u_lcd_driver/vcnt[6]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16181" port: "O" } sink { cell: "u_lcd_driver/vcnt[7]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__16181" port: "O" } sink { cell: "u_lcd_driver/vcnt[8]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__16181" port: "O" } sink { cell: "u_lcd_driver/vcnt[9]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__16181" port: "O" } sink { cell: "u_lcd_driver/vcnt[10]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__16181" port: "O" } sink { cell: "u_lcd_driver/vcnt[11]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__16186" port: "O" } sink { cell: "u_lcd_driver/vcnt[0]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__16186" port: "O" } sink { cell: "u_lcd_driver/vcnt[1]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__16186" port: "O" } sink { cell: "u_lcd_driver/vcnt[2]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__16186" port: "O" } sink { cell: "u_lcd_driver/vcnt[3]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__16186" port: "O" } sink { cell: "u_lcd_driver/vcnt[4]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__16186" port: "O" } sink { cell: "u_lcd_driver/vcnt[5]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__16186" port: "O" } sink { cell: "u_lcd_driver/vcnt[6]~FF" port: "CE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__16186" port: "O" } sink { cell: "u_lcd_driver/vcnt[7]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__16186" port: "O" } sink { cell: "u_lcd_driver/vcnt[8]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__16186" port: "O" } sink { cell: "u_lcd_driver/vcnt[9]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__16186" port: "O" } sink { cell: "u_lcd_driver/vcnt[10]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__16186" port: "O" } sink { cell: "u_lcd_driver/vcnt[11]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__16186" port: "O" } sink { cell: "u_lcd_driver/vcnt[2]~FF_frt_40" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__16186" port: "O" } sink { cell: "u_lcd_driver/vcnt[7]~FF_frt_39" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[0]~FF" port: "O" } sink { cell: "LUT__16189" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[8]~FF" port: "O_seq" } sink { cell: "lcd_hs~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[8]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i9" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[8]~FF" port: "O_seq" } sink { cell: "LUT__16186" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[8]~FF" port: "O_seq" } sink { cell: "LUT__16203" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[10]~FF" port: "O_seq" } sink { cell: "lcd_hs~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[10]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i11" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[10]~FF" port: "O_seq" } sink { cell: "LUT__16186" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[10]~FF" port: "O_seq" } sink { cell: "LUT__16203" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16187" port: "O" } sink { cell: "lcd_hs~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16185" port: "O" } sink { cell: "lcd_hs~FF" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__16185" port: "O" } sink { cell: "LUT__16186" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16185" port: "O" } sink { cell: "LUT__16204" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "lcd_hs~FF" port: "O_seq" } sink { cell: "w_hdmi_txd0[0]~FF" port: "I[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "lcd_hs~FF" port: "O_seq" } sink { cell: "w_hdmi_txd0[1]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "lcd_hs~FF" port: "O_seq" } sink { cell: "w_hdmi_txd0[2]~FF" port: "I[0]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "lcd_hs~FF" port: "O_seq" } sink { cell: "w_hdmi_txd0[3]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "lcd_hs~FF" port: "O_seq" } sink { cell: "w_hdmi_txd0[4]~FF" port: "I[0]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "lcd_hs~FF" port: "O_seq" } sink { cell: "w_hdmi_txd0[5]~FF" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "lcd_hs~FF" port: "O_seq" } sink { cell: "w_hdmi_txd0[6]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "lcd_hs~FF" port: "O_seq" } sink { cell: "w_hdmi_txd0[7]~FF" port: "I[0]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "lcd_hs~FF" port: "O_seq" } sink { cell: "w_hdmi_txd0[8]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "lcd_hs~FF" port: "O_seq" } sink { cell: "w_hdmi_txd0[9]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[10]~FF" port: "O_seq" } sink { cell: "lcd_vs~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[10]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_19/i11" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[10]~FF" port: "O_seq" } sink { cell: "LUT__16181" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[10]~FF" port: "O_seq" } sink { cell: "LUT__16199" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[11]~FF" port: "O_seq" } sink { cell: "lcd_vs~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[11]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_19/i12" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[11]~FF" port: "O_seq" } sink { cell: "LUT__16181" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[11]~FF" port: "O_seq" } sink { cell: "LUT__16199" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[2]~FF_frt_40_rtinv" port: "O" } sink { cell: "lcd_vs~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[2]~FF_frt_40_rtinv" port: "O" } sink { cell: "LUT__16201" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16191" port: "O" } sink { cell: "lcd_vs~FF" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__16191" port: "O" } sink { cell: "LUT__16195" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__16196" port: "O" } sink { cell: "lcd_de~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16199" port: "O" } sink { cell: "lcd_de~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__16199" port: "O" } sink { cell: "u_lcd_driver/r_lcd_dv~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd0[0]~FF" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_0/acc[0]~FF" port: "RE" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd0[1]~FF" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd0[2]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd0[3]~FF" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd0[4]~FF" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd0[5]~FF" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd0[6]~FF" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd0[7]~FF" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd0[8]~FF" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd0[9]~FF" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_0/acc[1]~FF" port: "RE" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_0/acc[2]~FF" port: "RE" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_0/acc[3]~FF" port: "RE" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_0/acc[4]~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd1[0]~FF" port: "RE" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_1/acc[0]~FF" port: "RE" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd1[1]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd1[2]~FF" port: "RE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd1[3]~FF" port: "RE" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd1[4]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd1[5]~FF" port: "RE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd1[6]~FF" port: "RE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd1[7]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd1[8]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd1[9]~FF" port: "RE" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_1/acc[1]~FF" port: "RE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_1/acc[2]~FF" port: "RE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_1/acc[3]~FF" port: "RE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_1/acc[4]~FF" port: "RE" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd2[0]~FF" port: "RE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_2/acc[0]~FF" port: "RE" } delay_max: 1572 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd2[1]~FF" port: "RE" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd2[2]~FF" port: "RE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd2[3]~FF" port: "RE" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd2[4]~FF" port: "RE" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd2[5]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd2[6]~FF" port: "RE" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd2[7]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "w_hdmi_txd2[9]~FF" port: "RE" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_2/acc[1]~FF" port: "RE" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_2/acc[2]~FF" port: "RE" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_2/acc[3]~FF" port: "RE" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_2/acc[4]~FF" port: "RE" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "LUT__16060" port: "I[0]" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "lcd_de~FF" port: "O_seq" } sink { cell: "LUT__16092" port: "I[0]" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[9]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/r_lcd_dv~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[9]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_19/i10" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[9]~FF" port: "O_seq" } sink { cell: "LUT__16181" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[9]~FF" port: "O_seq" } sink { cell: "LUT__16191" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[9]~FF" port: "O_seq" } sink { cell: "LUT__16196" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__16201" port: "O" } sink { cell: "u_lcd_driver/r_lcd_dv~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_dv~FF" port: "O_seq" } sink { cell: "LUT__16234" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[0]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/hcnt[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[0]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i2" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[0]~FF" port: "O_seq" } sink { cell: "LUT__16183" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16204" port: "O" } sink { cell: "u_lcd_driver/hcnt[0]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16204" port: "O" } sink { cell: "u_lcd_driver/hcnt[1]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16204" port: "O" } sink { cell: "u_lcd_driver/hcnt[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16204" port: "O" } sink { cell: "u_lcd_driver/hcnt[3]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16204" port: "O" } sink { cell: "u_lcd_driver/hcnt[4]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__16204" port: "O" } sink { cell: "u_lcd_driver/hcnt[5]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16204" port: "O" } sink { cell: "u_lcd_driver/hcnt[6]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16204" port: "O" } sink { cell: "u_lcd_driver/hcnt[7]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__16204" port: "O" } sink { cell: "u_lcd_driver/hcnt[8]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__16204" port: "O" } sink { cell: "u_lcd_driver/hcnt[9]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__16204" port: "O" } sink { cell: "u_lcd_driver/hcnt[10]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__16204" port: "O" } sink { cell: "u_lcd_driver/hcnt[11]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_19/i2" port: "O" } sink { cell: "u_lcd_driver/vcnt[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[1]~FF" port: "O" } sink { cell: "LUT__16189" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[1]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_19/i2" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[1]~FF" port: "O_seq" } sink { cell: "LUT__16180" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[1]~FF" port: "O_seq" } sink { cell: "LUT__16193" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_19/i3" port: "O" } sink { cell: "u_lcd_driver/vcnt[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[2]~FF" port: "O" } sink { cell: "u_lcd_driver/vcnt[2]~FF_frt_40" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_19/i3" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[2]~FF" port: "O_seq" } sink { cell: "LUT__16180" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[2]~FF" port: "O_seq" } sink { cell: "LUT__16193" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_19/i4" port: "O" } sink { cell: "u_lcd_driver/vcnt[3]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[3]~FF" port: "O" } sink { cell: "u_lcd_driver/vcnt[2]~FF_frt_40" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[3]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_19/i4" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[3]~FF" port: "O_seq" } sink { cell: "LUT__16178" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[3]~FF" port: "O_seq" } sink { cell: "LUT__16194" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_19/i5" port: "O" } sink { cell: "u_lcd_driver/vcnt[4]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[4]~FF" port: "O" } sink { cell: "LUT__16189" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[4]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_19/i5" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[4]~FF" port: "O_seq" } sink { cell: "LUT__16178" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[4]~FF" port: "O_seq" } sink { cell: "LUT__16194" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_19/i6" port: "O" } sink { cell: "u_lcd_driver/vcnt[5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[5]~FF" port: "O" } sink { cell: "LUT__16189" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[5]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_19/i6" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[5]~FF" port: "O_seq" } sink { cell: "LUT__16178" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[5]~FF" port: "O_seq" } sink { cell: "LUT__16194" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[5]~FF" port: "O_seq" } sink { cell: "LUT__16195" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[5]~FF" port: "O_seq" } sink { cell: "LUT__16196" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_19/i7" port: "O" } sink { cell: "u_lcd_driver/vcnt[6]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[6]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_19/i7" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[6]~FF" port: "O_seq" } sink { cell: "LUT__16178" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[6]~FF" port: "O_seq" } sink { cell: "LUT__16191" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[6]~FF" port: "O_seq" } sink { cell: "LUT__16195" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[6]~FF" port: "O_seq" } sink { cell: "LUT__16201" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_19/i8" port: "O" } sink { cell: "u_lcd_driver/vcnt[7]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[7]~FF" port: "O" } sink { cell: "u_lcd_driver/vcnt[7]~FF_frt_39" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[7]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_19/i8" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_19/i9" port: "O" } sink { cell: "u_lcd_driver/vcnt[8]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[8]~FF" port: "O" } sink { cell: "u_lcd_driver/vcnt[7]~FF_frt_39" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[8]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_19/i9" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_19/i10" port: "O" } sink { cell: "u_lcd_driver/vcnt[9]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_19/i11" port: "O" } sink { cell: "u_lcd_driver/vcnt[10]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_19/i12" port: "O" } sink { cell: "u_lcd_driver/vcnt[11]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15420" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[1]~FF_frt_6_frt_36" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__15420" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__15420" port: "O" } sink { cell: "LUT__15423" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15420" port: "O" } sink { cell: "LUT__15429" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15420" port: "O" } sink { cell: "LUT__15432" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_20_frt_26" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[1]~FF_frt_6_frt_36" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15418" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[1]~FF_frt_6_frt_36" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15418" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_27" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15418" port: "O" } sink { cell: "LUT__15419" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[1]~FF_frt_6_frt_36" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_37" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_27" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[1]~FF_frt_6_frt_36" port: "O_seq" } sink { cell: "LUT__15442" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[1]~FF_frt_6_frt_36" port: "O_seq" } sink { cell: "LUT__15448" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[1]~FF_frt_6_frt_36" port: "O_seq" } sink { cell: "LUT__15472" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[1]~FF_frt_6_frt_36" port: "O_seq" } sink { cell: "LUT__15473" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[1]~FF_frt_6_frt_36" port: "O_seq" } sink { cell: "LUT__15477" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__16093" port: "O" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF_frt_32" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15429" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_37" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15431" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_37" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15433" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_37" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_37" port: "O_seq" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_37_rtinv" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i2" port: "O" } sink { cell: "u_lcd_driver/hcnt[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[1]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i2" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[1]~FF" port: "O_seq" } sink { cell: "LUT__16183" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i3" port: "O" } sink { cell: "u_lcd_driver/hcnt[2]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[2]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i3" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[2]~FF" port: "O_seq" } sink { cell: "LUT__16183" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i4" port: "O" } sink { cell: "u_lcd_driver/hcnt[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[3]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i4" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[3]~FF" port: "O_seq" } sink { cell: "LUT__16183" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[3]~FF" port: "O_seq" } sink { cell: "LUT__16187" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i5" port: "O" } sink { cell: "u_lcd_driver/hcnt[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[4]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i5" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[4]~FF" port: "O_seq" } sink { cell: "LUT__16184" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[4]~FF" port: "O_seq" } sink { cell: "LUT__16187" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i6" port: "O" } sink { cell: "u_lcd_driver/hcnt[5]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[5]~FF" port: "O" } sink { cell: "LUT__16197" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[5]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i6" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[5]~FF" port: "O_seq" } sink { cell: "LUT__16184" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[5]~FF" port: "O_seq" } sink { cell: "LUT__16187" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i7" port: "O" } sink { cell: "u_lcd_driver/hcnt[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[6]~FF" port: "O" } sink { cell: "LUT__16197" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[6]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i7" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[6]~FF" port: "O_seq" } sink { cell: "LUT__16185" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i8" port: "O" } sink { cell: "u_lcd_driver/hcnt[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[7]~FF" port: "O" } sink { cell: "LUT__16197" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[7]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i8" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[7]~FF" port: "O_seq" } sink { cell: "LUT__16185" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i9" port: "O" } sink { cell: "u_lcd_driver/hcnt[8]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[8]~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[8]~FF_frt_41" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i10" port: "O" } sink { cell: "u_lcd_driver/hcnt[9]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[9]~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[8]~FF_frt_41" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[9]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i10" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[9]~FF" port: "O_seq" } sink { cell: "LUT__16185" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[9]~FF" port: "O_seq" } sink { cell: "LUT__16203" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i11" port: "O" } sink { cell: "u_lcd_driver/hcnt[10]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[10]~FF" port: "O" } sink { cell: "u_lcd_driver/hcnt[8]~FF_frt_41" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i12" port: "O" } sink { cell: "u_lcd_driver/hcnt[11]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[11]~FF" port: "O_seq" } sink { cell: "u_lcd_driver/add_7/i12" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[11]~FF" port: "O_seq" } sink { cell: "LUT__16185" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[11]~FF" port: "O_seq" } sink { cell: "LUT__16199" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[11]~FF" port: "O_seq" } sink { cell: "LUT__16203" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16229" port: "O" } sink { cell: "w_hdmi_txd0[0]~FF" port: "I[2]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__16229" port: "O" } sink { cell: "w_hdmi_txd0[1]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16229" port: "O" } sink { cell: "w_hdmi_txd0[2]~FF" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__16229" port: "O" } sink { cell: "w_hdmi_txd0[3]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__16229" port: "O" } sink { cell: "w_hdmi_txd0[4]~FF" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__16229" port: "O" } sink { cell: "w_hdmi_txd0[5]~FF" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__16229" port: "O" } sink { cell: "w_hdmi_txd0[6]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__16229" port: "O" } sink { cell: "w_hdmi_txd0[7]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__16229" port: "O" } sink { cell: "w_hdmi_txd0[9]~FF" port: "I[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/acc[0]~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_0/acc[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/acc[0]~FF" port: "O_seq" } sink { cell: "LUT__15481" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/sub_50/add_2/i1" port: "O" } sink { cell: "u_rgb2dvi/enc_0/acc[0]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/sub_50/add_2/i1" port: "O" } sink { cell: "u_rgb2dvi/enc_1/acc[0]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/sub_50/add_2/i1" port: "O" } sink { cell: "u_rgb2dvi/enc_2/acc[0]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/acc[0]~FF" port: "cout" } sink { cell: "u_rgb2dvi/enc_0/acc[1]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__16231" port: "O" } sink { cell: "w_hdmi_txd0[1]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__16231" port: "O" } sink { cell: "w_hdmi_txd1[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16231" port: "O" } sink { cell: "w_hdmi_txd2[1]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "w_hdmi_txd0[1]~FF" port: "O_seq" } sink { cell: "hdmi_tx0_o[1]~FF" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10" port: "O_seq" } sink { cell: "w_hdmi_txd0[2]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10" port: "O_seq" } sink { cell: "w_hdmi_txd1[2]~FF" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10" port: "O_seq" } sink { cell: "w_hdmi_txd2[2]~FF" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "w_hdmi_txd0[2]~FF" port: "O_seq" } sink { cell: "hdmi_tx0_o[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__16234" port: "O" } sink { cell: "w_hdmi_txd0[3]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16234" port: "O" } sink { cell: "w_hdmi_txd1[3]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__16234" port: "O" } sink { cell: "w_hdmi_txd2[3]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "w_hdmi_txd0[3]~FF" port: "O_seq" } sink { cell: "hdmi_tx0_o[3]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22" port: "O_seq" } sink { cell: "w_hdmi_txd0[4]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22" port: "O_seq" } sink { cell: "w_hdmi_txd1[4]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22" port: "O_seq" } sink { cell: "w_hdmi_txd2[4]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22" port: "O_seq" } sink { cell: "LUT__16237" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_hdmi_txd0[4]~FF" port: "O_seq" } sink { cell: "hdmi_tx0_o[4]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16237" port: "O" } sink { cell: "w_hdmi_txd0[5]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16237" port: "O" } sink { cell: "w_hdmi_txd1[5]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16237" port: "O" } sink { cell: "w_hdmi_txd2[5]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_hdmi_txd0[5]~FF" port: "O_seq" } sink { cell: "r_hdmi_tx0_o[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_27" port: "O_seq" } sink { cell: "w_hdmi_txd0[6]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_27" port: "O_seq" } sink { cell: "w_hdmi_txd1[6]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_27" port: "O_seq" } sink { cell: "w_hdmi_txd2[6]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_27" port: "O_seq" } sink { cell: "LUT__15441" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_27" port: "O_seq" } sink { cell: "LUT__15475" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "w_hdmi_txd0[6]~FF" port: "O_seq" } sink { cell: "r_hdmi_tx0_o[6]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15475" port: "O" } sink { cell: "w_hdmi_txd0[7]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15475" port: "O" } sink { cell: "w_hdmi_txd1[7]~FF" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__15475" port: "O" } sink { cell: "w_hdmi_txd2[7]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__15475" port: "O" } sink { cell: "LUT__15476" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "w_hdmi_txd0[7]~FF" port: "O_seq" } sink { cell: "r_hdmi_tx0_o[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25_rtinv" port: "O" } sink { cell: "w_hdmi_txd0[8]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25_rtinv" port: "O" } sink { cell: "LUT__15427" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25_rtinv" port: "O" } sink { cell: "LUT__15441" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25_rtinv" port: "O" } sink { cell: "LUT__15452" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25_rtinv" port: "O" } sink { cell: "LUT__15455" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25_rtinv" port: "O" } sink { cell: "LUT__15458" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25_rtinv" port: "O" } sink { cell: "LUT__15475" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25_rtinv" port: "O" } sink { cell: "LUT__16228" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25_rtinv" port: "O" } sink { cell: "LUT__16229" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25_rtinv" port: "O" } sink { cell: "LUT__16231" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25_rtinv" port: "O" } sink { cell: "LUT__16234" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25_rtinv" port: "O" } sink { cell: "LUT__16243" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25_rtinv" port: "O" } sink { cell: "LUT__16252" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "w_hdmi_txd0[8]~FF" port: "O_seq" } sink { cell: "r_hdmi_tx0_o[8]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_hdmi_txd0[9]~FF" port: "O_seq" } sink { cell: "r_hdmi_tx0_o[9]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/acc[1]~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_0/acc[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/acc[1]~FF" port: "O_seq" } sink { cell: "LUT__15481" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15490" port: "O" } sink { cell: "u_rgb2dvi/enc_0/acc[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/acc[1]~FF" port: "cout" } sink { cell: "u_rgb2dvi/enc_0/acc[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/acc[2]~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_0/acc[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/acc[2]~FF" port: "O_seq" } sink { cell: "LUT__15481" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15488" port: "O" } sink { cell: "u_rgb2dvi/enc_0/acc[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/acc[2]~FF" port: "cout" } sink { cell: "u_rgb2dvi/enc_0/acc[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/acc[3]~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_0/acc[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/acc[3]~FF" port: "O_seq" } sink { cell: "LUT__15481" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15486" port: "O" } sink { cell: "u_rgb2dvi/enc_0/acc[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/acc[3]~FF" port: "cout" } sink { cell: "u_rgb2dvi/enc_0/acc[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/acc[4]~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_0/acc[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/acc[4]~FF" port: "O_seq" } sink { cell: "LUT__15479" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/acc[4]~FF" port: "O_seq" } sink { cell: "LUT__15483" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/acc[4]~FF" port: "O_seq" } sink { cell: "LUT__16228" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/acc[4]~FF" port: "O_seq" } sink { cell: "LUT__16229" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15484" port: "O" } sink { cell: "u_rgb2dvi/enc_0/acc[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__16243" port: "O" } sink { cell: "w_hdmi_txd1[0]~FF" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__16243" port: "O" } sink { cell: "w_hdmi_txd1[1]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16243" port: "O" } sink { cell: "w_hdmi_txd1[2]~FF" port: "I[1]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "LUT__16243" port: "O" } sink { cell: "w_hdmi_txd1[3]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__16243" port: "O" } sink { cell: "w_hdmi_txd1[4]~FF" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__16243" port: "O" } sink { cell: "w_hdmi_txd1[5]~FF" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__16243" port: "O" } sink { cell: "w_hdmi_txd1[6]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16243" port: "O" } sink { cell: "w_hdmi_txd1[7]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__16243" port: "O" } sink { cell: "w_hdmi_txd1[9]~FF" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_1/acc[0]~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_1/acc[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_1/acc[0]~FF" port: "O_seq" } sink { cell: "LUT__15460" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_1/acc[0]~FF" port: "cout" } sink { cell: "u_rgb2dvi/enc_1/acc[1]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_hdmi_txd1[1]~FF" port: "O_seq" } sink { cell: "hdmi_tx1_o[1]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "w_hdmi_txd1[2]~FF" port: "O_seq" } sink { cell: "hdmi_tx1_o[2]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "w_hdmi_txd1[3]~FF" port: "O_seq" } sink { cell: "hdmi_tx1_o[3]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "w_hdmi_txd1[4]~FF" port: "O_seq" } sink { cell: "hdmi_tx1_o[4]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "w_hdmi_txd1[5]~FF" port: "O_seq" } sink { cell: "r_hdmi_tx1_o[5]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "w_hdmi_txd1[6]~FF" port: "O_seq" } sink { cell: "r_hdmi_tx1_o[6]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "w_hdmi_txd1[7]~FF" port: "O_seq" } sink { cell: "r_hdmi_tx1_o[7]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25" port: "O_seq" } sink { cell: "w_hdmi_txd1[8]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_0/add_75/i2" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i2" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25" port: "O_seq" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25_rtinv" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "w_hdmi_txd1[8]~FF" port: "O_seq" } sink { cell: "r_hdmi_tx1_o[8]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "w_hdmi_txd1[9]~FF" port: "O_seq" } sink { cell: "r_hdmi_tx1_o[9]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_1/acc[1]~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_1/acc[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_1/acc[1]~FF" port: "O_seq" } sink { cell: "LUT__15460" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15471" port: "O" } sink { cell: "u_rgb2dvi/enc_1/acc[1]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_1/acc[1]~FF" port: "cout" } sink { cell: "u_rgb2dvi/enc_1/acc[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_1/acc[2]~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_1/acc[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_1/acc[2]~FF" port: "O_seq" } sink { cell: "LUT__15460" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15469" port: "O" } sink { cell: "u_rgb2dvi/enc_1/acc[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_1/acc[2]~FF" port: "cout" } sink { cell: "u_rgb2dvi/enc_1/acc[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_1/acc[3]~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_1/acc[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_1/acc[3]~FF" port: "O_seq" } sink { cell: "LUT__15460" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15467" port: "O" } sink { cell: "u_rgb2dvi/enc_1/acc[3]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_1/acc[3]~FF" port: "cout" } sink { cell: "u_rgb2dvi/enc_1/acc[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_1/acc[4]~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_1/acc[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_1/acc[4]~FF" port: "O_seq" } sink { cell: "LUT__15461" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_1/acc[4]~FF" port: "O_seq" } sink { cell: "LUT__15464" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15465" port: "O" } sink { cell: "u_rgb2dvi/enc_1/acc[4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16252" port: "O" } sink { cell: "w_hdmi_txd2[0]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__16252" port: "O" } sink { cell: "w_hdmi_txd2[1]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16252" port: "O" } sink { cell: "w_hdmi_txd2[2]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__16252" port: "O" } sink { cell: "w_hdmi_txd2[3]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__16252" port: "O" } sink { cell: "w_hdmi_txd2[4]~FF" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__16252" port: "O" } sink { cell: "w_hdmi_txd2[5]~FF" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "LUT__16252" port: "O" } sink { cell: "w_hdmi_txd2[6]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16252" port: "O" } sink { cell: "w_hdmi_txd2[7]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__16252" port: "O" } sink { cell: "w_hdmi_txd2[9]~FF" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/acc[0]~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_2/acc[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/acc[0]~FF" port: "O_seq" } sink { cell: "LUT__15443" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/acc[0]~FF" port: "cout" } sink { cell: "u_rgb2dvi/enc_2/acc[1]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_hdmi_txd2[1]~FF" port: "O_seq" } sink { cell: "hdmi_tx2_o[1]~FF" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "w_hdmi_txd2[2]~FF" port: "O_seq" } sink { cell: "hdmi_tx2_o[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_hdmi_txd2[3]~FF" port: "O_seq" } sink { cell: "hdmi_tx2_o[3]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "w_hdmi_txd2[4]~FF" port: "O_seq" } sink { cell: "hdmi_tx2_o[4]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "w_hdmi_txd2[5]~FF" port: "O_seq" } sink { cell: "r_hdmi_tx2_o[5]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "w_hdmi_txd2[6]~FF" port: "O_seq" } sink { cell: "r_hdmi_tx2_o[6]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "w_hdmi_txd2[7]~FF" port: "O_seq" } sink { cell: "r_hdmi_tx2_o[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_hdmi_txd2[9]~FF" port: "O_seq" } sink { cell: "r_hdmi_tx2_o[9]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/acc[1]~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_2/acc[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/acc[1]~FF" port: "O_seq" } sink { cell: "LUT__15443" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15459" port: "O" } sink { cell: "u_rgb2dvi/enc_2/acc[1]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/acc[1]~FF" port: "cout" } sink { cell: "u_rgb2dvi/enc_2/acc[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/acc[2]~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_2/acc[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/acc[2]~FF" port: "O_seq" } sink { cell: "LUT__15443" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15456" port: "O" } sink { cell: "u_rgb2dvi/enc_2/acc[2]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/acc[2]~FF" port: "cout" } sink { cell: "u_rgb2dvi/enc_2/acc[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/acc[3]~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_2/acc[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/acc[3]~FF" port: "O_seq" } sink { cell: "LUT__15443" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15453" port: "O" } sink { cell: "u_rgb2dvi/enc_2/acc[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/acc[3]~FF" port: "cout" } sink { cell: "u_rgb2dvi/enc_2/acc[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/acc[4]~FF" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_2/acc[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/acc[4]~FF" port: "O_seq" } sink { cell: "LUT__15444" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/acc[4]~FF" port: "O_seq" } sink { cell: "LUT__15449" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15450" port: "O" } sink { cell: "u_rgb2dvi/enc_2/acc[4]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "r_hdmi_txc_o[9]~FF" port: "O_seq" } sink { cell: "hdmi_txc_o[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "hdmi_txc_o[1]~FF" port: "O_seq" } sink { cell: "hdmi_txc_o[4]" port: "outpad" } delay_max: 833 delay_min: 0  }
route { driver { cell: "hdmi_txc_o[1]~FF" port: "O_seq" } sink { cell: "hdmi_txc_o[3]" port: "outpad" } delay_max: 774 delay_min: 0  }
route { driver { cell: "hdmi_txc_o[1]~FF" port: "O_seq" } sink { cell: "hdmi_txc_o[2]" port: "outpad" } delay_max: 777 delay_min: 0  }
route { driver { cell: "hdmi_txc_o[1]~FF" port: "O_seq" } sink { cell: "hdmi_txc_o[1]" port: "outpad" } delay_max: 777 delay_min: 0  }
route { driver { cell: "hdmi_txc_o[1]~FF" port: "O_seq" } sink { cell: "hdmi_txc_o[0]" port: "outpad" } delay_max: 764 delay_min: 0  }
route { driver { cell: "r_hdmi_tx0_o[6]~FF" port: "O_seq" } sink { cell: "hdmi_tx0_o[1]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "hdmi_tx0_o[1]~FF" port: "O_seq" } sink { cell: "hdmi_tx0_o[1]" port: "outpad" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "r_hdmi_tx0_o[7]~FF" port: "O_seq" } sink { cell: "hdmi_tx0_o[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "hdmi_tx0_o[2]~FF" port: "O_seq" } sink { cell: "hdmi_tx0_o[2]" port: "outpad" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "r_hdmi_tx0_o[8]~FF" port: "O_seq" } sink { cell: "hdmi_tx0_o[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "hdmi_tx0_o[3]~FF" port: "O_seq" } sink { cell: "hdmi_tx0_o[3]" port: "outpad" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "r_hdmi_tx0_o[9]~FF" port: "O_seq" } sink { cell: "hdmi_tx0_o[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "hdmi_tx0_o[4]~FF" port: "O_seq" } sink { cell: "hdmi_tx0_o[4]" port: "outpad" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "r_hdmi_tx1_o[6]~FF" port: "O_seq" } sink { cell: "hdmi_tx1_o[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "hdmi_tx1_o[1]~FF" port: "O_seq" } sink { cell: "hdmi_tx1_o[1]" port: "outpad" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "r_hdmi_tx1_o[7]~FF" port: "O_seq" } sink { cell: "hdmi_tx1_o[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "hdmi_tx1_o[2]~FF" port: "O_seq" } sink { cell: "hdmi_tx1_o[2]" port: "outpad" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "r_hdmi_tx1_o[8]~FF" port: "O_seq" } sink { cell: "hdmi_tx1_o[3]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "r_hdmi_tx1_o[8]~FF" port: "O_seq" } sink { cell: "hdmi_tx2_o[3]~FF" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "hdmi_tx1_o[3]~FF" port: "O_seq" } sink { cell: "hdmi_tx1_o[3]" port: "outpad" } delay_max: 788 delay_min: 0  }
route { driver { cell: "r_hdmi_tx1_o[9]~FF" port: "O_seq" } sink { cell: "hdmi_tx1_o[4]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "hdmi_tx1_o[4]~FF" port: "O_seq" } sink { cell: "hdmi_tx1_o[4]" port: "outpad" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "r_hdmi_tx2_o[6]~FF" port: "O_seq" } sink { cell: "hdmi_tx2_o[1]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "hdmi_tx2_o[1]~FF" port: "O_seq" } sink { cell: "hdmi_tx2_o[1]" port: "outpad" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "r_hdmi_tx2_o[7]~FF" port: "O_seq" } sink { cell: "hdmi_tx2_o[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "hdmi_tx2_o[2]~FF" port: "O_seq" } sink { cell: "hdmi_tx2_o[2]" port: "outpad" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "hdmi_tx2_o[3]~FF" port: "O_seq" } sink { cell: "hdmi_tx2_o[3]" port: "outpad" } delay_max: 577 delay_min: 0  }
route { driver { cell: "r_hdmi_tx2_o[9]~FF" port: "O_seq" } sink { cell: "hdmi_tx2_o[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "hdmi_tx2_o[4]~FF" port: "O_seq" } sink { cell: "hdmi_tx2_o[4]" port: "outpad" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[1]~FF" port: "O_seq" } sink { cell: "PowerOnResetCnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[1]~FF" port: "O_seq" } sink { cell: "LUT__15156" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[1]~FF" port: "cout" } sink { cell: "PowerOnResetCnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[2]~FF" port: "O_seq" } sink { cell: "PowerOnResetCnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[2]~FF" port: "O_seq" } sink { cell: "LUT__15156" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[2]~FF" port: "cout" } sink { cell: "PowerOnResetCnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[3]~FF" port: "O_seq" } sink { cell: "PowerOnResetCnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[3]~FF" port: "O_seq" } sink { cell: "LUT__15156" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[3]~FF" port: "cout" } sink { cell: "PowerOnResetCnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[4]~FF" port: "O_seq" } sink { cell: "PowerOnResetCnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[4]~FF" port: "O_seq" } sink { cell: "LUT__15155" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[4]~FF" port: "cout" } sink { cell: "PowerOnResetCnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[5]~FF" port: "O_seq" } sink { cell: "PowerOnResetCnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[5]~FF" port: "O_seq" } sink { cell: "LUT__15155" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[5]~FF" port: "cout" } sink { cell: "PowerOnResetCnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[6]~FF" port: "O_seq" } sink { cell: "PowerOnResetCnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[6]~FF" port: "O_seq" } sink { cell: "LUT__15155" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[6]~FF" port: "cout" } sink { cell: "PowerOnResetCnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[7]~FF" port: "O_seq" } sink { cell: "PowerOnResetCnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PowerOnResetCnt[7]~FF" port: "O_seq" } sink { cell: "LUT__15155" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2723" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2724" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2803" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2723" port: "O" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2723" port: "O" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2723" port: "O" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "RE" } delay_max: 2105 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "RE" } delay_max: 2105 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "RE" } delay_max: 2313 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "RE" } delay_max: 2308 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "RE" } delay_max: 2515 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "RE" } delay_max: 2201 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "RE" } delay_max: 2390 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "RE" } delay_max: 2307 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "RE" } delay_max: 2097 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "RE" } delay_max: 1915 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "RE" } delay_max: 1640 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "RE" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "RE" } delay_max: 2377 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "RE" } delay_max: 1751 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "RE" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1925 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1951 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1743 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1917 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1917 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "RE" } delay_max: 2092 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "RE" } delay_max: 2591 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "RE" } delay_max: 2316 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "RE" } delay_max: 2375 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "RE" } delay_max: 2169 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "RE" } delay_max: 2408 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "RE" } delay_max: 2411 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "RE" } delay_max: 2335 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "RE" } delay_max: 2402 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "RE" } delay_max: 2126 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "RE" } delay_max: 2136 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "RE" } delay_max: 2544 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "RE" } delay_max: 2338 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "RE" } delay_max: 2621 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "RE" } delay_max: 2621 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "RE" } delay_max: 2406 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "RE" } delay_max: 2621 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "RE" } delay_max: 2414 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "RE" } delay_max: 2864 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "RE" } delay_max: 2369 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "RE" } delay_max: 2338 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "RE" } delay_max: 2337 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "RE" } delay_max: 2619 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "RE" } delay_max: 2173 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "RE" } delay_max: 2380 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "RE" } delay_max: 2832 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "RE" } delay_max: 2863 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "RE" } delay_max: 2547 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "RE" } delay_max: 3080 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "RE" } delay_max: 3080 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "RE" } delay_max: 2864 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "RE" } delay_max: 2839 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "RE" } delay_max: 2578 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "RE" } delay_max: 2170 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "RE" } delay_max: 2341 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "RE" } delay_max: 2349 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "RE" } delay_max: 2381 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "RE" } delay_max: 2598 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "RE" } delay_max: 2341 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "RE" } delay_max: 2142 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "RE" } delay_max: 1909 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "RE" } delay_max: 2134 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "RE" } delay_max: 2065 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "RE" } delay_max: 2108 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "RE" } delay_max: 2372 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "RE" } delay_max: 2306 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "RE" } delay_max: 2319 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "RE" } delay_max: 2346 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "RE" } delay_max: 2164 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "RE" } delay_max: 2628 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "RE" } delay_max: 2170 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "RE" } delay_max: 2380 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "RE" } delay_max: 2380 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "RE" } delay_max: 2173 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "RE" } delay_max: 2201 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "RE" } delay_max: 2097 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "RE" } delay_max: 1886 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "RE" } delay_max: 1954 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "RE" } delay_max: 1885 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "RE" } delay_max: 1895 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "RE" } delay_max: 2096 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "RE" } delay_max: 1962 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "RE" } delay_max: 2105 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "RE" } delay_max: 2380 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "RE" } delay_max: 2372 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "RE" } delay_max: 2421 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "RE" } delay_max: 2304 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "RE" } delay_max: 2142 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "RE" } delay_max: 2142 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "RE" } delay_max: 2142 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "RE" } delay_max: 2285 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "RE" } delay_max: 2390 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "RE" } delay_max: 2484 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "RE" } delay_max: 2065 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "RE" } delay_max: 2598 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "RE" } delay_max: 2142 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "RE" } delay_max: 2632 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "RE" } delay_max: 2341 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "RE" } delay_max: 2588 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "RE" } delay_max: 2349 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "RE" } delay_max: 2349 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "RE" } delay_max: 2142 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "RE" } delay_max: 2170 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "RE" } delay_max: 2552 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "RE" } delay_max: 2801 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "RE" } delay_max: 2724 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "RE" } delay_max: 2307 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "RE" } delay_max: 1645 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "RE" } delay_max: 1851 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "RE" } delay_max: 1457 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "RE" } delay_max: 2130 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "RE" } delay_max: 1644 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "RE" } delay_max: 1645 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "RE" } delay_max: 1920 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "RE" } delay_max: 1653 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "RE" } delay_max: 1713 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "RE" } delay_max: 1861 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "RE" } delay_max: 1856 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "RE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "RE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "RE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "RE" } delay_max: 2378 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "RE" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "RE" } delay_max: 1894 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "RE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "RE" } delay_max: 1713 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "RE" } delay_max: 2170 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "RE" } delay_max: 2387 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "RE" } delay_max: 1852 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "RE" } delay_max: 2071 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "RE" } delay_max: 1931 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "RE" } delay_max: 2170 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[26]~FF" port: "RE" } delay_max: 1457 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "RE" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "RE" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "RE" } delay_max: 1650 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "RE" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "RE" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "RE" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "RE" } delay_max: 1439 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "RE" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "RE" } delay_max: 1931 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "RE" } delay_max: 2377 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "RE" } delay_max: 1923 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "RE" } delay_max: 1864 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "RE" } delay_max: 2139 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "RE" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "RE" } delay_max: 1854 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "RE" } delay_max: 1854 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "RE" } delay_max: 2130 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "RE" } delay_max: 1668 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "RE" } delay_max: 2130 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "RE" } delay_max: 2170 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "RE" } delay_max: 1909 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "RE" } delay_max: 1668 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "RE" } delay_max: 1909 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "RE" } delay_max: 2380 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "RE" } delay_max: 2380 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "RE" } delay_max: 2338 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "RE" } delay_max: 2333 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "RE" } delay_max: 2195 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "RE" } delay_max: 2406 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "RE" } delay_max: 2350 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "RE" } delay_max: 2347 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "RE" } delay_max: 2546 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "RE" } delay_max: 2554 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "RE" } delay_max: 2337 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "RE" } delay_max: 2549 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "RE" } delay_max: 2864 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "RE" } delay_max: 2587 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "RE" } delay_max: 2579 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "RE" } delay_max: 2195 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "RE" } delay_max: 2126 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "RE" } delay_max: 2418 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "RE" } delay_max: 2421 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "RE" } delay_max: 2411 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "RE" } delay_max: 2173 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "RE" } delay_max: 2346 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "RE" } delay_max: 3084 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "RE" } delay_max: 3071 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "RE" } delay_max: 2625 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "RE" } delay_max: 2587 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "RE" } delay_max: 2832 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "RE" } delay_max: 2582 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "RE" } delay_max: 2375 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "RE" } delay_max: 2383 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "RE" } delay_max: 2383 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "RE" } delay_max: 2830 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "RE" } delay_max: 2316 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "RE" } delay_max: 2513 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "RE" } delay_max: 2829 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "RE" } delay_max: 2622 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "RE" } delay_max: 2830 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "RE" } delay_max: 2622 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "RE" } delay_max: 2383 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "RE" } delay_max: 2412 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "RE" } delay_max: 2173 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "RE" } delay_max: 2346 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "RE" } delay_max: 2591 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "RE" } delay_max: 2173 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "RE" } delay_max: 2164 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "RE" } delay_max: 2424 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "RE" } delay_max: 2619 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "RE" } delay_max: 2619 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "RE" } delay_max: 2411 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "RE" } delay_max: 2421 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "RE" } delay_max: 2169 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "RE" } delay_max: 2418 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "RE" } delay_max: 1962 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "RE" } delay_max: 1962 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "RE" } delay_max: 2201 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "RE" } delay_max: 2408 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "RE" } delay_max: 2619 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "RE" } delay_max: 2372 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "RE" } delay_max: 2127 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "RE" } delay_max: 2380 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "RE" } delay_max: 2135 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "RE" } delay_max: 2367 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "RE" } delay_max: 2164 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "RE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "RE" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "RE" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "RE" } delay_max: 1713 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "RE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "RE" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "RE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "RE" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "RE" } delay_max: 1675 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "RE" } delay_max: 1864 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "RE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "RE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "RE" } delay_max: 2167 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "RE" } delay_max: 1644 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "RE" } delay_max: 1954 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "RE" } delay_max: 2102 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "RE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "RE" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "RE" } delay_max: 1684 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "RE" } delay_max: 1684 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "RE" } delay_max: 1920 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "RE" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "RE" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "RE" } delay_max: 1434 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "RE" } delay_max: 1957 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "RE" } delay_max: 1502 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "RE" } delay_max: 1640 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "RE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "RE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "RE" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "RE" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "RE" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "RE" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "RE" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "RE" } delay_max: 1709 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1917 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2161 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 2210 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 2126 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 2136 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 2343 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 2128 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1925 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2201 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 2408 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 2158 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 2346 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 2402 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 2126 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "RE" } delay_max: 2349 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "RE" } delay_max: 2096 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "RE" } delay_max: 2390 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "RE" } delay_max: 1931 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "RE" } delay_max: 1867 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "RE" } delay_max: 1931 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "RE" } delay_max: 2097 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "RE" } delay_max: 2134 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "RE" } delay_max: 1854 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "RE" } delay_max: 2139 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "RE" } delay_max: 2130 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "RE" } delay_max: 2588 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "RE" } delay_max: 1668 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "RE" } delay_max: 1931 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "RE" } delay_max: 2381 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "RE" } delay_max: 1923 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "RE" } delay_max: 2341 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "RE" } delay_max: 2169 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "RE" } delay_max: 1895 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "RE" } delay_max: 1895 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "RE" } delay_max: 1898 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "RE" } delay_max: 2169 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "RE" } delay_max: 1852 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "RE" } delay_max: 1713 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "RE" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "RE" } delay_max: 1247 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "RE" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "RE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "RE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "RE" } delay_max: 2591 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "RE" } delay_max: 2622 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "RE" } delay_max: 2635 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "RE" } delay_max: 2383 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "RE" } delay_max: 2120 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "RE" } delay_max: 2557 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "RE" } delay_max: 2591 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "RE" } delay_max: 2383 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "RE" } delay_max: 2635 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "RE" } delay_max: 2390 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "RE" } delay_max: 2306 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "RE" } delay_max: 2120 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "RE" } delay_max: 2591 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "RE" } delay_max: 2588 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "RE" } delay_max: 2316 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "RE" } delay_max: 2308 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "RE" } delay_max: 1446 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "RE" } delay_max: 1954 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "RE" } delay_max: 1446 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "RE" } delay_max: 1502 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "RE" } delay_max: 1709 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "RE" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "RE" } delay_max: 2418 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "RE" } delay_max: 2333 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "RE" } delay_max: 2195 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "RE" } delay_max: 2195 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "RE" } delay_max: 2128 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "RE" } delay_max: 2139 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "RE" } delay_max: 2369 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "RE" } delay_max: 2377 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "RE" } delay_max: 2414 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "RE" } delay_max: 2621 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "RE" } delay_max: 2414 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "RE" } delay_max: 2621 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "RE" } delay_max: 2414 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "RE" } delay_max: 2873 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "RE" } delay_max: 2406 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "RE" } delay_max: 2337 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "RE" } delay_max: 2377 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "RE" } delay_max: 2632 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "RE" } delay_max: 2380 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "RE" } delay_max: 2338 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "RE" } delay_max: 2560 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "RE" } delay_max: 2768 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "RE" } delay_max: 2764 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "RE" } delay_max: 2824 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "RE" } delay_max: 2616 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "RE" } delay_max: 2549 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "RE" } delay_max: 2830 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "RE" } delay_max: 2097 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "RE" } delay_max: 2170 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "RE" } delay_max: 2062 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "RE" } delay_max: 2390 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "RE" } delay_max: 2377 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "RE" } delay_max: 2588 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "RE" } delay_max: 2336 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "RE" } delay_max: 2130 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "RE" } delay_max: 1923 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "RE" } delay_max: 2066 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "RE" } delay_max: 1867 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "RE" } delay_max: 1864 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "RE" } delay_max: 2130 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "RE" } delay_max: 2349 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "RE" } delay_max: 2134 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "RE" } delay_max: 2066 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "RE" } delay_max: 2139 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "RE" } delay_max: 2173 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "RE" } delay_max: 2183 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "RE" } delay_max: 2380 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "RE" } delay_max: 2183 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "RE" } delay_max: 2173 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "RE" } delay_max: 2139 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "RE" } delay_max: 2303 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "RE" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "RE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "RE" } delay_max: 2381 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "RE" } delay_max: 2183 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "RE" } delay_max: 1864 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "RE" } delay_max: 2139 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "RE" } delay_max: 2063 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "RE" } delay_max: 1931 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "RE" } delay_max: 2130 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "RE" } delay_max: 2381 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "RE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "RE" } delay_max: 1962 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "RE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "RE" } delay_max: 2161 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "RE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "RE" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "RE" } delay_max: 1851 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "RE" } delay_max: 2167 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "RE" } delay_max: 2161 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "RE" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "RE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "RE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "RE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "RE" } delay_max: 1709 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "RE" } delay_max: 1434 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "RE" } delay_max: 1434 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "RE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "RE" } delay_max: 1502 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "RE" } delay_max: 1704 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/LUT__2803" port: "I[0]" } delay_max: 2513 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2951" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__5" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "I[1]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2677" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2724" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2724" port: "O" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2724" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "CE" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2724" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2724" port: "O" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2724" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "CE" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2724" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "CE" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2724" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "CE" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2724" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "CE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2724" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "CE" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2724" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2724" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "CE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2724" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "CE" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2724" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "CE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2724" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "CE" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2724" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "CE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2724" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2724" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2724" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "CE" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2724" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2724" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "CE" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2991" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3131" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3133" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2953" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2955" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3234" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3282" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3286" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2678" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2995" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "CE" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "CE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "CE" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "CE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "CE" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "CE" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "CE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "CE" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "CE" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "CE" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "CE" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "CE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "CE" } delay_max: 1470 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "CE" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "CE" } delay_max: 1582 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "CE" } delay_max: 1266 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "CE" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "CE" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "CE" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "CE" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "CE" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "CE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "CE" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "CE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "CE" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "CE" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "CE" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "CE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2727" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2790" port: "I[1]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3131" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "CE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "CE" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "CE" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "CE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "CE" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "CE" } delay_max: 1582 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "CE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "CE" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "CE" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "CE" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "CE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "CE" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "CE" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "CE" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "CE" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2728" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3209" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3217" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3220" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "I[2]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "I[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2680" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3136" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3141" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3146" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3149" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3152" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3155" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3164" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3173" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3194" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3318" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3324" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3327" port: "I[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3333" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3336" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3338" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3343" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3347" port: "I[2]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3351" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3355" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3357" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3362" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3368" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "I[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2690" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2713" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2714" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2714" port: "O" } sink { cell: "edb_top_inst/LUT__2715" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2722" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "I[2]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2722" port: "O" } sink { cell: "edb_top_inst/LUT__2723" port: "I[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2722" port: "O" } sink { cell: "edb_top_inst/LUT__2724" port: "I[2]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2722" port: "O" } sink { cell: "edb_top_inst/LUT__2727" port: "I[3]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2722" port: "O" } sink { cell: "edb_top_inst/LUT__2728" port: "I[3]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2729" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/LUT__2824" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/LUT__2826" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/LUT__2828" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/LUT__2830" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/LUT__2832" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/LUT__2834" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/LUT__2836" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/LUT__2838" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/LUT__2840" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/LUT__2842" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/LUT__2844" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2735" port: "O" } sink { cell: "edb_top_inst/LUT__2846" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i1" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "I[1]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "I[2]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[3]" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[3]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "I[3]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "I[3]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "I[3]" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "I[3]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "I[3]" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "I[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "I[3]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "I[3]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "I[2]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "I[2]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "I[2]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "I[2]" } delay_max: 1262 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "I[2]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[26]~FF" port: "I[2]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[3]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[3]" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "I[2]" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[3]" } delay_max: 1243 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[3]" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[3]" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[3]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[3]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[3]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[3]" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "I[2]" } delay_max: 1551 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[3]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[2]" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[3]" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "I[2]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/LUT__2719" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2717" port: "O" } sink { cell: "edb_top_inst/LUT__2738" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "CE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "CE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "CE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "CE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[26]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2734" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i1" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2694" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2720" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2737" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2764" port: "O" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2764" port: "O" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2764" port: "O" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2764" port: "O" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2764" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2764" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2764" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2764" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2764" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2764" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2764" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2764" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2764" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2764" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2764" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2764" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2764" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2764" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2764" port: "O" } sink { cell: "edb_top_inst/LUT__2774" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2747" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2749" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2750" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2752" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2763" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3387" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2698" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2748" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_100/i2" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2768" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2768" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2768" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2768" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2768" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2768" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2768" port: "O" } sink { cell: "edb_top_inst/LUT__2788" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2775" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2775" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2775" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2775" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2775" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2775" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2756" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2864" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2788" port: "O" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "CE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2788" port: "O" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "CE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2788" port: "O" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "CE" } delay_max: 1002 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2788" port: "O" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "CE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2788" port: "O" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "CE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2788" port: "O" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "CE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2788" port: "O" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "CE" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2788" port: "O" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "CE" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2788" port: "O" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "CE" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2788" port: "O" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "CE" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2788" port: "O" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "CE" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2788" port: "O" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "CE" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2788" port: "O" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "CE" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2788" port: "O" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "CE" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2788" port: "O" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "CE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2788" port: "O" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "CE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2797" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "I[0]" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "I[1]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "I[3]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "I[3]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "I[3]" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "I[3]" } delay_max: 1672 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "I[3]" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "I[3]" } delay_max: 1247 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "I[3]" } delay_max: 1991 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "I[3]" } delay_max: 1704 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "I[3]" } delay_max: 1674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "I[3]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "I[3]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "I[3]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "I[3]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "I[3]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "I[3]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[3]" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "I[3]" } delay_max: 2210 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[3]" } delay_max: 2198 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "I[3]" } delay_max: 1742 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "I[3]" } delay_max: 1704 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "I[3]" } delay_max: 1949 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "I[3]" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "I[3]" } delay_max: 1513 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[3]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[3]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[3]" } delay_max: 1957 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[3]" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[3]" } delay_max: 1640 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[3]" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "I[3]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[3]" } delay_max: 1957 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[3]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[3]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[3]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[3]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[3]" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "I[3]" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[0]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[0]" } delay_max: 1303 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[0]" } delay_max: 1551 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[3]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[0]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[0]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[3]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[3]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[3]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[3]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[3]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[3]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[0]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[3]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[3]" } delay_max: 1265 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[3]" } delay_max: 1495 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[0]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[0]" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "I[2]" } delay_max: 1303 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/LUT__2802" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/LUT__2905" port: "I[1]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2799" port: "O" } sink { cell: "edb_top_inst/LUT__2909" port: "I[1]" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "CE" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "CE" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "CE" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "CE" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "CE" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "CE" } delay_max: 1464 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "CE" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "CE" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "CE" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "CE" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "CE" } delay_max: 1551 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "CE" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "CE" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "CE" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "CE" } delay_max: 1464 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "CE" } delay_max: 1266 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "CE" } delay_max: 1266 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "CE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "CE" } delay_max: 1262 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "CE" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "CE" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "CE" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "CE" } delay_max: 1714 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "CE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "CE" } delay_max: 2003 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "CE" } delay_max: 1996 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "CE" } delay_max: 2210 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "CE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "CE" } delay_max: 1759 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "CE" } delay_max: 1759 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "CE" } delay_max: 1762 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "CE" } delay_max: 1709 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "CE" } delay_max: 1434 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "CE" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "CE" } delay_max: 1709 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "CE" } delay_max: 1502 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "CE" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "CE" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "CE" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "CE" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "CE" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "CE" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "CE" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "CE" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "CE" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "CE" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "CE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "CE" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "CE" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "CE" } delay_max: 1262 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "CE" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "CE" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "CE" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "CE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "CE" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "CE" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "CE" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "CE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "CE" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "CE" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2802" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "CE" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2706" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3047" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2782" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2779" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2738" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2738" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2738" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2738" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2738" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2738" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "I[1]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2738" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2738" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2738" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2738" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "I[1]" } delay_max: 1462 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2738" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "I[1]" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2738" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2738" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2738" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2738" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "I[1]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2738" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2738" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2738" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2738" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2738" port: "O" } sink { cell: "edb_top_inst/LUT__2762" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2738" port: "O" } sink { cell: "edb_top_inst/LUT__2766" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2786" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[3]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__2788" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2700" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2702" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2703" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2708" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2709" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2746" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2755" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2770" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2771" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2778" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2781" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2785" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2788" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3033" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3384" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2803" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "RE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2803" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "RE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "tx_slowclk~CLKOUT~3~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "tx_slowclk~CLKOUT~13~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "tx_slowclk~CLKOUT~19~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "tx_slowclk~CLKOUT~25~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "tx_slowclk~CLKOUT~31~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "tx_slowclk~CLKOUT~37~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "tx_slowclk~CLKOUT~124~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2804" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2804" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2804" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3081" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3082" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3083" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "RE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "RE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "RE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "RE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "RE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "RE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "RE" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "RE" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "RE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "RE" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "RE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3268" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3274" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3298" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3081" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3083" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2805" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2805" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2805" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3089" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3090" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3091" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3089" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3091" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[2]~FF" port: "I[1]" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 2064 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3095" port: "I[1]" } delay_max: 2023 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3105" port: "I[0]" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2807" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2807" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2807" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3107" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3114" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2808" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2808" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2808" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2808" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2808" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2808" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2808" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2808" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3095" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3105" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2809" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2809" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2809" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2809" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2809" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2809" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2809" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2809" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3083" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2679" port: "I[3]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2714" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2727" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2728" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2808" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2809" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2720" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "CE" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2720" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2720" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2720" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "CE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2720" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2720" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2720" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2720" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2720" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2720" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2720" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "CE" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2720" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2720" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2720" port: "O" } sink { cell: "edb_top_inst/LUT__2721" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2790" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2891" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2894" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2898" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2904" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2932" port: "I[3]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2934" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2936" port: "I[2]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2938" port: "I[3]" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2940" port: "I[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2945" port: "I[0]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2951" port: "I[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2953" port: "I[2]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2955" port: "I[3]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2957" port: "I[3]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2959" port: "I[3]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2961" port: "I[2]" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2963" port: "I[3]" } delay_max: 1777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2965" port: "I[2]" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2967" port: "I[2]" } delay_max: 1495 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2969" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2971" port: "I[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2973" port: "I[2]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2975" port: "I[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2977" port: "I[2]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2979" port: "I[2]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2981" port: "I[3]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2983" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2985" port: "I[3]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2987" port: "I[3]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2989" port: "I[3]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2991" port: "I[3]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2993" port: "I[3]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2995" port: "I[2]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2997" port: "I[2]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2957" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3196" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3199" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3230" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3244" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3245" port: "I[0]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "I[1]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2677" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2993" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3133" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "I[1]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "I[1]" } delay_max: 1551 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "I[1]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2678" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2729" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2997" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2892" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3130" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3132" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2899" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3130" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3132" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2907" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2912" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2915" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2917" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2920" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2924" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2926" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2929" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2932" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2934" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2936" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2938" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2940" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2942" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2944" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2947" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2949" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2951" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2953" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2955" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2957" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2959" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2961" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2963" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2965" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2967" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2969" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2971" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2973" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2975" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2977" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2979" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2981" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2983" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2985" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2987" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2989" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2991" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2993" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2995" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2997" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[2]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "I[1]" } delay_max: 1777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "I[1]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3003" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "I[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "I[2]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2683" port: "I[1]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3007" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "I[2]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "I[1]" } delay_max: 1320 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2683" port: "I[3]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3009" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "I[1]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "I[1]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2682" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3011" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2682" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3013" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "I[1]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "I[1]" } delay_max: 1684 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2684" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3015" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "I[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2684" port: "I[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3017" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2685" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3019" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "I[1]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "I[1]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2679" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "I[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2680" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3022" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3024" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3026" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3030" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3209" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3215" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3220" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3209" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3221" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3209" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3219" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3210" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3211" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3212" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3207" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3208" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3212" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3205" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3206" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3212" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3205" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3206" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3212" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3214" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3218" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3223" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3213" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3223" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3225" port: "I[1]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3224" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3226" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3226" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3216" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3216" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3216" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3216" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3136" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3141" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3143" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3144" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3146" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3149" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3152" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3155" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3158" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3173" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3181" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3316" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3318" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3323" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3324" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3326" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3332" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3336" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3337" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3342" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3346" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3350" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3355" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3356" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3361" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3367" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3136" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3139" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3141" port: "I[2]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3143" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3144" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3146" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3149" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3153" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3157" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3158" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3168" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3173" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3334" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3336" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3339" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3341" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3344" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3348" port: "I[2]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3352" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3353" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3355" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3359" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3363" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3364" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3366" port: "I[0]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3369" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3370" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3138" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3139" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3144" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3148" port: "I[0]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3150" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3153" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3156" port: "I[1]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3158" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3168" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3172" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3173" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3177" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3179" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3184" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3188" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3189" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3229" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3317" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3352" port: "I[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3358" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3138" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3139" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3144" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3148" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3150" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3153" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3156" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3158" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3174" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3177" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3181" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3184" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3188" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3189" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3192" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3194" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3229" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3317" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3330" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3353" port: "I[2]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i2" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2734" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i2" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i3" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2734" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i3" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i4" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2732" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i4" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i5" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2733" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i5" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i6" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2733" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i6" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i7" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2733" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i7" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i8" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2733" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i8" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i9" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2731" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i9" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i10" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2731" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i10" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i11" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2731" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i11" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i12" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2731" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i12" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i13" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2732" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i13" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i14" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2732" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i14" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i15" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2732" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i15" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2824" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2824" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i16" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i2" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2826" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "I[1]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i17" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i2" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2828" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i18" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i3" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2830" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i19" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i4" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2832" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i20" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i5" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2834" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2685" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2714" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2727" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2728" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2808" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2809" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i21" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i6" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2836" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2687" port: "I[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2713" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2729" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i22" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i7" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2838" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2688" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2713" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2729" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "I[1]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i23" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i8" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2840" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2688" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2713" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2729" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i24" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i9" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2842" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i25" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i10" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2844" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2690" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2721" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i26" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i11" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2846" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[26]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[26]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2689" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2722" port: "I[0]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2804" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2805" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2806" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i27" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i12" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2694" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2720" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2737" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2747" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2749" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2750" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2752" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2763" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3387" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2692" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2716" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2737" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2747" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2749" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2750" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2752" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2763" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3387" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2692" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2720" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2737" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2747" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2749" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2750" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2752" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2763" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3387" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_100/i2" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2698" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2748" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_100/i2" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_100/i3" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2698" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2748" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_100/i3" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_100/i4" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2699" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2753" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_100/i4" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_100/i5" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2699" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2751" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_100/i5" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_100/i6" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2699" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2751" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_100/i6" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2740" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2756" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2864" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2740" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2756" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2866" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2864" port: "O" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2864" port: "O" } sink { cell: "edb_top_inst/LUT__2866" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2866" port: "O" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2740" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2756" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2866" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2742" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2869" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2873" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2756" port: "O" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2756" port: "O" } sink { cell: "edb_top_inst/LUT__2757" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2756" port: "O" } sink { cell: "edb_top_inst/LUT__2869" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2756" port: "O" } sink { cell: "edb_top_inst/LUT__2873" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2742" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2871" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2873" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2869" port: "O" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2869" port: "O" } sink { cell: "edb_top_inst/LUT__2871" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2739" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2873" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2871" port: "O" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2739" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2875" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2879" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2873" port: "O" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2873" port: "O" } sink { cell: "edb_top_inst/LUT__2875" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2873" port: "O" } sink { cell: "edb_top_inst/LUT__2879" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2739" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2877" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2879" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2875" port: "O" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2875" port: "O" } sink { cell: "edb_top_inst/LUT__2877" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2739" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2879" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2877" port: "O" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2742" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2881" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2883" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2879" port: "O" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2879" port: "O" } sink { cell: "edb_top_inst/LUT__2881" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2879" port: "O" } sink { cell: "edb_top_inst/LUT__2883" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2881" port: "O" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2742" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2881" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2883" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2741" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2885" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2887" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2883" port: "O" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2883" port: "O" } sink { cell: "edb_top_inst/LUT__2885" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2883" port: "O" } sink { cell: "edb_top_inst/LUT__2887" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2885" port: "O" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2741" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2885" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2887" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2741" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2889" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2887" port: "O" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2887" port: "O" } sink { cell: "edb_top_inst/LUT__2889" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2889" port: "O" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2741" port: "I[3]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2889" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2896" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2892" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2902" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2899" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2908" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2909" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2909" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2909" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2909" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2909" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2909" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2909" port: "O" } sink { cell: "edb_top_inst/LUT__2918" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2905" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2905" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2905" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2907" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2912" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2911" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2907" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2915" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2914" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2912" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2917" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2918" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2915" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2921" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2920" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2924" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2923" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2920" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2927" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2926" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2924" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2930" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2929" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2932" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2795" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2795" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2795" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2795" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2795" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "I[1]" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2795" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[1]" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2795" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2795" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2795" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2795" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2795" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2795" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2795" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2795" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2795" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2795" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2795" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2795" port: "O" } sink { cell: "edb_top_inst/LUT__2796" port: "I[1]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2795" port: "O" } sink { cell: "edb_top_inst/LUT__2891" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2795" port: "O" } sink { cell: "edb_top_inst/LUT__2945" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2929" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2934" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2796" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2796" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2796" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2796" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2796" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2796" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2796" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2796" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2796" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2796" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2796" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2796" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2796" port: "O" } sink { cell: "edb_top_inst/LUT__2797" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2936" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2938" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2940" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "I[2]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2942" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2891" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2891" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2891" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2891" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2891" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2891" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2891" port: "O" } sink { cell: "edb_top_inst/LUT__2892" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2891" port: "O" } sink { cell: "edb_top_inst/LUT__2917" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2944" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2945" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2945" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2945" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2945" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2945" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2947" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2949" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2895" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2895" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2895" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2895" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2895" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2895" port: "O" } sink { cell: "edb_top_inst/LUT__2896" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2895" port: "O" } sink { cell: "edb_top_inst/LUT__2902" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2895" port: "O" } sink { cell: "edb_top_inst/LUT__2909" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2895" port: "O" } sink { cell: "edb_top_inst/LUT__2927" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2951" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2953" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2955" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2957" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2959" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2961" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2963" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2965" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2967" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2969" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2971" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2973" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2975" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2977" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2979" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2981" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2983" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2985" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2987" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2989" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2991" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2993" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2995" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2997" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2999" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2999" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2999" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2999" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2999" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2999" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2999" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2999" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3003" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3007" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3009" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3011" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3013" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3015" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3017" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3019" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3022" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3024" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3026" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3030" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3034" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3032" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2701" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2704" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2707" port: "I[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2717" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2745" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2761" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2765" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2766" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2770" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2784" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2798" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2802" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2906" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3036" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3039" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3042" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3384" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2700" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2703" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2707" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2708" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2744" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2746" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2765" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2772" port: "I[3]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2781" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2784" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3033" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3047" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3384" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2767" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2767" port: "O" } sink { cell: "edb_top_inst/LUT__2768" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3037" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[2]" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "I[2]" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__2701" port: "I[0]" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__2718" port: "I[1]" } delay_max: 1434 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__2755" port: "I[0]" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__2771" port: "I[0]" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__2778" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__2783" port: "I[2]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3032" port: "I[0]" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3385" port: "I[1]" } delay_max: 1434 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2708" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2708" port: "O" } sink { cell: "edb_top_inst/LUT__2709" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2708" port: "O" } sink { cell: "edb_top_inst/LUT__2758" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2708" port: "O" } sink { cell: "edb_top_inst/LUT__3032" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2708" port: "O" } sink { cell: "edb_top_inst/LUT__3042" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2701" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2704" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2709" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2717" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2745" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2759" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2760" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2765" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2770" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2783" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2784" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2788" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2799" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2801" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3032" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3033" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3034" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3036" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3039" port: "I[3]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3042" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3384" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2757" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "I[0]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2757" port: "O" } sink { cell: "edb_top_inst/LUT__2758" port: "I[0]" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2757" port: "O" } sink { cell: "edb_top_inst/LUT__2777" port: "I[1]" } delay_max: 1423 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2757" port: "O" } sink { cell: "edb_top_inst/LUT__2781" port: "I[0]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2757" port: "O" } sink { cell: "edb_top_inst/LUT__2786" port: "I[1]" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2757" port: "O" } sink { cell: "edb_top_inst/LUT__3037" port: "I[2]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2703" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2703" port: "O" } sink { cell: "edb_top_inst/LUT__2704" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2703" port: "O" } sink { cell: "edb_top_inst/LUT__2717" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2703" port: "O" } sink { cell: "edb_top_inst/LUT__2760" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2703" port: "O" } sink { cell: "edb_top_inst/LUT__2786" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2703" port: "O" } sink { cell: "edb_top_inst/LUT__2798" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2703" port: "O" } sink { cell: "edb_top_inst/LUT__2799" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2703" port: "O" } sink { cell: "edb_top_inst/LUT__2802" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2703" port: "O" } sink { cell: "edb_top_inst/LUT__2906" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2703" port: "O" } sink { cell: "edb_top_inst/LUT__3036" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3039" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2683" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "CE" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "CE" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "CE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "CE" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "CE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "CE" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3042" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2683" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2706" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3047" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2682" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2682" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2684" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2684" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2685" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3048" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3048" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3048" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3048" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3048" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3048" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3048" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3048" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3048" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3048" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3048" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3048" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3048" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3048" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2679" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2680" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2680" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2677" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "I[0]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2677" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2678" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2678" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2679" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2685" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2687" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2688" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2688" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2690" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2690" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2689" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2689" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2687" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2695" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2693" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2693" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2694" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2694" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2692" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2692" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2695" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3083" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3082" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3082" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3081" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3081" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3083" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3082" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3131" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[10]" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_11" port: "I[1]" } delay_max: 2049 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[10]" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10" port: "I[1]" } delay_max: 1763 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[10]" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_24" port: "I[1]" } delay_max: 1800 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[10]" } sink { cell: "LUT__15411" port: "I[1]" } delay_max: 2048 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[10]" } sink { cell: "LUT__15420" port: "I[0]" } delay_max: 1801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" port: "I[1]" } delay_max: 2012 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 1805 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3097" port: "I[0]" } delay_max: 1816 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3105" port: "I[2]" } delay_max: 1805 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[10]" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_11" port: "I[2]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[10]" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10" port: "I[2]" } delay_max: 1841 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[10]" } sink { cell: "LUT__15411" port: "I[2]" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[10]" } sink { cell: "LUT__15421" port: "I[0]" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[10]" } sink { cell: "LUT__15430" port: "I[1]" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" port: "I[1]" } delay_max: 1743 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 2475 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3096" port: "I[0]" } delay_max: 2605 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3098" port: "I[1]" } delay_max: 2408 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[10]" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_11" port: "I[3]" } delay_max: 1811 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[10]" } sink { cell: "LUT__15410" port: "I[1]" } delay_max: 1810 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[10]" } sink { cell: "LUT__15414" port: "I[0]" } delay_max: 1339 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[10]" } sink { cell: "LUT__15420" port: "I[1]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" port: "I[1]" } delay_max: 1759 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[0]" } delay_max: 1993 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3096" port: "I[2]" } delay_max: 2439 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3098" port: "I[0]" } delay_max: 1983 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[10]" } sink { cell: "LUT__15410" port: "I[0]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[10]" } sink { cell: "LUT__15414" port: "I[1]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[10]" } sink { cell: "LUT__15423" port: "I[0]" } delay_max: 1806 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[10]" } sink { cell: "LUT__15429" port: "I[0]" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[10]" } sink { cell: "LUT__15432" port: "I[0]" } delay_max: 1339 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" port: "I[1]" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[0]" } delay_max: 2272 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3099" port: "I[0]" } delay_max: 2014 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3103" port: "I[0]" } delay_max: 2275 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[10]" } sink { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28" port: "I[0]" } delay_max: 1944 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[10]" } sink { cell: "LUT__15413" port: "I[1]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[10]" } sink { cell: "LUT__15418" port: "I[0]" } delay_max: 1823 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[10]" } sink { cell: "LUT__15421" port: "I[1]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" port: "I[1]" } delay_max: 1213 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[0]" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3100" port: "I[0]" } delay_max: 1949 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3104" port: "I[0]" } delay_max: 2198 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[10]" } sink { cell: "LUT__15416" port: "I[0]" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[10]" } sink { cell: "LUT__15418" port: "I[1]" } delay_max: 1800 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[10]" } sink { cell: "LUT__15421" port: "I[2]" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[8]~FF" port: "I[1]" } delay_max: 2021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[0]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3101" port: "I[0]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3104" port: "I[2]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[10]" } sink { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28" port: "I[1]" } delay_max: 2252 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[10]" } sink { cell: "u_lcd_driver/r_lcd_dv~FF_frt_7" port: "I[1]" } delay_max: 2044 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[10]" } sink { cell: "LUT__15421" port: "I[3]" } delay_max: 1767 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[9]~FF" port: "I[1]" } delay_max: 1917 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 2441 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[0]" } delay_max: 1971 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3103" port: "I[2]" } delay_max: 2237 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3091" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3091" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3090" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3090" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3089" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3089" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3091" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3090" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3130" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3132" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3107" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3114" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3097" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3105" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3096" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3098" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3096" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3098" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3099" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3103" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3100" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3104" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3101" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3104" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3103" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" port: "I[1]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" port: "I[1]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" port: "I[1]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[8]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3111" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3111" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3101" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3107" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3108" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3096" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3096" port: "O" } sink { cell: "edb_top_inst/LUT__3097" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3103" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3104" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3105" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3107" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3108" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3114" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3107" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3130" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3132" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3111" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3109" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3109" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3110" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3110" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3112" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3112" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3111" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3109" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3109" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3110" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3110" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3112" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3112" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3133" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3135" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[8]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3163" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2789" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2893" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2900" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3228" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3233" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3259" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3261" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3269" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3277" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3279" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3283" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3287" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3288" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3290" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3262" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3263" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3258" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3135" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3258" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3265" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "CE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3265" port: "O" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3265" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3265" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3265" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "CE" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3265" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "CE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3265" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3265" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "CE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3265" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3265" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3265" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3265" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3265" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3265" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "CE" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3265" port: "O" } sink { cell: "edb_top_inst/LUT__3292" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3266" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3266" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3266" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3266" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "CE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3266" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3266" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "CE" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3266" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3266" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "CE" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3266" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "CE" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3266" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "CE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3266" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "CE" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3266" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3292" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3292" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2797" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3266" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3268" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3266" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3268" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3268" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3268" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3272" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2789" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2893" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2901" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3162" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3163" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3260" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3272" port: "I[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3279" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3281" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3283" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3269" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3274" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "RE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2789" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2893" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2900" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3163" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3260" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3263" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3274" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3278" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3279" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3281" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3284" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3294" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3276" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3198" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3198" port: "O" } sink { cell: "edb_top_inst/LUT__3262" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3198" port: "O" } sink { cell: "edb_top_inst/LUT__3272" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3198" port: "O" } sink { cell: "edb_top_inst/LUT__3288" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3281" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3284" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3275" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3275" port: "O" } sink { cell: "edb_top_inst/LUT__3276" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3288" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3289" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3290" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2789" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2893" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2901" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3161" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3162" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3228" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3233" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3259" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3270" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3275" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3277" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3278" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3279" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3280" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3283" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3292" port: "O" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2705" port: "I[1]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2755" port: "I[2]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2783" port: "I[0]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3265" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3302" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3303" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3304" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3305" port: "I[1]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3306" port: "I[1]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3307" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3308" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3309" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3310" port: "I[1]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3311" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3312" port: "I[1]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3313" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2896" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2902" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2908" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "I[1]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2911" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2914" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2918" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2921" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2923" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "I[1]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2927" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2930" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3217" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3318" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3323" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3331" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__3299" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "RE" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "RE" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "RE" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "RE" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "RE" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "RE" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "RE" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "RE" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "RE" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "RE" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "RE" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "RE" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "RE" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "RE" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "RE" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "RE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "RE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "RE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "RE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/LUT__3299" port: "I[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3298" port: "O" } sink { cell: "edb_top_inst/LUT__3300" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3294" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "CE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3294" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3294" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "CE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3294" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3294" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3294" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "CE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3294" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "CE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3294" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3294" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3294" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "CE" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3294" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "CE" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3294" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "CE" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3294" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "CE" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3294" port: "O" } sink { cell: "edb_top_inst/LUT__3296" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "RE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "RE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "RE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "RE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "RE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "RE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "RE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "RE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "RE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "RE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "RE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "RE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "RE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "RE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "RE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "RE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "RE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3299" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" port: "RE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "CE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "CE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "CE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "CE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "CE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "CE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/LUT__3296" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2908" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "CE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "CE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "CE" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "CE" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "CE" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "CE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "CE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "CE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "CE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "CE" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "CE" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "CE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "CE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3300" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WE" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "WE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WE" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WE" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WE" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WE" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WE" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3301" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3154" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3176" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3244" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3215" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3318" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3324" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3326" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3221" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3323" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3332" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3219" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3326" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3337" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3210" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3332" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3342" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3207" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3337" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3346" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3205" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3206" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3342" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3350" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3205" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3206" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3346" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3356" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3218" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3350" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3361" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3213" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3356" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3367" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3225" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3361" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3224" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3367" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2911" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2914" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2918" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2921" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2923" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2927" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2930" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2932" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2934" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2936" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2938" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2940" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WDATA[0]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WDATA[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WDATA[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WDATA[0]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WDATA[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WDATA[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WDATA[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WDATA[0]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WDATA[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3296" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3296" port: "O" } sink { cell: "edb_top_inst/LUT__3300" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3160" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3160" port: "O" } sink { cell: "edb_top_inst/LUT__3161" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3160" port: "O" } sink { cell: "edb_top_inst/LUT__3198" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3160" port: "O" } sink { cell: "edb_top_inst/LUT__3270" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3160" port: "O" } sink { cell: "edb_top_inst/LUT__3280" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "WDATA[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3174" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3174" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3174" port: "O" } sink { cell: "edb_top_inst/LUT__3175" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3314" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3314" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[8]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[8]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[8]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "WADDR[8]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[8]" } delay_max: 1556 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[8]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[8]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[8]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[8]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[8]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[8]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3316" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3316" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3317" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3317" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3317" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3317" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3319" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3319" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[9]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[9]" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[9]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "WADDR[9]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[9]" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[9]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[9]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[9]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[9]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[9]" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[9]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3324" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3324" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3324" port: "O" } sink { cell: "edb_top_inst/LUT__3344" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3324" port: "O" } sink { cell: "edb_top_inst/LUT__3364" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3153" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3153" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3153" port: "O" } sink { cell: "edb_top_inst/LUT__3154" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3153" port: "O" } sink { cell: "edb_top_inst/LUT__3166" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3153" port: "O" } sink { cell: "edb_top_inst/LUT__3176" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3153" port: "O" } sink { cell: "edb_top_inst/LUT__3190" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3153" port: "O" } sink { cell: "edb_top_inst/LUT__3230" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3153" port: "O" } sink { cell: "edb_top_inst/LUT__3314" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3153" port: "O" } sink { cell: "edb_top_inst/LUT__3319" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3153" port: "O" } sink { cell: "edb_top_inst/LUT__3328" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3322" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3322" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[10]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[10]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[10]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "WADDR[10]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[10]" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[10]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[10]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[10]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[10]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[10]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[10]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3168" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3168" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3168" port: "O" } sink { cell: "edb_top_inst/LUT__3169" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3168" port: "O" } sink { cell: "edb_top_inst/LUT__3316" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3328" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3328" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[11]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[11]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[11]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "WADDR[11]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[11]" } delay_max: 1596 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[11]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[11]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[11]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[11]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[11]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[11]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3330" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3330" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3330" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3330" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3330" port: "O" } sink { cell: "edb_top_inst/LUT__3336" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3334" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3334" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[0]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[0]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[0]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "WADDR[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[0]" } delay_max: 1335 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[0]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[0]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[0]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[0]" } delay_max: 1335 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3336" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3336" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3336" port: "O" } sink { cell: "edb_top_inst/LUT__3341" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3339" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3339" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[1]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[1]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[1]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "WADDR[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[1]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[1]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[1]" } delay_max: 1284 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[1]" } delay_max: 1491 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3341" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3341" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3344" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3344" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[2]" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "WADDR[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[2]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[2]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[2]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[2]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[2]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3321" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3321" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3321" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3321" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3321" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3321" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3321" port: "O" } sink { cell: "edb_top_inst/LUT__3322" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3348" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3348" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[3]" } delay_max: 1289 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[3]" } delay_max: 1349 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[3]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "WADDR[3]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[3]" } delay_max: 1557 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[3]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[3]" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[3]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[3]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[3]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3149" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3149" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3149" port: "O" } sink { cell: "edb_top_inst/LUT__3150" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3149" port: "O" } sink { cell: "edb_top_inst/LUT__3165" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3149" port: "O" } sink { cell: "edb_top_inst/LUT__3177" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3149" port: "O" } sink { cell: "edb_top_inst/LUT__3179" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3149" port: "O" } sink { cell: "edb_top_inst/LUT__3184" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3353" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3353" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[3]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[4]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[4]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[4]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "WADDR[4]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[4]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[4]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[4]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[4]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[4]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[4]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[4]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3355" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3355" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3359" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[3]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3359" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[5]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[5]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[5]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "WADDR[5]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[5]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[5]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[5]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[5]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[5]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[5]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[5]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3136" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3136" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3136" port: "O" } sink { cell: "edb_top_inst/LUT__3137" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3136" port: "O" } sink { cell: "edb_top_inst/LUT__3177" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3136" port: "O" } sink { cell: "edb_top_inst/LUT__3189" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3136" port: "O" } sink { cell: "edb_top_inst/LUT__3193" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3136" port: "O" } sink { cell: "edb_top_inst/LUT__3322" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3364" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3364" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[6]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[6]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[6]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "WADDR[6]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[6]" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[6]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[6]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[6]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[6]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[6]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[6]" } delay_max: 1522 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3156" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3156" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3156" port: "O" } sink { cell: "edb_top_inst/LUT__3157" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3156" port: "O" } sink { cell: "edb_top_inst/LUT__3321" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3156" port: "O" } sink { cell: "edb_top_inst/LUT__3364" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3156" port: "O" } sink { cell: "edb_top_inst/LUT__3370" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3366" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3366" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3370" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3370" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[7]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[7]" } delay_max: 1606 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[7]" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "WADDR[7]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[7]" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[7]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[7]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[7]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[7]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[7]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[7]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3302" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3303" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3304" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3305" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3306" port: "I[0]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3307" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3308" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3309" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3310" port: "I[0]" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3311" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3312" port: "I[0]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3313" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3145" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3164" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3166" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3244" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3137" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3166" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3247" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3154" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3176" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3246" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3142" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3175" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3249" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3251" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3145" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3178" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3249" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3251" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3147" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3167" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3237" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3238" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3137" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3140" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3142" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3165" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3167" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3237" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3238" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3150" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3170" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3241" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3242" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3252" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3159" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3170" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3241" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3250" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3157" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3178" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3256" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3140" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3179" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3235" port: "I[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3255" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3148" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3175" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2792" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2792" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2796" port: "I[0]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2891" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2892" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2895" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2898" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2904" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2917" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2932" port: "I[2]" } delay_max: 1266 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2938" port: "I[2]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2944" port: "I[1]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2947" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2951" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2955" port: "I[2]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2957" port: "I[2]" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2959" port: "I[2]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2963" port: "I[2]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2969" port: "I[2]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2971" port: "I[2]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2975" port: "I[2]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2981" port: "I[2]" } delay_max: 1262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2983" port: "I[2]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2985" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2987" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2989" port: "I[2]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2991" port: "I[2]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2993" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3009" port: "I[1]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3011" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3017" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2792" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2792" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2793" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2793" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2689" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2722" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2804" port: "I[0]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2805" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2806" port: "I[1]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2793" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2687" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2721" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2793" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2695" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2716" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2791" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2693" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2716" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2791" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2693" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2716" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2794" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2959" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3195" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3199" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3244" port: "I[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3245" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2961" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3193" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3199" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3247" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2963" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3190" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3199" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3246" port: "I[1]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2965" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3183" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3200" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3239" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3249" port: "I[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3251" port: "I[1]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2967" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3190" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3200" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3239" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3249" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3251" port: "I[3]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2969" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3185" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3200" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3237" port: "I[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3238" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2971" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3183" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3200" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3237" port: "I[2]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3238" port: "I[3]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2973" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3184" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3201" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3241" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3242" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3252" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2975" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3186" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3192" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3201" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3241" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3250" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2977" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3191" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3203" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3235" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3256" port: "I[3]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2979" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3186" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3203" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3235" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3255" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2981" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3192" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3203" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3229" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3235" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3236" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2983" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3182" port: "I[3]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3202" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2985" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3182" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3202" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2987" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3188" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3202" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2989" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3194" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3202" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3385" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3385" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3385" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3385" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2710" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "CE" } delay_max: 1333 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "CE" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "CE" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "CE" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "CE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "CE" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "CE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "CE" } delay_max: 1702 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "CE" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "CE" } delay_max: 1769 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "CE" } delay_max: 1980 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "CE" } delay_max: 1980 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "CE" } delay_max: 1980 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "CE" } delay_max: 1980 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "CE" } delay_max: 1772 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "CE" } delay_max: 2229 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "CE" } delay_max: 1705 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "CE" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "CE" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "CE" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "CE" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "CE" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "CE" } delay_max: 2123 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "CE" } delay_max: 2124 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "CE" } delay_max: 1925 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "CE" } delay_max: 1925 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "CE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "CE" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "CE" } delay_max: 1991 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "CE" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "CE" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "CE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "CE" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "CE" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "CE" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "CE" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "CE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "CE" } delay_max: 1235 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "CE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "CE" } delay_max: 1430 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "CE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "CE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "CE" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "CE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "CE" } delay_max: 1446 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "CE" } delay_max: 795 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "CE" } delay_max: 1494 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "CE" } delay_max: 1495 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "CE" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "CE" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "CE" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "CE" } delay_max: 1002 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "CE" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "CE" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "CE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "CE" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "CE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "CE" } delay_max: 795 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "CE" } delay_max: 795 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "CE" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "CE" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "CE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "CE" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "CE" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "CE" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "CE" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "CE" } delay_max: 1333 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "CE" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "CE" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "CE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3386" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2710" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2710" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2710" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2695" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2718" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__2772" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3385" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "jtag_inst1_TDI" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "I[1]" } delay_max: 1957 delay_min: 0  }
route { driver { cell: "jtag_inst1_TDI" port: "inpad" } sink { cell: "edb_top_inst/LUT__3047" port: "I[0]" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "LUT__16197" port: "O" } sink { cell: "u_lcd_driver/hcnt[8]~FF_frt_41" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_lcd_driver/hcnt[8]~FF_frt_41" port: "O_seq" } sink { cell: "LUT__16199" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__16189" port: "O" } sink { cell: "u_lcd_driver/vcnt[2]~FF_frt_40" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[2]~FF_frt_40" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[2]~FF_frt_40_rtinv" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28_frt_38" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_dv~FF_frt_7" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28_frt_38" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_dv~FF_frt_7" port: "O" } sink { cell: "LUT__15417" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_dv~FF_frt_7" port: "O" } sink { cell: "LUT__15419" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_27" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28_frt_38" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28_frt_38" port: "O_seq" } sink { cell: "LUT__15448" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28_frt_38" port: "O_seq" } sink { cell: "LUT__15472" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28_frt_38" port: "O_seq" } sink { cell: "LUT__15473" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28_frt_38" port: "O_seq" } sink { cell: "LUT__15477" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[7]~FF_frt_39" port: "O_seq" } sink { cell: "u_lcd_driver/vcnt[7]~FF_frt_39_rtinv" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_2/sub_50/add_2/i1" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28" port: "O_seq" } sink { cell: "u_rgb2dvi/enc_2/sub_50/add_2/i1" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28" port: "O_seq" } sink { cell: "LUT__15441" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28" port: "O_seq" } sink { cell: "LUT__15449" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28" port: "O_seq" } sink { cell: "LUT__15464" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28" port: "O_seq" } sink { cell: "LUT__15474" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28" port: "O_seq" } sink { cell: "LUT__15476" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28" port: "O_seq" } sink { cell: "LUT__15478" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[5]~FF_frt_28" port: "O_seq" } sink { cell: "LUT__15482" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15417" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_20_frt_26" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15417" port: "O" } sink { cell: "LUT__15426" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15417" port: "O" } sink { cell: "LUT__15431" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15417" port: "O" } sink { cell: "LUT__15433" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15424" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_20_frt_26" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15424" port: "O" } sink { cell: "LUT__15426" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15424" port: "O" } sink { cell: "LUT__15431" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15424" port: "O" } sink { cell: "LUT__15433" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15425" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_20_frt_26" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15425" port: "O" } sink { cell: "LUT__15426" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15425" port: "O" } sink { cell: "LUT__15431" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15425" port: "O" } sink { cell: "LUT__15433" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15413" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_20_frt_26" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15413" port: "O" } sink { cell: "LUT__15416" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_20_frt_26" port: "O_seq" } sink { cell: "LUT__16237" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_11" port: "O" } sink { cell: "LUT__15410" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_11" port: "O" } sink { cell: "LUT__15429" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_11" port: "O_seq" } sink { cell: "LUT__16234" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_24" port: "O_seq" } sink { cell: "LUT__16231" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_dv~FF_frt_7" port: "O_seq" } sink { cell: "LUT__15441" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_dv~FF_frt_7" port: "O_seq" } sink { cell: "LUT__15475" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15414" port: "O" } sink { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15414" port: "O" } sink { cell: "LUT__15416" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__15414" port: "O" } sink { cell: "LUT__15419" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__15761" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF_frt_0" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15761" port: "O" } sink { cell: "LUT__15762" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[12]~FF_frt_0" port: "O_seq" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i13" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "Axi_Clk" port: "inpad" } sink { cell: "CLKBUF__0" port: "IO_in" } delay_max: 0 delay_min: 0  }
route { driver { cell: "tx_slowclk" port: "inpad" } sink { cell: "CLKBUF__1" port: "IO_in" } delay_max: 0 delay_min: 0  }
route { driver { cell: "tx_fastclk" port: "inpad" } sink { cell: "tx_fastclk~CLKBUF" port: "IO_in" } delay_max: 0 delay_min: 0  }
route { driver { cell: "hdmi_clk1x_i" port: "inpad" } sink { cell: "CLKBUF__2" port: "IO_in" } delay_max: 0 delay_min: 0  }
route { driver { cell: "hdmi_clk2x_i" port: "inpad" } sink { cell: "CLKBUF__3" port: "IO_in" } delay_max: 0 delay_min: 0  }
route { driver { cell: "hdmi_clk5x_i" port: "inpad" } sink { cell: "hdmi_clk5x_i~CLKBUF" port: "IO_in" } delay_max: 0 delay_min: 0  }
route { driver { cell: "PllLocked[1]" port: "inpad" } sink { cell: "LUT__15161" port: "I[0]" } delay_max: 2951 delay_min: 0  }
route { driver { cell: "PllLocked[0]" port: "inpad" } sink { cell: "LUT__15161" port: "I[1]" } delay_max: 3991 delay_min: 0  }
route { driver { cell: "LUT__16357" port: "O" } sink { cell: "DdrCtrl_CFG_SEQ_RST" port: "outpad" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15140" port: "O" } sink { cell: "DdrCtrl_AVALID_0" port: "outpad" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[127]" port: "outpad" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[126]" port: "outpad" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[125]" port: "outpad" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[124]" port: "outpad" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[123]" port: "outpad" } delay_max: 1551 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[122]" port: "outpad" } delay_max: 1320 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[121]" port: "outpad" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[10]" } sink { cell: "DdrCtrl_WDATA_0[120]" port: "outpad" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[119]" port: "outpad" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[118]" port: "outpad" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[117]" port: "outpad" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[116]" port: "outpad" } delay_max: 1092 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[115]" port: "outpad" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[114]" port: "outpad" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[113]" port: "outpad" } delay_max: 1265 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[11]" } sink { cell: "DdrCtrl_WDATA_0[112]" port: "outpad" } delay_max: 1494 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[111]" port: "outpad" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[110]" port: "outpad" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[109]" port: "outpad" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[108]" port: "outpad" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[107]" port: "outpad" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[106]" port: "outpad" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[105]" port: "outpad" } delay_max: 1092 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[12]" } sink { cell: "DdrCtrl_WDATA_0[104]" port: "outpad" } delay_max: 1320 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[103]" port: "outpad" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[102]" port: "outpad" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[101]" port: "outpad" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[100]" port: "outpad" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[99]" port: "outpad" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[98]" port: "outpad" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[97]" port: "outpad" } delay_max: 1092 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[13]" } sink { cell: "DdrCtrl_WDATA_0[96]" port: "outpad" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[95]" port: "outpad" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[94]" port: "outpad" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[93]" port: "outpad" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[92]" port: "outpad" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[91]" port: "outpad" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[90]" port: "outpad" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[89]" port: "outpad" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[15]" } sink { cell: "DdrCtrl_WDATA_0[88]" port: "outpad" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[87]" port: "outpad" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[86]" port: "outpad" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[85]" port: "outpad" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[84]" port: "outpad" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[83]" port: "outpad" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[82]" port: "outpad" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[81]" port: "outpad" } delay_max: 881 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[16]" } sink { cell: "DdrCtrl_WDATA_0[80]" port: "outpad" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[79]" port: "outpad" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[78]" port: "outpad" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[77]" port: "outpad" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[76]" port: "outpad" } delay_max: 611 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[75]" port: "outpad" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[74]" port: "outpad" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[73]" port: "outpad" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[17]" } sink { cell: "DdrCtrl_WDATA_0[72]" port: "outpad" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[71]" port: "outpad" } delay_max: 1752 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[70]" port: "outpad" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[69]" port: "outpad" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[68]" port: "outpad" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[67]" port: "outpad" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[66]" port: "outpad" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[65]" port: "outpad" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[18]" } sink { cell: "DdrCtrl_WDATA_0[64]" port: "outpad" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[0]" } sink { cell: "DdrCtrl_WDATA_0[63]" port: "outpad" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[0]" } sink { cell: "DdrCtrl_WDATA_0[62]" port: "outpad" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[0]" } sink { cell: "DdrCtrl_WDATA_0[61]" port: "outpad" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[0]" } sink { cell: "DdrCtrl_WDATA_0[60]" port: "outpad" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[0]" } sink { cell: "DdrCtrl_WDATA_0[59]" port: "outpad" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[0]" } sink { cell: "DdrCtrl_WDATA_0[58]" port: "outpad" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[0]" } sink { cell: "DdrCtrl_WDATA_0[57]" port: "outpad" } delay_max: 845 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[0]" } sink { cell: "DdrCtrl_WDATA_0[56]" port: "outpad" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[1]" } sink { cell: "DdrCtrl_WDATA_0[55]" port: "outpad" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[1]" } sink { cell: "DdrCtrl_WDATA_0[54]" port: "outpad" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[1]" } sink { cell: "DdrCtrl_WDATA_0[53]" port: "outpad" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[1]" } sink { cell: "DdrCtrl_WDATA_0[52]" port: "outpad" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[1]" } sink { cell: "DdrCtrl_WDATA_0[51]" port: "outpad" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[1]" } sink { cell: "DdrCtrl_WDATA_0[50]" port: "outpad" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[1]" } sink { cell: "DdrCtrl_WDATA_0[49]" port: "outpad" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[1]" } sink { cell: "DdrCtrl_WDATA_0[48]" port: "outpad" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[2]" } sink { cell: "DdrCtrl_WDATA_0[47]" port: "outpad" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[2]" } sink { cell: "DdrCtrl_WDATA_0[46]" port: "outpad" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[2]" } sink { cell: "DdrCtrl_WDATA_0[45]" port: "outpad" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[2]" } sink { cell: "DdrCtrl_WDATA_0[44]" port: "outpad" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[2]" } sink { cell: "DdrCtrl_WDATA_0[43]" port: "outpad" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[2]" } sink { cell: "DdrCtrl_WDATA_0[42]" port: "outpad" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[2]" } sink { cell: "DdrCtrl_WDATA_0[41]" port: "outpad" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[2]" } sink { cell: "DdrCtrl_WDATA_0[40]" port: "outpad" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[3]" } sink { cell: "DdrCtrl_WDATA_0[39]" port: "outpad" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[3]" } sink { cell: "DdrCtrl_WDATA_0[38]" port: "outpad" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[3]" } sink { cell: "DdrCtrl_WDATA_0[37]" port: "outpad" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[3]" } sink { cell: "DdrCtrl_WDATA_0[36]" port: "outpad" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[3]" } sink { cell: "DdrCtrl_WDATA_0[35]" port: "outpad" } delay_max: 853 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[3]" } sink { cell: "DdrCtrl_WDATA_0[34]" port: "outpad" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[3]" } sink { cell: "DdrCtrl_WDATA_0[33]" port: "outpad" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[3]" } sink { cell: "DdrCtrl_WDATA_0[32]" port: "outpad" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[5]" } sink { cell: "DdrCtrl_WDATA_0[31]" port: "outpad" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[5]" } sink { cell: "DdrCtrl_WDATA_0[30]" port: "outpad" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[5]" } sink { cell: "DdrCtrl_WDATA_0[29]" port: "outpad" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[5]" } sink { cell: "DdrCtrl_WDATA_0[28]" port: "outpad" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[5]" } sink { cell: "DdrCtrl_WDATA_0[27]" port: "outpad" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[5]" } sink { cell: "DdrCtrl_WDATA_0[26]" port: "outpad" } delay_max: 1732 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[5]" } sink { cell: "DdrCtrl_WDATA_0[25]" port: "outpad" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[5]" } sink { cell: "DdrCtrl_WDATA_0[24]" port: "outpad" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[6]" } sink { cell: "DdrCtrl_WDATA_0[23]" port: "outpad" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[6]" } sink { cell: "DdrCtrl_WDATA_0[22]" port: "outpad" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[6]" } sink { cell: "DdrCtrl_WDATA_0[21]" port: "outpad" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[6]" } sink { cell: "DdrCtrl_WDATA_0[20]" port: "outpad" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[6]" } sink { cell: "DdrCtrl_WDATA_0[19]" port: "outpad" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[6]" } sink { cell: "DdrCtrl_WDATA_0[18]" port: "outpad" } delay_max: 1732 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[6]" } sink { cell: "DdrCtrl_WDATA_0[17]" port: "outpad" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[6]" } sink { cell: "DdrCtrl_WDATA_0[16]" port: "outpad" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[7]" } sink { cell: "DdrCtrl_WDATA_0[15]" port: "outpad" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[7]" } sink { cell: "DdrCtrl_WDATA_0[14]" port: "outpad" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[7]" } sink { cell: "DdrCtrl_WDATA_0[13]" port: "outpad" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[7]" } sink { cell: "DdrCtrl_WDATA_0[12]" port: "outpad" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[7]" } sink { cell: "DdrCtrl_WDATA_0[11]" port: "outpad" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[7]" } sink { cell: "DdrCtrl_WDATA_0[10]" port: "outpad" } delay_max: 1521 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[7]" } sink { cell: "DdrCtrl_WDATA_0[9]" port: "outpad" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[7]" } sink { cell: "DdrCtrl_WDATA_0[8]" port: "outpad" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1" port: "RDATA[8]" } sink { cell: "DdrCtrl_WDATA_0[7]" port: "outpad" } delay_max: 1947 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12" port: "RDATA[8]" } sink { cell: "DdrCtrl_WDATA_0[6]" port: "outpad" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12" port: "RDATA[8]" } sink { cell: "DdrCtrl_WDATA_0[5]" port: "outpad" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12" port: "RDATA[8]" } sink { cell: "DdrCtrl_WDATA_0[4]" port: "outpad" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12" port: "RDATA[8]" } sink { cell: "DdrCtrl_WDATA_0[3]" port: "outpad" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12" port: "RDATA[8]" } sink { cell: "DdrCtrl_WDATA_0[2]" port: "outpad" } delay_max: 1695 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12" port: "RDATA[8]" } sink { cell: "DdrCtrl_WDATA_0[1]" port: "outpad" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[8]" } sink { cell: "DdrCtrl_WDATA_0[0]" port: "outpad" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "LUT__15148" port: "O" } sink { cell: "DdrCtrl_WLAST_0" port: "outpad" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "LUT__15148" port: "O" } sink { cell: "LUT__16012" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "DdrCtrl_WREADY_0" port: "inpad" } sink { cell: "LUT__15145" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "DdrCtrl_WREADY_0" port: "inpad" } sink { cell: "LUT__16012" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "DdrCtrl_WREADY_0" port: "inpad" } sink { cell: "LUT__16023" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__15146" port: "O" } sink { cell: "DdrCtrl_BREADY_0" port: "outpad" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "LUT__15146" port: "O" } sink { cell: "LUT__15147" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "LUT__15146" port: "O" } sink { cell: "LUT__16140" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15152" port: "O" } sink { cell: "cmos_sclk" port: "outpad" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "LUT__15154" port: "O" } sink { cell: "cmos_sdat_OE" port: "outpad" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "cmos_pclk" port: "inpad" } sink { cell: "CLKBUF__4" port: "IO_in" } delay_max: 0 delay_min: 0  }
route { driver { cell: "jtag_inst1_CAPTURE" port: "inpad" } sink { cell: "edb_top_inst/LUT__2780" port: "I[0]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "jtag_inst1_SEL" port: "inpad" } sink { cell: "edb_top_inst/LUT__3385" port: "I[3]" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "jtag_inst1_SEL" port: "inpad" } sink { cell: "edb_top_inst/LUT__3386" port: "I[0]" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "jtag_inst1_SHIFT" port: "inpad" } sink { cell: "edb_top_inst/LUT__2801" port: "I[1]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "jtag_inst1_SHIFT" port: "inpad" } sink { cell: "edb_top_inst/LUT__3386" port: "I[1]" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "jtag_inst1_TCK" port: "inpad" } sink { cell: "CLKBUF__5" port: "IO_in" } delay_max: 2898 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2711" port: "O" } sink { cell: "jtag_inst1_TDO" port: "outpad" } delay_max: 1423 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_37_rtinv" port: "O" } sink { cell: "LUT__15442" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_37_rtinv" port: "O" } sink { cell: "LUT__15448" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_37_rtinv" port: "O" } sink { cell: "LUT__15472" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_37_rtinv" port: "O" } sink { cell: "LUT__15473" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_37_rtinv" port: "O" } sink { cell: "LUT__15476" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_22_frt_37_rtinv" port: "O" } sink { cell: "LUT__15477" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "AUX_ADD_CO__u_rgb2dvi/enc_2/sub_50/add_2/i1" port: "O" } sink { cell: "AUX_ADD_CI__u_rgb2dvi/enc_0/sub_52/add_2/i2" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "AUX_ADD_CO__u_rgb2dvi/enc_2/sub_50/add_2/i1" port: "O" } sink { cell: "AUX_ADD_CI__u_rgb2dvi/enc_0/sub_50/add_2/i2" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__u_rgb2dvi/enc_0/sub_52/add_2/i2" port: "cout" } sink { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__u_rgb2dvi/enc_0/sub_50/add_2/i2" port: "cout" } sink { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/sub_50/add_2/i1" port: "cout" } sink { cell: "AUX_ADD_CO__u_rgb2dvi/enc_2/sub_50/add_2/i1" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__u_rgb2dvi/enc_2/sub_50/add_2/i1" port: "cout" } sink { cell: "u_rgb2dvi/enc_2/sub_50/add_2/i1" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__u_rgb2dvi/enc_0/sub_79/add_2/i2" port: "cout" } sink { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i1" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i1" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i12" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i1" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i1" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i12" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i10" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i2" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i2" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i4" port: "O" } sink { cell: "u_rgb2dvi/enc_2/add_75/i4" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i4" port: "O" } sink { cell: "LUT__15452" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/add_75/i3" port: "cout" } sink { cell: "u_rgb2dvi/enc_2/add_75/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/add_75/i4" port: "O" } sink { cell: "LUT__15451" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/add_75/i4" port: "O" } sink { cell: "LUT__15466" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/add_75/i4" port: "O" } sink { cell: "LUT__15485" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_2/add_75/i4" port: "cout" } sink { cell: "u_rgb2dvi/enc_0/add_75/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i5" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i5" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i5" port: "O" } sink { cell: "LUT__15427" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i4" port: "cout" } sink { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i5" port: "O" } sink { cell: "LUT__15446" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i5" port: "O" } sink { cell: "LUT__15463" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i5" port: "O" } sink { cell: "LUT__15480" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i4" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i4" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i4" port: "O" } sink { cell: "LUT__15452" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i3" port: "cout" } sink { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i4" port: "O" } sink { cell: "LUT__15451" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i4" port: "O" } sink { cell: "LUT__15466" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i4" port: "O" } sink { cell: "LUT__15485" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i3" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i3" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i3" port: "O" } sink { cell: "LUT__15455" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i2" port: "cout" } sink { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i3" port: "O" } sink { cell: "LUT__15454" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i3" port: "O" } sink { cell: "LUT__15468" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i3" port: "O" } sink { cell: "LUT__15487" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i4" port: "cout" } sink { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i5" port: "O" } sink { cell: "u_rgb2dvi/enc_0/add_75/i5" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i5" port: "O" } sink { cell: "LUT__15427" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__15476" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i4" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__15476" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i4" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15477" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i4" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15477" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i4" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i3" port: "cout" } sink { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__15474" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i3" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15474" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i3" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15474" port: "O" } sink { cell: "LUT__15476" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15473" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i3" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__15473" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i3" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15473" port: "O" } sink { cell: "LUT__15474" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i2" port: "cout" } sink { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i3" port: "O" } sink { cell: "u_rgb2dvi/enc_0/add_75/i3" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i3" port: "O" } sink { cell: "LUT__15455" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15478" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i2" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15478" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i2" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15472" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i2" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15472" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i2" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15472" port: "O" } sink { cell: "LUT__15474" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15472" port: "O" } sink { cell: "LUT__15478" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i2" port: "O" } sink { cell: "u_rgb2dvi/enc_0/add_75/i2" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_52/add_2/i2" port: "O" } sink { cell: "LUT__15458" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i4" port: "cout" } sink { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i3" port: "cout" } sink { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i2" port: "cout" } sink { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i2" port: "O" } sink { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i2" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_50/add_2/i2" port: "O" } sink { cell: "LUT__15458" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/add_75/i5" port: "O" } sink { cell: "LUT__15446" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/add_75/i5" port: "O" } sink { cell: "LUT__15463" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/add_75/i5" port: "O" } sink { cell: "LUT__15480" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/add_75/i2" port: "cout" } sink { cell: "u_rgb2dvi/enc_0/add_75/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/add_75/i3" port: "O" } sink { cell: "LUT__15454" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/add_75/i3" port: "O" } sink { cell: "LUT__15468" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/add_75/i3" port: "O" } sink { cell: "LUT__15487" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_19/i11" port: "cout" } sink { cell: "u_lcd_driver/add_19/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_19/i10" port: "cout" } sink { cell: "u_lcd_driver/add_19/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_19/i9" port: "cout" } sink { cell: "u_lcd_driver/add_19/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_19/i8" port: "cout" } sink { cell: "u_lcd_driver/add_19/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_19/i7" port: "cout" } sink { cell: "u_lcd_driver/add_19/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_19/i6" port: "cout" } sink { cell: "u_lcd_driver/add_19/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_19/i5" port: "cout" } sink { cell: "u_lcd_driver/add_19/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_19/i4" port: "cout" } sink { cell: "u_lcd_driver/add_19/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_19/i3" port: "cout" } sink { cell: "u_lcd_driver/add_19/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_19/i2" port: "cout" } sink { cell: "u_lcd_driver/add_19/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i11" port: "cout" } sink { cell: "u_lcd_driver/add_7/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i10" port: "cout" } sink { cell: "u_lcd_driver/add_7/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i9" port: "cout" } sink { cell: "u_lcd_driver/add_7/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i8" port: "cout" } sink { cell: "u_lcd_driver/add_7/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i7" port: "cout" } sink { cell: "u_lcd_driver/add_7/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i6" port: "cout" } sink { cell: "u_lcd_driver/add_7/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i5" port: "cout" } sink { cell: "u_lcd_driver/add_7/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i4" port: "cout" } sink { cell: "u_lcd_driver/add_7/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i3" port: "cout" } sink { cell: "u_lcd_driver/add_7/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_lcd_driver/add_7/i2" port: "cout" } sink { cell: "u_lcd_driver/add_7/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i7" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i8" port: "O" } sink { cell: "LUT__16016" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i6" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i7" port: "O" } sink { cell: "LUT__16016" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i5" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i6" port: "O" } sink { cell: "LUT__16014" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i4" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i5" port: "O" } sink { cell: "LUT__16014" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i3" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i4" port: "O" } sink { cell: "LUT__16014" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i2" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i3" port: "O" } sink { cell: "LUT__16014" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1" port: "cout" } sink { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i2" port: "O" } sink { cell: "LUT__16015" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/add_30/i2" port: "cout" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i7" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i8" port: "O" } sink { cell: "LUT__16013" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i6" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i7" port: "O" } sink { cell: "LUT__16013" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i2" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i5" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_23/i2" port: "cout" } sink { cell: "u_sensor_frame_count/add_23/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i4" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i3" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i2" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i1" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_40/add_2/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i13" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i14" port: "O" } sink { cell: "LUT__16030" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i12" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i13" port: "O" } sink { cell: "LUT__16030" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i12" port: "O" } sink { cell: "LUT__16030" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "O" } sink { cell: "LUT__16030" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "O" } sink { cell: "LUT__16031" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "O" } sink { cell: "LUT__16031" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "O" } sink { cell: "LUT__16029" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "O" } sink { cell: "LUT__16029" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "cout" } sink { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "O" } sink { cell: "LUT__16029" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15769" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "O" } sink { cell: "LUT__15681" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i2" port: "cout" } sink { cell: "u_scaler_gray/add_12/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i9" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i8" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i7" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i6" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i5" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i4" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i3" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i2" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_22/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i10" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i9" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i8" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i7" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i6" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i5" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i4" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i3" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i2" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i1" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/add_18/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "O[23]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i12" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i11" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i12" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "A[11]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "O[22]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i11" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i10" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i11" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "A[10]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "O[21]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i10" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i9" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i10" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "A[9]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "O[20]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i9" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i8" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i9" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "A[8]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "O[19]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i8" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i7" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i8" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "A[7]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "O[18]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i7" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i6" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i7" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "A[6]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "O[17]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i6" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i5" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i6" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "A[5]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "O[16]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i5" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i4" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i5" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "A[4]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "O[15]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i4" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i3" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i4" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "A[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "O[14]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i3" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i2" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i3" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "A[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "O[13]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i2" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i1" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i2" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "A[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "O[23]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i12" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i11" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i12" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "A[11]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "O[22]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i11" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i10" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i11" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "A[10]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "O[21]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i10" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i9" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i10" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "A[9]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "O[20]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i9" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i8" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i9" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "A[8]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "O[19]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i8" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i7" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i8" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "A[7]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "O[18]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i7" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i6" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i7" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "A[6]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "O[17]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i6" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i5" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i6" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "A[5]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "O[16]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i5" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i4" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i5" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "A[4]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "O[15]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i4" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i3" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i4" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "A[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "O[14]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i3" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i2" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i3" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "A[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "O[13]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i2" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i1" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i2" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "A[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "O[23]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i12" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i11" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i12" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "A[11]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "O[22]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i11" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i10" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i11" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "A[10]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "O[21]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i10" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i9" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i10" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "A[9]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "O[20]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i9" port: "I[0]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i8" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i9" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "A[8]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "O[19]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i8" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i7" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i8" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "A[7]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "O[18]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i7" port: "I[0]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i6" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i7" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "A[6]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "O[17]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i6" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i5" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i6" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "A[5]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "O[16]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i5" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i4" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i5" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "A[4]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "O[15]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i4" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i3" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i4" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "A[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "O[14]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i3" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i2" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i3" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "A[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "O[13]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i2" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i1" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i2" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "A[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "O[23]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i12" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i11" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i12" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "A[11]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "O[22]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i11" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i10" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i11" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "A[10]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "O[21]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i10" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i9" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i10" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "A[9]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "O[20]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i9" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i8" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i9" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "A[8]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "O[19]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i8" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i7" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i8" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "A[7]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "O[18]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i7" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i6" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i7" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "A[6]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "O[17]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i6" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i5" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i6" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "A[5]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "O[16]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i5" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i4" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i5" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "A[4]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "O[15]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i4" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i3" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i4" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "A[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "O[14]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i3" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i2" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i3" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "A[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "O[13]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i2" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i1" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i2" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "A[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i27" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i28" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i26" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i27" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i25" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i26" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i24" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i25" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i23" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i24" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i22" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i23" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i21" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i22" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i20" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i21" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i19" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i20" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i18" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i19" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i17" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i18" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i16" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i17" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i15" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i16" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i14" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i15" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i13" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i12" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_22/add_2/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i27" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i28" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i26" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i27" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i25" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i26" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i24" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i25" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i23" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i24" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i22" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i23" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i21" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i22" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i20" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i21" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i19" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i20" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i18" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i19" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i17" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i18" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i16" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i17" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i15" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i16" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i14" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i15" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i13" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i12" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i11" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i10" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i9" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i8" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i7" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i6" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i5" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i4" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i3" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i2" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i1" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_21/add_2/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i27" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i28" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i26" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i27" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i25" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i26" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i24" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i25" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i23" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i24" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i22" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i23" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i21" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i22" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i20" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i21" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i19" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i20" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i18" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i19" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i17" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i18" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i16" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i17" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i15" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i16" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i14" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i15" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i13" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i12" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_16/add_2/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i27" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i28" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i26" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i27" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i25" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i26" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i24" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i25" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i23" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i24" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i22" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i23" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i21" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i22" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i20" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i21" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i19" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i20" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i18" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i19" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i17" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i18" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i16" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i17" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i15" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i16" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i14" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i15" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i13" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i12" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i11" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i10" port: "cout" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u0_cal_bilinear_srcxy/sub_15/add_2/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "O[12]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i1" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_15" port: "O[11]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i1" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_24/i1" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "A[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "O[12]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i1" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_16" port: "O[11]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i1" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_25/i1" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "A[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "O[12]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i1" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_17" port: "O[11]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i1" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_26/i1" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "A[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "O[12]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i1" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/mult_18" port: "O[11]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i1" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u1_bilinear_gray/u1_cal_bilinear_weight/add_27/i1" port: "O" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "A[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "O" } sink { cell: "LUT__16029" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1" port: "O" } sink { cell: "LUT__16015" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i15" port: "cout" } sink { cell: "u_scaler_gray/add_12/i16" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i14" port: "cout" } sink { cell: "u_scaler_gray/add_12/i15" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i13" port: "cout" } sink { cell: "u_scaler_gray/add_12/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i12" port: "cout" } sink { cell: "u_scaler_gray/add_12/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i11" port: "cout" } sink { cell: "u_scaler_gray/add_12/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i10" port: "cout" } sink { cell: "u_scaler_gray/add_12/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i9" port: "cout" } sink { cell: "u_scaler_gray/add_12/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i8" port: "cout" } sink { cell: "u_scaler_gray/add_12/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i7" port: "cout" } sink { cell: "u_scaler_gray/add_12/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i6" port: "cout" } sink { cell: "u_scaler_gray/add_12/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i5" port: "cout" } sink { cell: "u_scaler_gray/add_12/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i4" port: "cout" } sink { cell: "u_scaler_gray/add_12/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_scaler_gray/add_12/i3" port: "cout" } sink { cell: "u_scaler_gray/add_12/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i14" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i15" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i15" port: "O" } sink { cell: "LUT__15681" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i13" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i14" port: "O" } sink { cell: "LUT__15681" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i12" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i13" port: "O" } sink { cell: "LUT__15681" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i12" port: "O" } sink { cell: "LUT__15682" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15763" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__15763" port: "O" } sink { cell: "LUT__15764" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "O" } sink { cell: "LUT__15682" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15764" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__15764" port: "O" } sink { cell: "LUT__15765" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "O" } sink { cell: "LUT__15682" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15765" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15765" port: "O" } sink { cell: "LUT__15766" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15765" port: "O" } sink { cell: "LUT__16141" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "O" } sink { cell: "LUT__15682" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16141" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__16141" port: "O" } sink { cell: "LUT__16142" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "O" } sink { cell: "LUT__15683" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16142" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "O" } sink { cell: "LUT__15683" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15766" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15766" port: "O" } sink { cell: "LUT__15767" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "O" } sink { cell: "LUT__15683" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15767" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15767" port: "O" } sink { cell: "LUT__15768" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15767" port: "O" } sink { cell: "LUT__16143" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "O" } sink { cell: "LUT__15683" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16143" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "O" } sink { cell: "LUT__15684" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15768" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15768" port: "O" } sink { cell: "LUT__15769" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15768" port: "O" } sink { cell: "LUT__16144" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "cout" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "O" } sink { cell: "LUT__15684" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16144" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "O" } sink { cell: "LUT__15684" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_23/i8" port: "cout" } sink { cell: "u_sensor_frame_count/add_23/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_23/i7" port: "cout" } sink { cell: "u_sensor_frame_count/add_23/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_23/i6" port: "cout" } sink { cell: "u_sensor_frame_count/add_23/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_23/i5" port: "cout" } sink { cell: "u_sensor_frame_count/add_23/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_23/i4" port: "cout" } sink { cell: "u_sensor_frame_count/add_23/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_23/i3" port: "cout" } sink { cell: "u_sensor_frame_count/add_23/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i27" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i28" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i26" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i27" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i25" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i26" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i24" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i25" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i23" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i24" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i22" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i23" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i21" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i22" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i20" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i21" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i19" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i20" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i18" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i19" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i17" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i18" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i16" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i17" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/add_75/i2" port: "O" } sink { cell: "LUT__15457" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/add_75/i2" port: "O" } sink { cell: "LUT__15470" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/add_75/i2" port: "O" } sink { cell: "LUT__15489" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i15" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i16" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i14" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i15" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i13" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i12" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i11" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i10" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i9" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i8" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i7" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i6" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i5" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i4" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_sensor_frame_count/add_14/i3" port: "cout" } sink { cell: "u_sensor_frame_count/add_14/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i2" port: "O" } sink { cell: "LUT__15457" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i2" port: "O" } sink { cell: "LUT__15470" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "u_rgb2dvi/enc_0/sub_79/add_2/i2" port: "O" } sink { cell: "LUT__15489" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/add_30/i11" port: "cout" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/add_30/i10" port: "cout" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/add_30/i9" port: "cout" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/add_30/i8" port: "cout" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/add_30/i7" port: "cout" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/add_30/i6" port: "cout" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/add_30/i5" port: "cout" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/add_30/i4" port: "cout" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_CMOS_Capture_RAW_Gray/add_30/i3" port: "cout" } sink { cell: "u_CMOS_Capture_RAW_Gray/add_30/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i7" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i6" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i5" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i4" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i3" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_50/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i15" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i16" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i14" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i15" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i13" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i12" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i11" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i10" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i9" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i8" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i7" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i6" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i5" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i4" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i3" port: "cout" } sink { cell: "u_i2c_timing_ctrl_16reg_16bit/add_16/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2678" port: "O" } sink { cell: "edb_top_inst/LUT__2681" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2679" port: "O" } sink { cell: "edb_top_inst/LUT__2681" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2680" port: "O" } sink { cell: "edb_top_inst/LUT__2681" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2677" port: "O" } sink { cell: "edb_top_inst/LUT__2681" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2681" port: "O" } sink { cell: "edb_top_inst/LUT__2697" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2682" port: "O" } sink { cell: "edb_top_inst/LUT__2686" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2683" port: "O" } sink { cell: "edb_top_inst/LUT__2686" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2684" port: "O" } sink { cell: "edb_top_inst/LUT__2686" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2685" port: "O" } sink { cell: "edb_top_inst/LUT__2686" port: "I[3]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2686" port: "O" } sink { cell: "edb_top_inst/LUT__2697" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2687" port: "O" } sink { cell: "edb_top_inst/LUT__2691" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2688" port: "O" } sink { cell: "edb_top_inst/LUT__2691" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2689" port: "O" } sink { cell: "edb_top_inst/LUT__2691" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2690" port: "O" } sink { cell: "edb_top_inst/LUT__2691" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2691" port: "O" } sink { cell: "edb_top_inst/LUT__2697" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2692" port: "O" } sink { cell: "edb_top_inst/LUT__2696" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2693" port: "O" } sink { cell: "edb_top_inst/LUT__2696" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2694" port: "O" } sink { cell: "edb_top_inst/LUT__2696" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2695" port: "O" } sink { cell: "edb_top_inst/LUT__2696" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2696" port: "O" } sink { cell: "edb_top_inst/LUT__2697" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2697" port: "O" } sink { cell: "edb_top_inst/LUT__2705" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2698" port: "O" } sink { cell: "edb_top_inst/LUT__2700" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2699" port: "O" } sink { cell: "edb_top_inst/LUT__2700" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2700" port: "O" } sink { cell: "edb_top_inst/LUT__2701" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2701" port: "O" } sink { cell: "edb_top_inst/LUT__2702" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2701" port: "O" } sink { cell: "edb_top_inst/LUT__2707" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2701" port: "O" } sink { cell: "edb_top_inst/LUT__2786" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2702" port: "O" } sink { cell: "edb_top_inst/LUT__2704" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2702" port: "O" } sink { cell: "edb_top_inst/LUT__2773" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2704" port: "O" } sink { cell: "edb_top_inst/LUT__2705" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2704" port: "O" } sink { cell: "edb_top_inst/LUT__2706" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2705" port: "O" } sink { cell: "edb_top_inst/LUT__2711" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2706" port: "O" } sink { cell: "edb_top_inst/LUT__2711" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2707" port: "O" } sink { cell: "edb_top_inst/LUT__2709" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2709" port: "O" } sink { cell: "edb_top_inst/LUT__2711" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2710" port: "O" } sink { cell: "edb_top_inst/LUT__2711" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2710" port: "O" } sink { cell: "edb_top_inst/LUT__2719" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2710" port: "O" } sink { cell: "edb_top_inst/LUT__2738" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2710" port: "O" } sink { cell: "edb_top_inst/LUT__2772" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2710" port: "O" } sink { cell: "edb_top_inst/LUT__2780" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2710" port: "O" } sink { cell: "edb_top_inst/LUT__2801" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2713" port: "O" } sink { cell: "edb_top_inst/LUT__2715" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2713" port: "O" } sink { cell: "edb_top_inst/LUT__2727" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2713" port: "O" } sink { cell: "edb_top_inst/LUT__2728" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2713" port: "O" } sink { cell: "edb_top_inst/LUT__2808" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2713" port: "O" } sink { cell: "edb_top_inst/LUT__2809" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2715" port: "O" } sink { cell: "edb_top_inst/LUT__2723" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2715" port: "O" } sink { cell: "edb_top_inst/LUT__2724" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2715" port: "O" } sink { cell: "edb_top_inst/LUT__2804" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2715" port: "O" } sink { cell: "edb_top_inst/LUT__2805" port: "I[2]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2715" port: "O" } sink { cell: "edb_top_inst/LUT__2807" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2716" port: "O" } sink { cell: "edb_top_inst/LUT__2721" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2718" port: "O" } sink { cell: "edb_top_inst/LUT__2719" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2718" port: "O" } sink { cell: "edb_top_inst/LUT__2738" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2719" port: "O" } sink { cell: "edb_top_inst/LUT__2720" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2719" port: "O" } sink { cell: "edb_top_inst/LUT__2764" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2721" port: "O" } sink { cell: "edb_top_inst/LUT__2722" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2721" port: "O" } sink { cell: "edb_top_inst/LUT__2804" port: "I[3]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2721" port: "O" } sink { cell: "edb_top_inst/LUT__2805" port: "I[3]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2721" port: "O" } sink { cell: "edb_top_inst/LUT__2806" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2731" port: "O" } sink { cell: "edb_top_inst/LUT__2735" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2732" port: "O" } sink { cell: "edb_top_inst/LUT__2735" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2733" port: "O" } sink { cell: "edb_top_inst/LUT__2735" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2734" port: "O" } sink { cell: "edb_top_inst/LUT__2735" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2737" port: "O" } sink { cell: "edb_top_inst/LUT__2738" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2737" port: "O" } sink { cell: "edb_top_inst/LUT__2764" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2739" port: "O" } sink { cell: "edb_top_inst/LUT__2743" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2739" port: "O" } sink { cell: "edb_top_inst/LUT__2757" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2740" port: "O" } sink { cell: "edb_top_inst/LUT__2743" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2741" port: "O" } sink { cell: "edb_top_inst/LUT__2743" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2741" port: "O" } sink { cell: "edb_top_inst/LUT__2757" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2742" port: "O" } sink { cell: "edb_top_inst/LUT__2743" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2742" port: "O" } sink { cell: "edb_top_inst/LUT__2757" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2743" port: "O" } sink { cell: "edb_top_inst/LUT__2744" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2743" port: "O" } sink { cell: "edb_top_inst/LUT__2759" port: "I[1]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2744" port: "O" } sink { cell: "edb_top_inst/LUT__2754" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2745" port: "O" } sink { cell: "edb_top_inst/LUT__2754" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2745" port: "O" } sink { cell: "edb_top_inst/LUT__2767" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2745" port: "O" } sink { cell: "edb_top_inst/LUT__2773" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2745" port: "O" } sink { cell: "edb_top_inst/LUT__2779" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2746" port: "O" } sink { cell: "edb_top_inst/LUT__2754" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2746" port: "O" } sink { cell: "edb_top_inst/LUT__2767" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2746" port: "O" } sink { cell: "edb_top_inst/LUT__3039" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2747" port: "O" } sink { cell: "edb_top_inst/LUT__2748" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2748" port: "O" } sink { cell: "edb_top_inst/LUT__2753" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2749" port: "O" } sink { cell: "edb_top_inst/LUT__2751" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2749" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i3" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2750" port: "O" } sink { cell: "edb_top_inst/LUT__2751" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2750" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i4" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2751" port: "O" } sink { cell: "edb_top_inst/LUT__2753" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2752" port: "O" } sink { cell: "edb_top_inst/LUT__2753" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2753" port: "O" } sink { cell: "edb_top_inst/LUT__2754" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2753" port: "O" } sink { cell: "edb_top_inst/LUT__2767" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2753" port: "O" } sink { cell: "edb_top_inst/LUT__2777" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2753" port: "O" } sink { cell: "edb_top_inst/LUT__2799" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2754" port: "O" } sink { cell: "edb_top_inst/LUT__2761" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2754" port: "O" } sink { cell: "edb_top_inst/LUT__2775" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2755" port: "O" } sink { cell: "edb_top_inst/LUT__2759" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2755" port: "O" } sink { cell: "edb_top_inst/LUT__2765" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2755" port: "O" } sink { cell: "edb_top_inst/LUT__3037" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2758" port: "O" } sink { cell: "edb_top_inst/LUT__2759" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2758" port: "O" } sink { cell: "edb_top_inst/LUT__3034" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2759" port: "O" } sink { cell: "edb_top_inst/LUT__2761" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2760" port: "O" } sink { cell: "edb_top_inst/LUT__2761" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2760" port: "O" } sink { cell: "edb_top_inst/LUT__2766" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2761" port: "O" } sink { cell: "edb_top_inst/LUT__2762" port: "I[1]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2761" port: "O" } sink { cell: "edb_top_inst/LUT__3265" port: "I[0]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2763" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i1" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2765" port: "O" } sink { cell: "edb_top_inst/LUT__2768" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2765" port: "O" } sink { cell: "edb_top_inst/LUT__2775" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2765" port: "O" } sink { cell: "edb_top_inst/LUT__2795" port: "I[0]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2765" port: "O" } sink { cell: "edb_top_inst/LUT__2797" port: "I[3]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2765" port: "O" } sink { cell: "edb_top_inst/LUT__2798" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2765" port: "O" } sink { cell: "edb_top_inst/LUT__2895" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2765" port: "O" } sink { cell: "edb_top_inst/LUT__2896" port: "I[3]" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2765" port: "O" } sink { cell: "edb_top_inst/LUT__2899" port: "I[3]" } delay_max: 1495 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2765" port: "O" } sink { cell: "edb_top_inst/LUT__2902" port: "I[3]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2765" port: "O" } sink { cell: "edb_top_inst/LUT__2904" port: "I[3]" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2765" port: "O" } sink { cell: "edb_top_inst/LUT__2906" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2765" port: "O" } sink { cell: "edb_top_inst/LUT__2911" port: "I[2]" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2765" port: "O" } sink { cell: "edb_top_inst/LUT__2914" port: "I[2]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2765" port: "O" } sink { cell: "edb_top_inst/LUT__2923" port: "I[2]" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2765" port: "O" } sink { cell: "edb_top_inst/LUT__2926" port: "I[3]" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2765" port: "O" } sink { cell: "edb_top_inst/LUT__2927" port: "I[3]" } delay_max: 1706 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2766" port: "O" } sink { cell: "edb_top_inst/LUT__2768" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2770" port: "O" } sink { cell: "edb_top_inst/LUT__2775" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2771" port: "O" } sink { cell: "edb_top_inst/LUT__2772" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2771" port: "O" } sink { cell: "edb_top_inst/LUT__2782" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2772" port: "O" } sink { cell: "edb_top_inst/LUT__2773" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2772" port: "O" } sink { cell: "edb_top_inst/LUT__2779" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2773" port: "O" } sink { cell: "edb_top_inst/LUT__2774" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2773" port: "O" } sink { cell: "edb_top_inst/LUT__3048" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2774" port: "O" } sink { cell: "edb_top_inst/LUT__2775" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2774" port: "O" } sink { cell: "edb_top_inst/LUT__3042" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2777" port: "O" } sink { cell: "edb_top_inst/LUT__2779" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2777" port: "O" } sink { cell: "edb_top_inst/LUT__2782" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2777" port: "O" } sink { cell: "edb_top_inst/LUT__3039" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2778" port: "O" } sink { cell: "edb_top_inst/LUT__2779" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2780" port: "O" } sink { cell: "edb_top_inst/LUT__2781" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2780" port: "O" } sink { cell: "edb_top_inst/LUT__2785" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2780" port: "O" } sink { cell: "edb_top_inst/LUT__2798" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2780" port: "O" } sink { cell: "edb_top_inst/LUT__2906" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2780" port: "O" } sink { cell: "edb_top_inst/LUT__3034" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2781" port: "O" } sink { cell: "edb_top_inst/LUT__2782" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2783" port: "O" } sink { cell: "edb_top_inst/LUT__2785" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2783" port: "O" } sink { cell: "edb_top_inst/LUT__3033" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2784" port: "O" } sink { cell: "edb_top_inst/LUT__2785" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2784" port: "O" } sink { cell: "edb_top_inst/LUT__3037" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2785" port: "O" } sink { cell: "edb_top_inst/LUT__2786" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2789" port: "O" } sink { cell: "edb_top_inst/LUT__2790" port: "I[0]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2790" port: "O" } sink { cell: "edb_top_inst/LUT__2797" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2791" port: "O" } sink { cell: "edb_top_inst/LUT__2794" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2792" port: "O" } sink { cell: "edb_top_inst/LUT__2794" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2793" port: "O" } sink { cell: "edb_top_inst/LUT__2794" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2794" port: "O" } sink { cell: "edb_top_inst/LUT__2795" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2794" port: "O" } sink { cell: "edb_top_inst/LUT__2894" port: "I[1]" } delay_max: 1582 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2794" port: "O" } sink { cell: "edb_top_inst/LUT__2898" port: "I[2]" } delay_max: 1777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2794" port: "O" } sink { cell: "edb_top_inst/LUT__2904" port: "I[0]" } delay_max: 1525 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2798" port: "O" } sink { cell: "edb_top_inst/LUT__2799" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2801" port: "O" } sink { cell: "edb_top_inst/LUT__2802" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2806" port: "O" } sink { cell: "edb_top_inst/LUT__2807" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2806" port: "O" } sink { cell: "edb_top_inst/LUT__2808" port: "I[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2806" port: "O" } sink { cell: "edb_top_inst/LUT__2809" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i16" port: "O" } sink { cell: "edb_top_inst/LUT__2824" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i2" port: "O" } sink { cell: "edb_top_inst/LUT__2826" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i17" port: "O" } sink { cell: "edb_top_inst/LUT__2826" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i3" port: "O" } sink { cell: "edb_top_inst/LUT__2828" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i18" port: "O" } sink { cell: "edb_top_inst/LUT__2828" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i4" port: "O" } sink { cell: "edb_top_inst/LUT__2830" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i19" port: "O" } sink { cell: "edb_top_inst/LUT__2830" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i5" port: "O" } sink { cell: "edb_top_inst/LUT__2832" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i20" port: "O" } sink { cell: "edb_top_inst/LUT__2832" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i6" port: "O" } sink { cell: "edb_top_inst/LUT__2834" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i21" port: "O" } sink { cell: "edb_top_inst/LUT__2834" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i7" port: "O" } sink { cell: "edb_top_inst/LUT__2836" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i22" port: "O" } sink { cell: "edb_top_inst/LUT__2836" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i8" port: "O" } sink { cell: "edb_top_inst/LUT__2838" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i23" port: "O" } sink { cell: "edb_top_inst/LUT__2838" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i9" port: "O" } sink { cell: "edb_top_inst/LUT__2840" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i24" port: "O" } sink { cell: "edb_top_inst/LUT__2840" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i10" port: "O" } sink { cell: "edb_top_inst/LUT__2842" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i25" port: "O" } sink { cell: "edb_top_inst/LUT__2842" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i11" port: "O" } sink { cell: "edb_top_inst/LUT__2844" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i26" port: "O" } sink { cell: "edb_top_inst/LUT__2844" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i12" port: "O" } sink { cell: "edb_top_inst/LUT__2846" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i27" port: "O" } sink { cell: "edb_top_inst/LUT__2846" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2893" port: "O" } sink { cell: "edb_top_inst/LUT__2896" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2894" port: "O" } sink { cell: "edb_top_inst/LUT__2895" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2894" port: "O" } sink { cell: "edb_top_inst/LUT__2899" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2894" port: "O" } sink { cell: "edb_top_inst/LUT__2926" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2894" port: "O" } sink { cell: "edb_top_inst/LUT__2949" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2894" port: "O" } sink { cell: "edb_top_inst/LUT__3003" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2894" port: "O" } sink { cell: "edb_top_inst/LUT__3007" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2894" port: "O" } sink { cell: "edb_top_inst/LUT__3022" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2894" port: "O" } sink { cell: "edb_top_inst/LUT__3030" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2898" port: "O" } sink { cell: "edb_top_inst/LUT__2899" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2898" port: "O" } sink { cell: "edb_top_inst/LUT__2907" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2898" port: "O" } sink { cell: "edb_top_inst/LUT__2912" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2898" port: "O" } sink { cell: "edb_top_inst/LUT__2915" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2898" port: "O" } sink { cell: "edb_top_inst/LUT__2920" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2898" port: "O" } sink { cell: "edb_top_inst/LUT__2924" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2898" port: "O" } sink { cell: "edb_top_inst/LUT__2926" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2898" port: "O" } sink { cell: "edb_top_inst/LUT__2929" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2898" port: "O" } sink { cell: "edb_top_inst/LUT__2942" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2898" port: "O" } sink { cell: "edb_top_inst/LUT__2949" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2898" port: "O" } sink { cell: "edb_top_inst/LUT__2999" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2898" port: "O" } sink { cell: "edb_top_inst/LUT__3003" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2898" port: "O" } sink { cell: "edb_top_inst/LUT__3007" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2898" port: "O" } sink { cell: "edb_top_inst/LUT__3013" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2898" port: "O" } sink { cell: "edb_top_inst/LUT__3015" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2898" port: "O" } sink { cell: "edb_top_inst/LUT__3019" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2898" port: "O" } sink { cell: "edb_top_inst/LUT__3022" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2898" port: "O" } sink { cell: "edb_top_inst/LUT__3024" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2898" port: "O" } sink { cell: "edb_top_inst/LUT__3026" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2898" port: "O" } sink { cell: "edb_top_inst/LUT__3030" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2900" port: "O" } sink { cell: "edb_top_inst/LUT__2901" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2900" port: "O" } sink { cell: "edb_top_inst/LUT__3276" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2900" port: "O" } sink { cell: "edb_top_inst/LUT__3289" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2900" port: "O" } sink { cell: "edb_top_inst/LUT__3298" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2901" port: "O" } sink { cell: "edb_top_inst/LUT__2902" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2901" port: "O" } sink { cell: "edb_top_inst/LUT__3301" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2901" port: "O" } sink { cell: "edb_top_inst/LUT__3302" port: "I[2]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2901" port: "O" } sink { cell: "edb_top_inst/LUT__3303" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2901" port: "O" } sink { cell: "edb_top_inst/LUT__3304" port: "I[2]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2901" port: "O" } sink { cell: "edb_top_inst/LUT__3305" port: "I[2]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2901" port: "O" } sink { cell: "edb_top_inst/LUT__3306" port: "I[2]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2901" port: "O" } sink { cell: "edb_top_inst/LUT__3307" port: "I[2]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2901" port: "O" } sink { cell: "edb_top_inst/LUT__3308" port: "I[2]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2901" port: "O" } sink { cell: "edb_top_inst/LUT__3309" port: "I[2]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2901" port: "O" } sink { cell: "edb_top_inst/LUT__3310" port: "I[2]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2901" port: "O" } sink { cell: "edb_top_inst/LUT__3311" port: "I[2]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2901" port: "O" } sink { cell: "edb_top_inst/LUT__3312" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2901" port: "O" } sink { cell: "edb_top_inst/LUT__3313" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2904" port: "O" } sink { cell: "edb_top_inst/LUT__2905" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2906" port: "O" } sink { cell: "edb_top_inst/LUT__2907" port: "I[3]" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2906" port: "O" } sink { cell: "edb_top_inst/LUT__2908" port: "I[2]" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2906" port: "O" } sink { cell: "edb_top_inst/LUT__2912" port: "I[3]" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2906" port: "O" } sink { cell: "edb_top_inst/LUT__2915" port: "I[3]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2906" port: "O" } sink { cell: "edb_top_inst/LUT__2918" port: "I[2]" } delay_max: 1684 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2906" port: "O" } sink { cell: "edb_top_inst/LUT__2920" port: "I[3]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2906" port: "O" } sink { cell: "edb_top_inst/LUT__2921" port: "I[2]" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2906" port: "O" } sink { cell: "edb_top_inst/LUT__2924" port: "I[3]" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2906" port: "O" } sink { cell: "edb_top_inst/LUT__2929" port: "I[3]" } delay_max: 1751 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2906" port: "O" } sink { cell: "edb_top_inst/LUT__2930" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__2906" port: "O" } sink { cell: "edb_top_inst/LUT__2999" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3033" port: "O" } sink { cell: "edb_top_inst/LUT__3034" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3036" port: "O" } sink { cell: "edb_top_inst/LUT__3037" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3047" port: "O" } sink { cell: "edb_top_inst/LUT__3048" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3081" port: "O" } sink { cell: "edb_top_inst/LUT__3082" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3089" port: "O" } sink { cell: "edb_top_inst/LUT__3090" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3095" port: "O" } sink { cell: "edb_top_inst/LUT__3097" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3097" port: "O" } sink { cell: "edb_top_inst/LUT__3099" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3098" port: "O" } sink { cell: "edb_top_inst/LUT__3099" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3099" port: "O" } sink { cell: "edb_top_inst/LUT__3100" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3100" port: "O" } sink { cell: "edb_top_inst/LUT__3101" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3108" port: "O" } sink { cell: "edb_top_inst/LUT__3114" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3109" port: "O" } sink { cell: "edb_top_inst/LUT__3113" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3110" port: "O" } sink { cell: "edb_top_inst/LUT__3113" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3111" port: "O" } sink { cell: "edb_top_inst/LUT__3113" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3112" port: "O" } sink { cell: "edb_top_inst/LUT__3113" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3113" port: "O" } sink { cell: "edb_top_inst/LUT__3114" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3130" port: "O" } sink { cell: "edb_top_inst/LUT__3131" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3131" port: "O" } sink { cell: "edb_top_inst/LUT__3133" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3132" port: "O" } sink { cell: "edb_top_inst/LUT__3133" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3135" port: "O" } sink { cell: "edb_top_inst/LUT__3161" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3135" port: "O" } sink { cell: "edb_top_inst/LUT__3234" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3135" port: "O" } sink { cell: "edb_top_inst/LUT__3269" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3135" port: "O" } sink { cell: "edb_top_inst/LUT__3270" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3135" port: "O" } sink { cell: "edb_top_inst/LUT__3278" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3135" port: "O" } sink { cell: "edb_top_inst/LUT__3282" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3135" port: "O" } sink { cell: "edb_top_inst/LUT__3286" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3135" port: "O" } sink { cell: "edb_top_inst/LUT__3294" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3137" port: "O" } sink { cell: "edb_top_inst/LUT__3160" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3138" port: "O" } sink { cell: "edb_top_inst/LUT__3140" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3138" port: "O" } sink { cell: "edb_top_inst/LUT__3147" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3138" port: "O" } sink { cell: "edb_top_inst/LUT__3164" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3138" port: "O" } sink { cell: "edb_top_inst/LUT__3165" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3138" port: "O" } sink { cell: "edb_top_inst/LUT__3183" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3138" port: "O" } sink { cell: "edb_top_inst/LUT__3185" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3138" port: "O" } sink { cell: "edb_top_inst/LUT__3193" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3138" port: "O" } sink { cell: "edb_top_inst/LUT__3195" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3138" port: "O" } sink { cell: "edb_top_inst/LUT__3322" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3138" port: "O" } sink { cell: "edb_top_inst/LUT__3334" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3138" port: "O" } sink { cell: "edb_top_inst/LUT__3339" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3138" port: "O" } sink { cell: "edb_top_inst/LUT__3344" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3138" port: "O" } sink { cell: "edb_top_inst/LUT__3348" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3138" port: "O" } sink { cell: "edb_top_inst/LUT__3363" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3138" port: "O" } sink { cell: "edb_top_inst/LUT__3369" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3139" port: "O" } sink { cell: "edb_top_inst/LUT__3140" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3139" port: "O" } sink { cell: "edb_top_inst/LUT__3179" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3139" port: "O" } sink { cell: "edb_top_inst/LUT__3181" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3139" port: "O" } sink { cell: "edb_top_inst/LUT__3186" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3139" port: "O" } sink { cell: "edb_top_inst/LUT__3359" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3140" port: "O" } sink { cell: "edb_top_inst/LUT__3142" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3141" port: "O" } sink { cell: "edb_top_inst/LUT__3142" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3141" port: "O" } sink { cell: "edb_top_inst/LUT__3148" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3141" port: "O" } sink { cell: "edb_top_inst/LUT__3172" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3141" port: "O" } sink { cell: "edb_top_inst/LUT__3183" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3141" port: "O" } sink { cell: "edb_top_inst/LUT__3229" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3141" port: "O" } sink { cell: "edb_top_inst/LUT__3317" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3141" port: "O" } sink { cell: "edb_top_inst/LUT__3321" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3142" port: "O" } sink { cell: "edb_top_inst/LUT__3160" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3143" port: "O" } sink { cell: "edb_top_inst/LUT__3145" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3143" port: "O" } sink { cell: "edb_top_inst/LUT__3164" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3143" port: "O" } sink { cell: "edb_top_inst/LUT__3188" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3143" port: "O" } sink { cell: "edb_top_inst/LUT__3195" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3144" port: "O" } sink { cell: "edb_top_inst/LUT__3145" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3144" port: "O" } sink { cell: "edb_top_inst/LUT__3178" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3144" port: "O" } sink { cell: "edb_top_inst/LUT__3190" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3145" port: "O" } sink { cell: "edb_top_inst/LUT__3151" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3146" port: "O" } sink { cell: "edb_top_inst/LUT__3147" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3146" port: "O" } sink { cell: "edb_top_inst/LUT__3185" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3147" port: "O" } sink { cell: "edb_top_inst/LUT__3151" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3147" port: "O" } sink { cell: "edb_top_inst/LUT__3167" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3148" port: "O" } sink { cell: "edb_top_inst/LUT__3151" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3150" port: "O" } sink { cell: "edb_top_inst/LUT__3151" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3150" port: "O" } sink { cell: "edb_top_inst/LUT__3170" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3151" port: "O" } sink { cell: "edb_top_inst/LUT__3160" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3152" port: "O" } sink { cell: "edb_top_inst/LUT__3154" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3152" port: "O" } sink { cell: "edb_top_inst/LUT__3169" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3152" port: "O" } sink { cell: "edb_top_inst/LUT__3176" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3152" port: "O" } sink { cell: "edb_top_inst/LUT__3230" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3152" port: "O" } sink { cell: "edb_top_inst/LUT__3314" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3152" port: "O" } sink { cell: "edb_top_inst/LUT__3331" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3152" port: "O" } sink { cell: "edb_top_inst/LUT__3366" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3154" port: "O" } sink { cell: "edb_top_inst/LUT__3159" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3155" port: "O" } sink { cell: "edb_top_inst/LUT__3157" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3155" port: "O" } sink { cell: "edb_top_inst/LUT__3166" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3155" port: "O" } sink { cell: "edb_top_inst/LUT__3182" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3155" port: "O" } sink { cell: "edb_top_inst/LUT__3341" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3157" port: "O" } sink { cell: "edb_top_inst/LUT__3159" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3158" port: "O" } sink { cell: "edb_top_inst/LUT__3159" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3158" port: "O" } sink { cell: "edb_top_inst/LUT__3169" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3158" port: "O" } sink { cell: "edb_top_inst/LUT__3186" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3159" port: "O" } sink { cell: "edb_top_inst/LUT__3160" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3161" port: "O" } sink { cell: "edb_top_inst/LUT__3163" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3162" port: "O" } sink { cell: "edb_top_inst/LUT__3163" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3162" port: "O" } sink { cell: "edb_top_inst/LUT__3263" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3162" port: "O" } sink { cell: "edb_top_inst/LUT__3269" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3162" port: "O" } sink { cell: "edb_top_inst/LUT__3289" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3162" port: "O" } sink { cell: "edb_top_inst/LUT__3290" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3162" port: "O" } sink { cell: "edb_top_inst/LUT__3298" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3164" port: "O" } sink { cell: "edb_top_inst/LUT__3165" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3165" port: "O" } sink { cell: "edb_top_inst/LUT__3171" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3166" port: "O" } sink { cell: "edb_top_inst/LUT__3167" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3167" port: "O" } sink { cell: "edb_top_inst/LUT__3171" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3169" port: "O" } sink { cell: "edb_top_inst/LUT__3170" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3170" port: "O" } sink { cell: "edb_top_inst/LUT__3171" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3171" port: "O" } sink { cell: "edb_top_inst/LUT__3198" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3172" port: "O" } sink { cell: "edb_top_inst/LUT__3175" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3172" port: "O" } sink { cell: "edb_top_inst/LUT__3330" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3173" port: "O" } sink { cell: "edb_top_inst/LUT__3174" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3173" port: "O" } sink { cell: "edb_top_inst/LUT__3192" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3175" port: "O" } sink { cell: "edb_top_inst/LUT__3180" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3176" port: "O" } sink { cell: "edb_top_inst/LUT__3180" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3177" port: "O" } sink { cell: "edb_top_inst/LUT__3178" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3178" port: "O" } sink { cell: "edb_top_inst/LUT__3180" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3179" port: "O" } sink { cell: "edb_top_inst/LUT__3180" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3180" port: "O" } sink { cell: "edb_top_inst/LUT__3198" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3181" port: "O" } sink { cell: "edb_top_inst/LUT__3182" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3182" port: "O" } sink { cell: "edb_top_inst/LUT__3197" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3182" port: "O" } sink { cell: "edb_top_inst/LUT__3232" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3183" port: "O" } sink { cell: "edb_top_inst/LUT__3187" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3184" port: "O" } sink { cell: "edb_top_inst/LUT__3187" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3185" port: "O" } sink { cell: "edb_top_inst/LUT__3187" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3186" port: "O" } sink { cell: "edb_top_inst/LUT__3187" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3187" port: "O" } sink { cell: "edb_top_inst/LUT__3197" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3187" port: "O" } sink { cell: "edb_top_inst/LUT__3232" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3188" port: "O" } sink { cell: "edb_top_inst/LUT__3191" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3189" port: "O" } sink { cell: "edb_top_inst/LUT__3191" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3190" port: "O" } sink { cell: "edb_top_inst/LUT__3191" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3191" port: "O" } sink { cell: "edb_top_inst/LUT__3197" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3191" port: "O" } sink { cell: "edb_top_inst/LUT__3232" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3192" port: "O" } sink { cell: "edb_top_inst/LUT__3196" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3193" port: "O" } sink { cell: "edb_top_inst/LUT__3196" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3193" port: "O" } sink { cell: "edb_top_inst/LUT__3231" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3194" port: "O" } sink { cell: "edb_top_inst/LUT__3195" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3195" port: "O" } sink { cell: "edb_top_inst/LUT__3196" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3195" port: "O" } sink { cell: "edb_top_inst/LUT__3231" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3196" port: "O" } sink { cell: "edb_top_inst/LUT__3197" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3197" port: "O" } sink { cell: "edb_top_inst/LUT__3198" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3199" port: "O" } sink { cell: "edb_top_inst/LUT__3201" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3199" port: "O" } sink { cell: "edb_top_inst/LUT__3240" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3199" port: "O" } sink { cell: "edb_top_inst/LUT__3243" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3199" port: "O" } sink { cell: "edb_top_inst/LUT__3253" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3199" port: "O" } sink { cell: "edb_top_inst/LUT__3254" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3200" port: "O" } sink { cell: "edb_top_inst/LUT__3201" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3200" port: "O" } sink { cell: "edb_top_inst/LUT__3243" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3200" port: "O" } sink { cell: "edb_top_inst/LUT__3253" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3201" port: "O" } sink { cell: "edb_top_inst/LUT__3204" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3201" port: "O" } sink { cell: "edb_top_inst/LUT__3236" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3201" port: "O" } sink { cell: "edb_top_inst/LUT__3256" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3202" port: "O" } sink { cell: "edb_top_inst/LUT__3203" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3202" port: "O" } sink { cell: "edb_top_inst/LUT__3236" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3203" port: "O" } sink { cell: "edb_top_inst/LUT__3204" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3204" port: "O" } sink { cell: "edb_top_inst/LUT__3228" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3204" port: "O" } sink { cell: "edb_top_inst/LUT__3259" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3204" port: "O" } sink { cell: "edb_top_inst/LUT__3271" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3204" port: "O" } sink { cell: "edb_top_inst/LUT__3287" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3204" port: "O" } sink { cell: "edb_top_inst/LUT__3289" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3205" port: "O" } sink { cell: "edb_top_inst/LUT__3208" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3206" port: "O" } sink { cell: "edb_top_inst/LUT__3208" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3207" port: "O" } sink { cell: "edb_top_inst/LUT__3208" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3207" port: "O" } sink { cell: "edb_top_inst/LUT__3210" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3207" port: "O" } sink { cell: "edb_top_inst/LUT__3211" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3208" port: "O" } sink { cell: "edb_top_inst/LUT__3211" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3209" port: "O" } sink { cell: "edb_top_inst/LUT__3210" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3209" port: "O" } sink { cell: "edb_top_inst/LUT__3214" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3209" port: "O" } sink { cell: "edb_top_inst/LUT__3218" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3209" port: "O" } sink { cell: "edb_top_inst/LUT__3223" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3210" port: "O" } sink { cell: "edb_top_inst/LUT__3211" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3211" port: "O" } sink { cell: "edb_top_inst/LUT__3227" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3212" port: "O" } sink { cell: "edb_top_inst/LUT__3214" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3212" port: "O" } sink { cell: "edb_top_inst/LUT__3218" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3212" port: "O" } sink { cell: "edb_top_inst/LUT__3223" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3213" port: "O" } sink { cell: "edb_top_inst/LUT__3214" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3214" port: "O" } sink { cell: "edb_top_inst/LUT__3222" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3215" port: "O" } sink { cell: "edb_top_inst/LUT__3217" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3216" port: "O" } sink { cell: "edb_top_inst/LUT__3217" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3217" port: "O" } sink { cell: "edb_top_inst/LUT__3222" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3218" port: "O" } sink { cell: "edb_top_inst/LUT__3222" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3219" port: "O" } sink { cell: "edb_top_inst/LUT__3221" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3220" port: "O" } sink { cell: "edb_top_inst/LUT__3221" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3221" port: "O" } sink { cell: "edb_top_inst/LUT__3222" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3222" port: "O" } sink { cell: "edb_top_inst/LUT__3227" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3223" port: "O" } sink { cell: "edb_top_inst/LUT__3225" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3223" port: "O" } sink { cell: "edb_top_inst/LUT__3226" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3224" port: "O" } sink { cell: "edb_top_inst/LUT__3225" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3224" port: "O" } sink { cell: "edb_top_inst/LUT__3226" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3225" port: "O" } sink { cell: "edb_top_inst/LUT__3227" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3226" port: "O" } sink { cell: "edb_top_inst/LUT__3227" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3227" port: "O" } sink { cell: "edb_top_inst/LUT__3228" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3227" port: "O" } sink { cell: "edb_top_inst/LUT__3270" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3227" port: "O" } sink { cell: "edb_top_inst/LUT__3271" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3227" port: "O" } sink { cell: "edb_top_inst/LUT__3277" port: "I[0]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3227" port: "O" } sink { cell: "edb_top_inst/LUT__3282" port: "I[1]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3227" port: "O" } sink { cell: "edb_top_inst/LUT__3286" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3227" port: "O" } sink { cell: "edb_top_inst/LUT__3287" port: "I[0]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3228" port: "O" } sink { cell: "edb_top_inst/LUT__3262" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3229" port: "O" } sink { cell: "edb_top_inst/LUT__3231" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3230" port: "O" } sink { cell: "edb_top_inst/LUT__3231" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3231" port: "O" } sink { cell: "edb_top_inst/LUT__3232" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3232" port: "O" } sink { cell: "edb_top_inst/LUT__3234" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3232" port: "O" } sink { cell: "edb_top_inst/LUT__3269" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3232" port: "O" } sink { cell: "edb_top_inst/LUT__3282" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3232" port: "O" } sink { cell: "edb_top_inst/LUT__3286" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3233" port: "O" } sink { cell: "edb_top_inst/LUT__3234" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3234" port: "O" } sink { cell: "edb_top_inst/LUT__3262" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3235" port: "O" } sink { cell: "edb_top_inst/LUT__3236" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3236" port: "O" } sink { cell: "edb_top_inst/LUT__3257" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3237" port: "O" } sink { cell: "edb_top_inst/LUT__3240" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3238" port: "O" } sink { cell: "edb_top_inst/LUT__3240" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3239" port: "O" } sink { cell: "edb_top_inst/LUT__3240" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3240" port: "O" } sink { cell: "edb_top_inst/LUT__3248" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3241" port: "O" } sink { cell: "edb_top_inst/LUT__3243" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3242" port: "O" } sink { cell: "edb_top_inst/LUT__3243" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3242" port: "O" } sink { cell: "edb_top_inst/LUT__3250" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3243" port: "O" } sink { cell: "edb_top_inst/LUT__3248" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3244" port: "O" } sink { cell: "edb_top_inst/LUT__3248" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3245" port: "O" } sink { cell: "edb_top_inst/LUT__3247" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3246" port: "O" } sink { cell: "edb_top_inst/LUT__3247" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3247" port: "O" } sink { cell: "edb_top_inst/LUT__3248" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3248" port: "O" } sink { cell: "edb_top_inst/LUT__3257" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3249" port: "O" } sink { cell: "edb_top_inst/LUT__3254" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3250" port: "O" } sink { cell: "edb_top_inst/LUT__3254" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3251" port: "O" } sink { cell: "edb_top_inst/LUT__3253" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3252" port: "O" } sink { cell: "edb_top_inst/LUT__3253" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3253" port: "O" } sink { cell: "edb_top_inst/LUT__3254" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3254" port: "O" } sink { cell: "edb_top_inst/LUT__3257" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3255" port: "O" } sink { cell: "edb_top_inst/LUT__3256" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3256" port: "O" } sink { cell: "edb_top_inst/LUT__3257" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3257" port: "O" } sink { cell: "edb_top_inst/LUT__3261" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3257" port: "O" } sink { cell: "edb_top_inst/LUT__3263" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3257" port: "O" } sink { cell: "edb_top_inst/LUT__3290" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3258" port: "O" } sink { cell: "edb_top_inst/LUT__3259" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3258" port: "O" } sink { cell: "edb_top_inst/LUT__3289" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3259" port: "O" } sink { cell: "edb_top_inst/LUT__3261" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3260" port: "O" } sink { cell: "edb_top_inst/LUT__3261" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3260" port: "O" } sink { cell: "edb_top_inst/LUT__3275" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3261" port: "O" } sink { cell: "edb_top_inst/LUT__3262" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3270" port: "O" } sink { cell: "edb_top_inst/LUT__3272" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3271" port: "O" } sink { cell: "edb_top_inst/LUT__3272" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3271" port: "O" } sink { cell: "edb_top_inst/LUT__3276" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3277" port: "O" } sink { cell: "edb_top_inst/LUT__3281" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3278" port: "O" } sink { cell: "edb_top_inst/LUT__3280" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3279" port: "O" } sink { cell: "edb_top_inst/LUT__3280" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3280" port: "O" } sink { cell: "edb_top_inst/LUT__3281" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3280" port: "O" } sink { cell: "edb_top_inst/LUT__3290" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3282" port: "O" } sink { cell: "edb_top_inst/LUT__3284" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3283" port: "O" } sink { cell: "edb_top_inst/LUT__3284" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3283" port: "O" } sink { cell: "edb_top_inst/LUT__3294" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3286" port: "O" } sink { cell: "edb_top_inst/LUT__3288" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3287" port: "O" } sink { cell: "edb_top_inst/LUT__3288" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3301" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RCLKE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3301" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RCLKE" } delay_max: 1496 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3301" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RCLKE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3301" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "RCLKE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3301" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RCLKE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3301" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RCLKE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3301" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RCLKE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3301" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RCLKE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3301" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RCLKE" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3301" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RCLKE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3301" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RCLKE" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3302" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[8]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3302" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[8]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3302" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[8]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3302" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "RADDR[8]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3302" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[8]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3302" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[8]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3302" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[8]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3302" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[8]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3302" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[8]" } delay_max: 1823 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3302" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[8]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3302" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[8]" } delay_max: 1613 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3303" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[9]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3303" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[9]" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3303" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[9]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3303" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "RADDR[9]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3303" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[9]" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3303" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[9]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3303" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[9]" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3303" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[9]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3303" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[9]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3303" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[9]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3303" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[9]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3304" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[10]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3304" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[10]" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3304" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[10]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3304" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "RADDR[10]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3304" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[10]" } delay_max: 1809 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3304" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[10]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3304" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[10]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3304" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[10]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3304" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[10]" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3304" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[10]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3304" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[10]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3305" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[11]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3305" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[11]" } delay_max: 1339 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3305" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[11]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3305" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "RADDR[11]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3305" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[11]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3305" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[11]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3305" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[11]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3305" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[11]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3305" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[11]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3305" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[11]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3305" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[11]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3306" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3306" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[0]" } delay_max: 1953 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3306" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3306" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "RADDR[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3306" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[0]" } delay_max: 1742 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3306" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[0]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3306" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3306" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3306" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[0]" } delay_max: 2027 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3306" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3306" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[0]" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3307" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3307" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[1]" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3307" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[1]" } delay_max: 1315 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3307" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "RADDR[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3307" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3307" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3307" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[1]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3307" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3307" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[1]" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3307" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3307" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[1]" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3308" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3308" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[2]" } delay_max: 1339 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3308" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[2]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3308" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "RADDR[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3308" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[2]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3308" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3308" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[2]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3308" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3308" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[2]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3308" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3308" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3309" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[3]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3309" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[3]" } delay_max: 1742 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3309" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[3]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3309" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "RADDR[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3309" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[3]" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3309" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[3]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3309" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[3]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3309" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3309" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[3]" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3309" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[3]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3309" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[3]" } delay_max: 1606 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3310" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[4]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3310" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[4]" } delay_max: 1525 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3310" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[4]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3310" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "RADDR[4]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3310" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[4]" } delay_max: 1732 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3310" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[4]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3310" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[4]" } delay_max: 1271 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3310" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[4]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3310" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[4]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3310" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[4]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3310" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[4]" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3311" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[5]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3311" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[5]" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3311" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[5]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3311" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "RADDR[5]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3311" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[5]" } delay_max: 1809 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3311" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[5]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3311" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[5]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3311" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[5]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3311" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[5]" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3311" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[5]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3311" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[5]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3312" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[6]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3312" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[6]" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3312" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[6]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3312" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "RADDR[6]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3312" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[6]" } delay_max: 1606 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3312" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[6]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3312" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[6]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3312" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[6]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3312" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[6]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3312" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[6]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3312" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[6]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3313" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[7]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3313" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[7]" } delay_max: 2027 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3313" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[7]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3313" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j1" port: "RADDR[7]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3313" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[7]" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3313" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[7]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3313" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[7]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3313" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[7]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3313" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[7]" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3313" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[7]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3313" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[7]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3318" port: "O" } sink { cell: "edb_top_inst/LUT__3319" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3318" port: "O" } sink { cell: "edb_top_inst/LUT__3339" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3318" port: "O" } sink { cell: "edb_top_inst/LUT__3358" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3323" port: "O" } sink { cell: "edb_top_inst/LUT__3324" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3323" port: "O" } sink { cell: "edb_top_inst/LUT__3327" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3326" port: "O" } sink { cell: "edb_top_inst/LUT__3327" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3326" port: "O" } sink { cell: "edb_top_inst/LUT__3333" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3327" port: "O" } sink { cell: "edb_top_inst/LUT__3328" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3327" port: "O" } sink { cell: "edb_top_inst/LUT__3348" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3327" port: "O" } sink { cell: "edb_top_inst/LUT__3370" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3331" port: "O" } sink { cell: "edb_top_inst/LUT__3334" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3331" port: "O" } sink { cell: "edb_top_inst/LUT__3352" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3332" port: "O" } sink { cell: "edb_top_inst/LUT__3333" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3332" port: "O" } sink { cell: "edb_top_inst/LUT__3338" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3333" port: "O" } sink { cell: "edb_top_inst/LUT__3334" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3333" port: "O" } sink { cell: "edb_top_inst/LUT__3353" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3337" port: "O" } sink { cell: "edb_top_inst/LUT__3338" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3337" port: "O" } sink { cell: "edb_top_inst/LUT__3343" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3338" port: "O" } sink { cell: "edb_top_inst/LUT__3339" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3338" port: "O" } sink { cell: "edb_top_inst/LUT__3359" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3342" port: "O" } sink { cell: "edb_top_inst/LUT__3343" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3342" port: "O" } sink { cell: "edb_top_inst/LUT__3347" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3343" port: "O" } sink { cell: "edb_top_inst/LUT__3344" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3343" port: "O" } sink { cell: "edb_top_inst/LUT__3363" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3346" port: "O" } sink { cell: "edb_top_inst/LUT__3347" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3346" port: "O" } sink { cell: "edb_top_inst/LUT__3351" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3347" port: "O" } sink { cell: "edb_top_inst/LUT__3348" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3347" port: "O" } sink { cell: "edb_top_inst/LUT__3369" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3350" port: "O" } sink { cell: "edb_top_inst/LUT__3351" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3350" port: "O" } sink { cell: "edb_top_inst/LUT__3357" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3351" port: "O" } sink { cell: "edb_top_inst/LUT__3352" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3352" port: "O" } sink { cell: "edb_top_inst/LUT__3353" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3356" port: "O" } sink { cell: "edb_top_inst/LUT__3357" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3356" port: "O" } sink { cell: "edb_top_inst/LUT__3362" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3357" port: "O" } sink { cell: "edb_top_inst/LUT__3358" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3358" port: "O" } sink { cell: "edb_top_inst/LUT__3359" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3361" port: "O" } sink { cell: "edb_top_inst/LUT__3362" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3361" port: "O" } sink { cell: "edb_top_inst/LUT__3368" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3362" port: "O" } sink { cell: "edb_top_inst/LUT__3363" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3363" port: "O" } sink { cell: "edb_top_inst/LUT__3364" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3367" port: "O" } sink { cell: "edb_top_inst/LUT__3368" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3368" port: "O" } sink { cell: "edb_top_inst/LUT__3369" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3369" port: "O" } sink { cell: "edb_top_inst/LUT__3370" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3384" port: "O" } sink { cell: "edb_top_inst/LUT__3385" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3387" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i2" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i1" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_100/i2" port: "cout" } sink { cell: "edb_top_inst/la0/add_100/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_100/i5" port: "cout" } sink { cell: "edb_top_inst/la0/add_100/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_100/i4" port: "cout" } sink { cell: "edb_top_inst/la0/add_100/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_100/i3" port: "cout" } sink { cell: "edb_top_inst/la0/add_100/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i26" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i27" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i25" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i26" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i24" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i25" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i23" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i24" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i22" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i23" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i21" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i22" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i20" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i21" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i19" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i20" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i18" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i19" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i17" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i18" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i16" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i17" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i15" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i16" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i14" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i15" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i13" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i12" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i11" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i10" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i9" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i8" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i7" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i6" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i5" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i4" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i3" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i2" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i11" port: "cout" } sink { cell: "edb_top_inst/la0/add_90/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i10" port: "cout" } sink { cell: "edb_top_inst/la0/add_90/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i9" port: "cout" } sink { cell: "edb_top_inst/la0/add_90/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i8" port: "cout" } sink { cell: "edb_top_inst/la0/add_90/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i7" port: "cout" } sink { cell: "edb_top_inst/la0/add_90/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i6" port: "cout" } sink { cell: "edb_top_inst/la0/add_90/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i5" port: "cout" } sink { cell: "edb_top_inst/la0/add_90/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i4" port: "cout" } sink { cell: "edb_top_inst/la0/add_90/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i3" port: "cout" } sink { cell: "edb_top_inst/la0/add_90/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i2" port: "cout" } sink { cell: "edb_top_inst/la0/add_90/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__15688" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "WDATA[0]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "LUT__15688" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "WDATA[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15706" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "WE" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "LUT__15706" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "WE" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "LUT__15706" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "WE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__15706" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "WE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__15706" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "WE" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "LUT__15706" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "WE" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "LUT__15706" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "WE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15706" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "WE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15687" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "RCLKE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__15687" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "RCLKE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__15687" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "RCLKE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15687" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "RCLKE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__15687" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "RCLKE" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__15687" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "RCLKE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15687" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "RCLKE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__15687" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "RCLKE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$02" port: "RDATA[10]" } sink { cell: "LUT__15908" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15752" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "WDATA[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__15752" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "WDATA[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__15753" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "WE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "LUT__15753" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "WE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__15753" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "WE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__15753" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "WE" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "LUT__15753" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "WE" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "LUT__15753" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "WE" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "LUT__15753" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "WE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__15753" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "WE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__15751" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "RCLKE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__15751" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "RCLKE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__15751" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "RCLKE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15751" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "RCLKE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__15751" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "RCLKE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15751" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "RCLKE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15751" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "RCLKE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__15751" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "RCLKE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12" port: "RDATA[10]" } sink { cell: "LUT__15906" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12" port: "RDATA[10]" } sink { cell: "LUT__15906" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15754" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "WDATA[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__15754" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "WDATA[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$012" port: "RDATA[10]" } sink { cell: "LUT__15871" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$32" port: "RDATA[10]" } sink { cell: "LUT__15908" port: "I[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "LUT__15755" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "WDATA[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__15755" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "WDATA[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12" port: "RDATA[10]" } sink { cell: "LUT__15907" port: "I[0]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "LUT__15756" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "WDATA[0]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "LUT__15756" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "WDATA[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12" port: "RDATA[10]" } sink { cell: "LUT__15905" port: "I[0]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "LUT__15757" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "WDATA[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__15757" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "WDATA[0]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12" port: "RDATA[10]" } sink { cell: "LUT__15903" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__15758" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "WDATA[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15758" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "WDATA[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12" port: "RDATA[10]" } sink { cell: "LUT__15863" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__15759" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "WDATA[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15759" port: "O" } sink { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "WDATA[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1" port: "RDATA[10]" } sink { cell: "LUT__15904" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$312" port: "RDATA[10]" } sink { cell: "LUT__15871" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12" port: "RDATA[10]" } sink { cell: "LUT__15907" port: "I[1]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12" port: "RDATA[10]" } sink { cell: "LUT__15905" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12" port: "RDATA[10]" } sink { cell: "LUT__15903" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12" port: "RDATA[10]" } sink { cell: "LUT__15863" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1" port: "RDATA[10]" } sink { cell: "LUT__15904" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__15863" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "WDATA[0]" } delay_max: 1886 delay_min: 0  }
route { driver { cell: "LUT__15863" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "WDATA[0]" } delay_max: 1544 delay_min: 0  }
route { driver { cell: "LUT__15863" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "WDATA[0]" } delay_max: 1645 delay_min: 0  }
route { driver { cell: "LUT__15863" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "WDATA[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__16385" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "RADDR[0]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "LUT__16385" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "RADDR[0]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "LUT__16385" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "RADDR[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__16385" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "RADDR[0]" } delay_max: 1496 delay_min: 0  }
route { driver { cell: "LUT__16385" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "RADDR[0]" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "LUT__16385" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "RADDR[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "LUT__16385" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "RADDR[0]" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "LUT__16385" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "RADDR[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__16385" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "RADDR[0]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "LUT__16385" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "RADDR[0]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "LUT__16385" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "RADDR[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "LUT__16385" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "RADDR[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__16385" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "RADDR[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16385" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "RADDR[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__16385" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "RADDR[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__16385" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "RADDR[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16386" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "RADDR[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "LUT__16386" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "RADDR[1]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "LUT__16386" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "RADDR[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__16386" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "RADDR[1]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "LUT__16386" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "RADDR[1]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "LUT__16386" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "RADDR[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__16386" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "RADDR[1]" } delay_max: 1810 delay_min: 0  }
route { driver { cell: "LUT__16386" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "RADDR[1]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "LUT__16386" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "RADDR[1]" } delay_max: 1316 delay_min: 0  }
route { driver { cell: "LUT__16386" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "RADDR[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__16386" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "RADDR[1]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "LUT__16386" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "RADDR[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__16386" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "RADDR[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16386" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "RADDR[1]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "LUT__16386" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "RADDR[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "LUT__16386" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "RADDR[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__16387" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "RADDR[2]" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "LUT__16387" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "RADDR[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__16387" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "RADDR[2]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "LUT__16387" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "RADDR[2]" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "LUT__16387" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "RADDR[2]" } delay_max: 1811 delay_min: 0  }
route { driver { cell: "LUT__16387" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "RADDR[2]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "LUT__16387" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "RADDR[2]" } delay_max: 2021 delay_min: 0  }
route { driver { cell: "LUT__16387" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "RADDR[2]" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "LUT__16387" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "RADDR[2]" } delay_max: 1315 delay_min: 0  }
route { driver { cell: "LUT__16387" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "RADDR[2]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "LUT__16387" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "RADDR[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__16387" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "RADDR[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__16387" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "RADDR[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16387" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "RADDR[2]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "LUT__16387" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "RADDR[2]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "LUT__16387" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "RADDR[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__16388" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "RADDR[3]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "LUT__16388" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "RADDR[3]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "LUT__16388" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "RADDR[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__16388" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "RADDR[3]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "LUT__16388" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "RADDR[3]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "LUT__16388" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "RADDR[3]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "LUT__16388" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "RADDR[3]" } delay_max: 1810 delay_min: 0  }
route { driver { cell: "LUT__16388" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "RADDR[3]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__16388" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "RADDR[3]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "LUT__16388" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "RADDR[3]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "LUT__16388" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "RADDR[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__16388" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "RADDR[3]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__16388" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "RADDR[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__16388" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "RADDR[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__16388" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "RADDR[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__16388" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "RADDR[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__16389" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "RADDR[4]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "LUT__16389" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "RADDR[4]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "LUT__16389" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "RADDR[4]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "LUT__16389" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "RADDR[4]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "LUT__16389" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "RADDR[4]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16389" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "RADDR[4]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__16389" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "RADDR[4]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__16389" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "RADDR[4]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__16390" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "RADDR[5]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "LUT__16390" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "RADDR[5]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "LUT__16390" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "RADDR[5]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "LUT__16390" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "RADDR[5]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "LUT__16390" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "RADDR[5]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16390" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "RADDR[5]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__16390" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "RADDR[5]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__16390" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "RADDR[5]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__16391" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "RADDR[6]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "LUT__16391" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "RADDR[6]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__16391" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "RADDR[6]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "LUT__16391" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "RADDR[6]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__16391" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "RADDR[6]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16391" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "RADDR[6]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "LUT__16391" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "RADDR[6]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__16391" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "RADDR[6]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__16392" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "RADDR[7]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "LUT__16392" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "RADDR[7]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__16392" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "RADDR[7]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__16392" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "RADDR[7]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__16392" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "RADDR[7]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16392" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "RADDR[7]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "LUT__16392" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "RADDR[7]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__16392" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "RADDR[7]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__16381" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "RADDR[8]" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "LUT__16381" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "RADDR[8]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "LUT__16381" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "RADDR[8]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__16381" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "RADDR[8]" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "LUT__16381" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "RADDR[8]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "LUT__16381" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "RADDR[8]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "LUT__16381" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "RADDR[8]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "LUT__16381" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "RADDR[8]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "LUT__16381" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "RADDR[8]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "LUT__16381" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "RADDR[8]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "LUT__16381" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "RADDR[8]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "LUT__16381" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "RADDR[8]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__16381" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "RADDR[8]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16381" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "RADDR[8]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__16381" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "RADDR[8]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__16381" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "RADDR[8]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__16382" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "RADDR[9]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "LUT__16382" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "RADDR[9]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__16382" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "RADDR[9]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__16382" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "RADDR[9]" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "LUT__16382" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "RADDR[9]" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "LUT__16382" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "RADDR[9]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__16382" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "RADDR[9]" } delay_max: 2027 delay_min: 0  }
route { driver { cell: "LUT__16382" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "RADDR[9]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "LUT__16382" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "RADDR[9]" } delay_max: 1316 delay_min: 0  }
route { driver { cell: "LUT__16382" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "RADDR[9]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "LUT__16382" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "RADDR[9]" } delay_max: 1470 delay_min: 0  }
route { driver { cell: "LUT__16382" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "RADDR[9]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__16382" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "RADDR[9]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16382" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "RADDR[9]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__16382" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "RADDR[9]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "LUT__16382" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "RADDR[9]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__16383" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "RADDR[10]" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "LUT__16383" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "RADDR[10]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "LUT__16383" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "RADDR[10]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__16383" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "RADDR[10]" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "LUT__16383" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "RADDR[10]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "LUT__16383" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "RADDR[10]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "LUT__16383" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "RADDR[10]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "LUT__16383" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "RADDR[10]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "LUT__16383" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "RADDR[10]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "LUT__16383" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "RADDR[10]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "LUT__16383" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "RADDR[10]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "LUT__16383" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "RADDR[10]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__16383" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "RADDR[10]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16383" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "RADDR[10]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__16383" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "RADDR[10]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__16383" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "RADDR[10]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__16384" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "RADDR[11]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "LUT__16384" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "RADDR[11]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__16384" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "RADDR[11]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__16384" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "RADDR[11]" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "LUT__16384" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "RADDR[11]" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "LUT__16384" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "RADDR[11]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__16384" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "RADDR[11]" } delay_max: 2027 delay_min: 0  }
route { driver { cell: "LUT__16384" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "RADDR[11]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "LUT__16384" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "RADDR[11]" } delay_max: 1316 delay_min: 0  }
route { driver { cell: "LUT__16384" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "RADDR[11]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "LUT__16384" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "RADDR[11]" } delay_max: 1470 delay_min: 0  }
route { driver { cell: "LUT__16384" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "RADDR[11]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__16384" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "RADDR[11]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16384" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "RADDR[11]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__16384" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "RADDR[11]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "LUT__16384" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "RADDR[11]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$f12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "B[6]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "LUT__15871" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "WDATA[0]" } delay_max: 1687 delay_min: 0  }
route { driver { cell: "LUT__15871" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "WDATA[0]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "LUT__15871" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "WDATA[0]" } delay_max: 1762 delay_min: 0  }
route { driver { cell: "LUT__15871" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "WDATA[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "B[1]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "LUT__16398" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "RADDR[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__16398" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "RADDR[0]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "LUT__16398" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "RADDR[0]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "LUT__16398" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "RADDR[0]" } delay_max: 1284 delay_min: 0  }
route { driver { cell: "LUT__16398" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "RADDR[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__16398" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "RADDR[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__16398" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "RADDR[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__16398" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "RADDR[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__16398" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "RADDR[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16398" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "RADDR[0]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "LUT__16398" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "RADDR[0]" } delay_max: 1316 delay_min: 0  }
route { driver { cell: "LUT__16398" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "RADDR[0]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "LUT__16398" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "RADDR[0]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "LUT__16398" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "RADDR[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__16398" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "RADDR[0]" } delay_max: 1523 delay_min: 0  }
route { driver { cell: "LUT__16398" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "RADDR[0]" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "LUT__16399" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "RADDR[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__16399" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "RADDR[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__16399" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "RADDR[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__16399" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "RADDR[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__16399" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "RADDR[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__16399" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "RADDR[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__16399" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "RADDR[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__16399" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "RADDR[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__16399" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "RADDR[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__16399" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "RADDR[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__16399" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "RADDR[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__16399" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "RADDR[1]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "LUT__16399" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "RADDR[1]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "LUT__16399" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "RADDR[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__16399" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "RADDR[1]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "LUT__16399" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "RADDR[1]" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "LUT__16400" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "RADDR[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__16400" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "RADDR[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__16400" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "RADDR[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__16400" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "RADDR[2]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "LUT__16400" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "RADDR[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__16400" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "RADDR[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__16400" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "RADDR[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__16400" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "RADDR[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__16400" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "RADDR[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__16400" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "RADDR[2]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "LUT__16400" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "RADDR[2]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "LUT__16400" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "RADDR[2]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "LUT__16400" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "RADDR[2]" } delay_max: 1523 delay_min: 0  }
route { driver { cell: "LUT__16400" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "RADDR[2]" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "LUT__16400" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "RADDR[2]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "LUT__16400" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "RADDR[2]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "LUT__16401" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "RADDR[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16401" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "RADDR[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__16401" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "RADDR[3]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "LUT__16401" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "RADDR[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__16401" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "RADDR[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__16401" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "RADDR[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__16401" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "RADDR[3]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "LUT__16401" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "RADDR[3]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "LUT__16401" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "RADDR[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__16401" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "RADDR[3]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__16401" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "RADDR[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__16401" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "RADDR[3]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "LUT__16401" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "RADDR[3]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__16401" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "RADDR[3]" } delay_max: 1315 delay_min: 0  }
route { driver { cell: "LUT__16401" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "RADDR[3]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "LUT__16401" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "RADDR[3]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "LUT__16402" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "RADDR[4]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__16402" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "RADDR[4]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "LUT__16402" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "RADDR[4]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "LUT__16402" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "RADDR[4]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "LUT__16402" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "RADDR[4]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__16402" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "RADDR[4]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__16402" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "RADDR[4]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "LUT__16402" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "RADDR[4]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__16403" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "RADDR[5]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__16403" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "RADDR[5]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__16403" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "RADDR[5]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "LUT__16403" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "RADDR[5]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "LUT__16403" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "RADDR[5]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__16403" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "RADDR[5]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__16403" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "RADDR[5]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__16403" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "RADDR[5]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__16404" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "RADDR[6]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__16404" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "RADDR[6]" } delay_max: 1284 delay_min: 0  }
route { driver { cell: "LUT__16404" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "RADDR[6]" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "LUT__16404" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "RADDR[6]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "LUT__16404" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "RADDR[6]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__16404" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "RADDR[6]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__16404" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "RADDR[6]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__16404" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "RADDR[6]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__16405" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "RADDR[7]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "LUT__16405" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "RADDR[7]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__16405" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "RADDR[7]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "LUT__16405" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "RADDR[7]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__16405" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "RADDR[7]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__16405" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "RADDR[7]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16405" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "RADDR[7]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "LUT__16405" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "RADDR[7]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__16394" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "RADDR[8]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__16394" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "RADDR[8]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__16394" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "RADDR[8]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "LUT__16394" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "RADDR[8]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "LUT__16394" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "RADDR[8]" } delay_max: 1777 delay_min: 0  }
route { driver { cell: "LUT__16394" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "RADDR[8]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "LUT__16394" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "RADDR[8]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__16394" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "RADDR[8]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__16394" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "RADDR[8]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__16394" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "RADDR[8]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "LUT__16394" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "RADDR[8]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "LUT__16394" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "RADDR[8]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__16394" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "RADDR[8]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__16394" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "RADDR[8]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__16394" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "RADDR[8]" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "LUT__16394" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "RADDR[8]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "LUT__16395" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "RADDR[9]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__16395" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "RADDR[9]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__16395" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "RADDR[9]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "LUT__16395" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "RADDR[9]" } delay_max: 1582 delay_min: 0  }
route { driver { cell: "LUT__16395" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "RADDR[9]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__16395" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "RADDR[9]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__16395" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "RADDR[9]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "LUT__16395" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "RADDR[9]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__16395" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "RADDR[9]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__16395" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "RADDR[9]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__16395" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "RADDR[9]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "LUT__16395" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "RADDR[9]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "LUT__16395" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "RADDR[9]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "LUT__16395" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "RADDR[9]" } delay_max: 1613 delay_min: 0  }
route { driver { cell: "LUT__16395" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "RADDR[9]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "LUT__16395" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "RADDR[9]" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "LUT__16396" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "RADDR[10]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__16396" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "RADDR[10]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__16396" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "RADDR[10]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "LUT__16396" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "RADDR[10]" } delay_max: 1333 delay_min: 0  }
route { driver { cell: "LUT__16396" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "RADDR[10]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__16396" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "RADDR[10]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__16396" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "RADDR[10]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "LUT__16396" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "RADDR[10]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "LUT__16396" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "RADDR[10]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__16396" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "RADDR[10]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__16396" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "RADDR[10]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__16396" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "RADDR[10]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "LUT__16396" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "RADDR[10]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__16396" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "RADDR[10]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "LUT__16396" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "RADDR[10]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "LUT__16396" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "RADDR[10]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "LUT__16397" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "RADDR[11]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__16397" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "RADDR[11]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__16397" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "RADDR[11]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "LUT__16397" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "RADDR[11]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "LUT__16397" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "RADDR[11]" } delay_max: 1092 delay_min: 0  }
route { driver { cell: "LUT__16397" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "RADDR[11]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__16397" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "RADDR[11]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "LUT__16397" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "RADDR[11]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "LUT__16397" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "RADDR[11]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__16397" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "RADDR[11]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "LUT__16397" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "RADDR[11]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "LUT__16397" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "RADDR[11]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "LUT__16397" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "RADDR[11]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "LUT__16397" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "RADDR[11]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__16397" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "RADDR[11]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "LUT__16397" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "RADDR[11]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "B[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__16406" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "RADDR[4]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__16406" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "RADDR[4]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "LUT__16406" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "RADDR[4]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__16406" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "RADDR[4]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__16406" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "RADDR[4]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__16406" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "RADDR[4]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16406" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "RADDR[4]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__16406" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "RADDR[4]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__16407" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "RADDR[5]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "LUT__16407" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "RADDR[5]" } delay_max: 1262 delay_min: 0  }
route { driver { cell: "LUT__16407" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "RADDR[5]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "LUT__16407" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "RADDR[5]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__16407" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "RADDR[5]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__16407" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "RADDR[5]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16407" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "RADDR[5]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "LUT__16407" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "RADDR[5]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__16408" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "RADDR[6]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "LUT__16408" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "RADDR[6]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "LUT__16408" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "RADDR[6]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "LUT__16408" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "RADDR[6]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__16408" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "RADDR[6]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__16408" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "RADDR[6]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__16408" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "RADDR[6]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__16408" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "RADDR[6]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__16409" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "RADDR[7]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "LUT__16409" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "RADDR[7]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "LUT__16409" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "RADDR[7]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "LUT__16409" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "RADDR[7]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__16409" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "RADDR[7]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__16409" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "RADDR[7]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__16409" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "RADDR[7]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__16409" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "RADDR[7]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "B[1]" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "LUT__16410" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "RADDR[4]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__16410" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "RADDR[4]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__16410" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "RADDR[4]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "LUT__16410" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "RADDR[4]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__16410" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "RADDR[4]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__16410" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "RADDR[4]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__16410" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "RADDR[4]" } delay_max: 1335 delay_min: 0  }
route { driver { cell: "LUT__16410" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "RADDR[4]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__16411" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "RADDR[5]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "LUT__16411" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "RADDR[5]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__16411" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "RADDR[5]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__16411" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "RADDR[5]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__16411" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "RADDR[5]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__16411" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "RADDR[5]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__16411" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "RADDR[5]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "LUT__16411" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "RADDR[5]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__16412" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "RADDR[6]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "LUT__16412" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "RADDR[6]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__16412" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "RADDR[6]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__16412" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "RADDR[6]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__16412" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "RADDR[6]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__16412" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "RADDR[6]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "LUT__16412" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "RADDR[6]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "LUT__16412" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "RADDR[6]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__16413" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "RADDR[7]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__16413" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "RADDR[7]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__16413" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "RADDR[7]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "LUT__16413" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "RADDR[7]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__16413" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "RADDR[7]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__16413" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "RADDR[7]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__16413" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "RADDR[7]" } delay_max: 1335 delay_min: 0  }
route { driver { cell: "LUT__16413" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "RADDR[7]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "B[1]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "LUT__15903" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "WDATA[0]" } delay_max: 2201 delay_min: 0  }
route { driver { cell: "LUT__15903" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "WDATA[0]" } delay_max: 2021 delay_min: 0  }
route { driver { cell: "LUT__15903" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "WDATA[0]" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "LUT__15903" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "WDATA[0]" } delay_max: 1810 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$e12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "B[5]" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "LUT__15904" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "WDATA[0]" } delay_max: 1464 delay_min: 0  }
route { driver { cell: "LUT__15904" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "WDATA[0]" } delay_max: 1494 delay_min: 0  }
route { driver { cell: "LUT__15904" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "WDATA[0]" } delay_max: 1464 delay_min: 0  }
route { driver { cell: "LUT__15904" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "WDATA[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$g1" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "B[7]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "LUT__15905" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "WDATA[0]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "LUT__15905" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "WDATA[0]" } delay_max: 1496 delay_min: 0  }
route { driver { cell: "LUT__15905" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "WDATA[0]" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "LUT__15905" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "WDATA[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$d12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "B[4]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "LUT__15906" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "WDATA[0]" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "LUT__15906" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "WDATA[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__15906" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "WDATA[0]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "LUT__15906" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "WDATA[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$b12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "B[2]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__15907" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "WDATA[0]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "LUT__15907" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "WDATA[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__15907" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "WDATA[0]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "LUT__15907" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "WDATA[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$c12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "B[3]" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$f12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "B[6]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__15908" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "WDATA[0]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "LUT__15908" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "WDATA[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__15908" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "WDATA[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__15908" port: "O" } sink { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "WDATA[0]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram00/ram__D$2" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_4" port: "B[0]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$e12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "B[5]" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$g1" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "B[7]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$d12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "B[4]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$b12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "B[2]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$c12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "B[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$f12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "B[6]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram01/ram__D$2" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_5" port: "B[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$e12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "B[5]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$g1" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "B[7]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$d12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "B[4]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$b12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "B[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$c12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "B[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$f12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "B[6]" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram10/ram__D$2" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_6" port: "B[0]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$e12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "B[5]" } delay_max: 1602 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$g1" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "B[7]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$d12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "B[4]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$b12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "B[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$c12" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "B[3]" } delay_max: 1605 delay_min: 0  }
route { driver { cell: "u_scaler_gray/u0_data_stream_ctr/u_simple_dual_port_ram11/ram__D$2" port: "RDATA[10]" } sink { cell: "u_scaler_gray/u1_bilinear_gray/u2_cal_bilinear_data/mult_7" port: "B[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__15143" port: "O" } sink { cell: "LUT__15144" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15144" port: "O" } sink { cell: "LUT__15145" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15145" port: "O" } sink { cell: "LUT__15148" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15150" port: "O" } sink { cell: "LUT__15152" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__15150" port: "O" } sink { cell: "LUT__15154" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15151" port: "O" } sink { cell: "LUT__15152" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15153" port: "O" } sink { cell: "LUT__15154" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15153" port: "O" } sink { cell: "LUT__15221" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15162" port: "O" } sink { cell: "LUT__15168" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15163" port: "O" } sink { cell: "LUT__15167" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15164" port: "O" } sink { cell: "LUT__15167" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__15165" port: "O" } sink { cell: "LUT__15167" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15166" port: "O" } sink { cell: "LUT__15167" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15167" port: "O" } sink { cell: "LUT__15168" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15172" port: "O" } sink { cell: "LUT__15173" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15173" port: "O" } sink { cell: "LUT__15174" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15173" port: "O" } sink { cell: "LUT__15215" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15174" port: "O" } sink { cell: "LUT__15176" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15175" port: "O" } sink { cell: "LUT__15176" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15176" port: "O" } sink { cell: "LUT__15186" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15177" port: "O" } sink { cell: "LUT__15179" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15178" port: "O" } sink { cell: "LUT__15179" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15179" port: "O" } sink { cell: "LUT__15184" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15179" port: "O" } sink { cell: "LUT__15285" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15180" port: "O" } sink { cell: "LUT__15181" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15181" port: "O" } sink { cell: "LUT__15184" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15182" port: "O" } sink { cell: "LUT__15184" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15182" port: "O" } sink { cell: "LUT__15285" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15183" port: "O" } sink { cell: "LUT__15184" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15184" port: "O" } sink { cell: "LUT__15185" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15184" port: "O" } sink { cell: "LUT__15200" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__15184" port: "O" } sink { cell: "LUT__15230" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15184" port: "O" } sink { cell: "LUT__15236" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15185" port: "O" } sink { cell: "LUT__15186" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15185" port: "O" } sink { cell: "LUT__15210" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15188" port: "O" } sink { cell: "LUT__15189" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__15188" port: "O" } sink { cell: "LUT__15198" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15188" port: "O" } sink { cell: "LUT__15221" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15188" port: "O" } sink { cell: "LUT__15232" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15189" port: "O" } sink { cell: "LUT__15193" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15189" port: "O" } sink { cell: "LUT__15223" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15191" port: "O" } sink { cell: "LUT__15192" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "LUT__15195" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "LUT__15227" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "LUT__15250" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "LUT__15251" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "LUT__15258" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "LUT__15332" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "LUT__15336" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "LUT__15343" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "LUT__15350" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "LUT__15357" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "LUT__15363" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "LUT__15373" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "LUT__15378" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "LUT__15383" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "LUT__15388" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "LUT__15404" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__15196" port: "O" } sink { cell: "LUT__15200" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15197" port: "O" } sink { cell: "LUT__15198" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15198" port: "O" } sink { cell: "LUT__15200" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15199" port: "O" } sink { cell: "LUT__15200" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15202" port: "O" } sink { cell: "LUT__15203" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15204" port: "O" } sink { cell: "LUT__15205" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15204" port: "O" } sink { cell: "LUT__15208" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15205" port: "O" } sink { cell: "LUT__15206" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15207" port: "O" } sink { cell: "LUT__15208" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15207" port: "O" } sink { cell: "LUT__15212" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15208" port: "O" } sink { cell: "LUT__15209" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15219" port: "O" } sink { cell: "LUT__15220" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15222" port: "O" } sink { cell: "LUT__15223" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15222" port: "O" } sink { cell: "LUT__15230" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15222" port: "O" } sink { cell: "LUT__15237" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15225" port: "O" } sink { cell: "LUT__15229" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15225" port: "O" } sink { cell: "LUT__15231" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15225" port: "O" } sink { cell: "LUT__15237" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__15226" port: "O" } sink { cell: "LUT__15227" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__15226" port: "O" } sink { cell: "LUT__15377" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__15227" port: "O" } sink { cell: "LUT__15229" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15227" port: "O" } sink { cell: "LUT__15346" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15228" port: "O" } sink { cell: "LUT__15229" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15228" port: "O" } sink { cell: "LUT__15383" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15229" port: "O" } sink { cell: "LUT__15230" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__15229" port: "O" } sink { cell: "LUT__15236" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__15232" port: "O" } sink { cell: "LUT__15234" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15232" port: "O" } sink { cell: "LUT__15239" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15233" port: "O" } sink { cell: "LUT__15234" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15236" port: "O" } sink { cell: "LUT__15238" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15237" port: "O" } sink { cell: "LUT__15238" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15241" port: "O" } sink { cell: "LUT__15244" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15241" port: "O" } sink { cell: "LUT__15283" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15242" port: "O" } sink { cell: "LUT__15244" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15242" port: "O" } sink { cell: "LUT__15292" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__15242" port: "O" } sink { cell: "LUT__15334" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15242" port: "O" } sink { cell: "LUT__15345" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15242" port: "O" } sink { cell: "LUT__15380" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15246" port: "O" } sink { cell: "LUT__15247" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15249" port: "O" } sink { cell: "LUT__15250" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__15250" port: "O" } sink { cell: "LUT__15253" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15251" port: "O" } sink { cell: "LUT__15252" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15251" port: "O" } sink { cell: "LUT__15394" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15251" port: "O" } sink { cell: "LUT__15400" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15252" port: "O" } sink { cell: "LUT__15253" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15252" port: "O" } sink { cell: "LUT__15254" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15253" port: "O" } sink { cell: "LUT__15260" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15254" port: "O" } sink { cell: "LUT__15259" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15255" port: "O" } sink { cell: "LUT__15258" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15256" port: "O" } sink { cell: "LUT__15257" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "LUT__15258" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15258" port: "O" } sink { cell: "LUT__15259" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15259" port: "O" } sink { cell: "LUT__15260" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15262" port: "O" } sink { cell: "LUT__15265" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__15262" port: "O" } sink { cell: "LUT__15339" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__15262" port: "O" } sink { cell: "LUT__15351" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__15262" port: "O" } sink { cell: "LUT__15364" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15262" port: "O" } sink { cell: "LUT__15397" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15262" port: "O" } sink { cell: "LUT__15405" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15263" port: "O" } sink { cell: "LUT__15264" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15263" port: "O" } sink { cell: "LUT__15267" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15263" port: "O" } sink { cell: "LUT__15271" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15263" port: "O" } sink { cell: "LUT__15294" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15263" port: "O" } sink { cell: "LUT__15302" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15268" port: "O" } sink { cell: "LUT__15269" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15268" port: "O" } sink { cell: "LUT__15274" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15268" port: "O" } sink { cell: "LUT__15279" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15268" port: "O" } sink { cell: "LUT__15293" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15271" port: "O" } sink { cell: "LUT__15272" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15276" port: "O" } sink { cell: "LUT__15277" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15276" port: "O" } sink { cell: "LUT__15333" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15276" port: "O" } sink { cell: "LUT__15344" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__15276" port: "O" } sink { cell: "LUT__15354" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15276" port: "O" } sink { cell: "LUT__15380" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__15276" port: "O" } sink { cell: "LUT__15390" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15281" port: "O" } sink { cell: "LUT__15282" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15286" port: "O" } sink { cell: "LUT__15287" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15287" port: "O" } sink { cell: "LUT__15290" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15288" port: "O" } sink { cell: "LUT__15289" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15289" port: "O" } sink { cell: "LUT__15290" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15290" port: "O" } sink { cell: "LUT__15291" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15290" port: "O" } sink { cell: "LUT__15294" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15290" port: "O" } sink { cell: "LUT__15295" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__15291" port: "O" } sink { cell: "LUT__15292" port: "I[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__15291" port: "O" } sink { cell: "LUT__15298" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15293" port: "O" } sink { cell: "LUT__15294" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15295" port: "O" } sink { cell: "LUT__15300" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15297" port: "O" } sink { cell: "LUT__15298" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__15298" port: "O" } sink { cell: "LUT__15300" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15299" port: "O" } sink { cell: "LUT__15300" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15329" port: "O" } sink { cell: "LUT__15331" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15330" port: "O" } sink { cell: "LUT__15331" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15330" port: "O" } sink { cell: "LUT__15338" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15331" port: "O" } sink { cell: "LUT__15332" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15332" port: "O" } sink { cell: "LUT__15333" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15332" port: "O" } sink { cell: "LUT__15337" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15333" port: "O" } sink { cell: "LUT__15334" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15335" port: "O" } sink { cell: "LUT__15336" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15335" port: "O" } sink { cell: "LUT__15343" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15336" port: "O" } sink { cell: "LUT__15337" port: "I[1]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "LUT__15337" port: "O" } sink { cell: "LUT__15340" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15338" port: "O" } sink { cell: "LUT__15339" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15339" port: "O" } sink { cell: "LUT__15340" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15342" port: "O" } sink { cell: "LUT__15343" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15342" port: "O" } sink { cell: "LUT__15374" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15343" port: "O" } sink { cell: "LUT__15344" port: "I[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__15343" port: "O" } sink { cell: "LUT__15346" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15344" port: "O" } sink { cell: "LUT__15345" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15346" port: "O" } sink { cell: "LUT__15352" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__15347" port: "O" } sink { cell: "LUT__15348" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15347" port: "O" } sink { cell: "LUT__15356" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15348" port: "O" } sink { cell: "LUT__15350" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15348" port: "O" } sink { cell: "LUT__15404" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15349" port: "O" } sink { cell: "LUT__15350" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15350" port: "O" } sink { cell: "LUT__15351" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__15351" port: "O" } sink { cell: "LUT__15352" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "LUT__15358" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "LUT__15384" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "LUT__15395" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "LUT__15407" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15355" port: "O" } sink { cell: "LUT__15357" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15356" port: "O" } sink { cell: "LUT__15357" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15357" port: "O" } sink { cell: "LUT__15358" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__15357" port: "O" } sink { cell: "LUT__15365" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__15359" port: "O" } sink { cell: "LUT__15365" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15359" port: "O" } sink { cell: "LUT__15398" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15360" port: "O" } sink { cell: "LUT__15363" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15361" port: "O" } sink { cell: "LUT__15362" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__15362" port: "O" } sink { cell: "LUT__15363" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15363" port: "O" } sink { cell: "LUT__15364" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15364" port: "O" } sink { cell: "LUT__15365" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15367" port: "O" } sink { cell: "LUT__15368" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15368" port: "O" } sink { cell: "LUT__15369" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15368" port: "O" } sink { cell: "LUT__15385" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15369" port: "O" } sink { cell: "LUT__15370" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15369" port: "O" } sink { cell: "LUT__15378" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15369" port: "O" } sink { cell: "LUT__15390" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15370" port: "O" } sink { cell: "LUT__15375" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15371" port: "O" } sink { cell: "LUT__15373" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15371" port: "O" } sink { cell: "LUT__15396" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15372" port: "O" } sink { cell: "LUT__15373" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15373" port: "O" } sink { cell: "LUT__15374" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15373" port: "O" } sink { cell: "LUT__15380" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15374" port: "O" } sink { cell: "LUT__15375" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15375" port: "O" } sink { cell: "LUT__15379" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15376" port: "O" } sink { cell: "LUT__15377" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15377" port: "O" } sink { cell: "LUT__15378" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15378" port: "O" } sink { cell: "LUT__15379" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15382" port: "O" } sink { cell: "LUT__15383" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15383" port: "O" } sink { cell: "LUT__15384" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__15383" port: "O" } sink { cell: "LUT__15390" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15383" port: "O" } sink { cell: "LUT__15400" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15383" port: "O" } sink { cell: "LUT__15406" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__15385" port: "O" } sink { cell: "LUT__15389" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15386" port: "O" } sink { cell: "LUT__15388" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15387" port: "O" } sink { cell: "LUT__15388" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15388" port: "O" } sink { cell: "LUT__15389" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15389" port: "O" } sink { cell: "LUT__15391" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15390" port: "O" } sink { cell: "LUT__15391" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15393" port: "O" } sink { cell: "LUT__15395" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15393" port: "O" } sink { cell: "LUT__15407" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15394" port: "O" } sink { cell: "LUT__15395" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__15394" port: "O" } sink { cell: "LUT__15398" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__15396" port: "O" } sink { cell: "LUT__15397" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__15397" port: "O" } sink { cell: "LUT__15398" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15400" port: "O" } sink { cell: "LUT__15401" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15402" port: "O" } sink { cell: "LUT__15405" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15403" port: "O" } sink { cell: "LUT__15404" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15404" port: "O" } sink { cell: "LUT__15405" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__15406" port: "O" } sink { cell: "LUT__15407" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15410" port: "O" } sink { cell: "LUT__15417" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__15410" port: "O" } sink { cell: "LUT__15424" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15410" port: "O" } sink { cell: "LUT__15425" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15411" port: "O" } sink { cell: "LUT__15417" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15411" port: "O" } sink { cell: "LUT__15424" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__15411" port: "O" } sink { cell: "LUT__15425" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15416" port: "O" } sink { cell: "LUT__15417" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15419" port: "O" } sink { cell: "LUT__15424" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15419" port: "O" } sink { cell: "LUT__15425" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15421" port: "O" } sink { cell: "LUT__15423" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15423" port: "O" } sink { cell: "LUT__15424" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15423" port: "O" } sink { cell: "LUT__15425" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__15427" port: "O" } sink { cell: "LUT__15450" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__15427" port: "O" } sink { cell: "LUT__15465" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__15427" port: "O" } sink { cell: "LUT__15484" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15430" port: "O" } sink { cell: "LUT__15431" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15430" port: "O" } sink { cell: "LUT__15432" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15432" port: "O" } sink { cell: "LUT__15433" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15441" port: "O" } sink { cell: "LUT__15442" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15442" port: "O" } sink { cell: "LUT__15445" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__15442" port: "O" } sink { cell: "LUT__15462" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15442" port: "O" } sink { cell: "LUT__15479" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15442" port: "O" } sink { cell: "LUT__16228" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15442" port: "O" } sink { cell: "LUT__16243" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15442" port: "O" } sink { cell: "LUT__16252" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15443" port: "O" } sink { cell: "LUT__15444" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15443" port: "O" } sink { cell: "LUT__15449" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15444" port: "O" } sink { cell: "LUT__15445" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15444" port: "O" } sink { cell: "LUT__16252" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15445" port: "O" } sink { cell: "LUT__15446" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15445" port: "O" } sink { cell: "LUT__15451" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15445" port: "O" } sink { cell: "LUT__15454" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15445" port: "O" } sink { cell: "LUT__15457" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__15446" port: "O" } sink { cell: "LUT__15450" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15448" port: "O" } sink { cell: "LUT__15449" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__15448" port: "O" } sink { cell: "LUT__15464" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__15448" port: "O" } sink { cell: "LUT__15482" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__15449" port: "O" } sink { cell: "LUT__15450" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15449" port: "O" } sink { cell: "LUT__15453" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15449" port: "O" } sink { cell: "LUT__15456" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__15449" port: "O" } sink { cell: "LUT__15459" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15449" port: "O" } sink { cell: "LUT__16252" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15451" port: "O" } sink { cell: "LUT__15453" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15452" port: "O" } sink { cell: "LUT__15453" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15452" port: "O" } sink { cell: "LUT__15467" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__15452" port: "O" } sink { cell: "LUT__15486" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__15454" port: "O" } sink { cell: "LUT__15456" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15455" port: "O" } sink { cell: "LUT__15456" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__15455" port: "O" } sink { cell: "LUT__15469" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__15455" port: "O" } sink { cell: "LUT__15488" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15457" port: "O" } sink { cell: "LUT__15459" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15458" port: "O" } sink { cell: "LUT__15459" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__15458" port: "O" } sink { cell: "LUT__15471" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__15458" port: "O" } sink { cell: "LUT__15490" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15460" port: "O" } sink { cell: "LUT__15461" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15460" port: "O" } sink { cell: "LUT__15464" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15461" port: "O" } sink { cell: "LUT__15462" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__15461" port: "O" } sink { cell: "LUT__16243" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15462" port: "O" } sink { cell: "LUT__15463" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15462" port: "O" } sink { cell: "LUT__15466" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15462" port: "O" } sink { cell: "LUT__15468" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15462" port: "O" } sink { cell: "LUT__15470" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__15463" port: "O" } sink { cell: "LUT__15465" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15464" port: "O" } sink { cell: "LUT__15465" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15464" port: "O" } sink { cell: "LUT__15467" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__15464" port: "O" } sink { cell: "LUT__15469" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15464" port: "O" } sink { cell: "LUT__15471" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15464" port: "O" } sink { cell: "LUT__16243" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15466" port: "O" } sink { cell: "LUT__15467" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15468" port: "O" } sink { cell: "LUT__15469" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15470" port: "O" } sink { cell: "LUT__15471" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15479" port: "O" } sink { cell: "LUT__15480" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15479" port: "O" } sink { cell: "LUT__15485" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__15479" port: "O" } sink { cell: "LUT__15487" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15479" port: "O" } sink { cell: "LUT__15489" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15480" port: "O" } sink { cell: "LUT__15484" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15481" port: "O" } sink { cell: "LUT__15483" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15481" port: "O" } sink { cell: "LUT__16228" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15482" port: "O" } sink { cell: "LUT__15483" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15482" port: "O" } sink { cell: "LUT__16229" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15483" port: "O" } sink { cell: "LUT__15484" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__15483" port: "O" } sink { cell: "LUT__15486" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__15483" port: "O" } sink { cell: "LUT__15488" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15483" port: "O" } sink { cell: "LUT__15490" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15485" port: "O" } sink { cell: "LUT__15486" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15487" port: "O" } sink { cell: "LUT__15488" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15489" port: "O" } sink { cell: "LUT__15490" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15497" port: "O" } sink { cell: "LUT__15498" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15497" port: "O" } sink { cell: "LUT__15499" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15579" port: "O" } sink { cell: "LUT__15580" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15580" port: "O" } sink { cell: "LUT__15581" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15581" port: "O" } sink { cell: "LUT__15585" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15582" port: "O" } sink { cell: "LUT__15585" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15583" port: "O" } sink { cell: "LUT__15584" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15584" port: "O" } sink { cell: "LUT__15585" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15585" port: "O" } sink { cell: "LUT__15688" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15585" port: "O" } sink { cell: "LUT__15705" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__15585" port: "O" } sink { cell: "LUT__15752" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15585" port: "O" } sink { cell: "LUT__15754" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__15585" port: "O" } sink { cell: "LUT__15755" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__15585" port: "O" } sink { cell: "LUT__15756" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__15585" port: "O" } sink { cell: "LUT__15757" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15585" port: "O" } sink { cell: "LUT__15758" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__15585" port: "O" } sink { cell: "LUT__15759" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15612" port: "O" } sink { cell: "LUT__15622" port: "I[0]" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "LUT__15612" port: "O" } sink { cell: "LUT__15709" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__15613" port: "O" } sink { cell: "LUT__15622" port: "I[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "LUT__15614" port: "O" } sink { cell: "LUT__15617" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15615" port: "O" } sink { cell: "LUT__15617" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15616" port: "O" } sink { cell: "LUT__15617" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15617" port: "O" } sink { cell: "LUT__15622" port: "I[2]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "LUT__15617" port: "O" } sink { cell: "LUT__15707" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15618" port: "O" } sink { cell: "LUT__15621" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15619" port: "O" } sink { cell: "LUT__15621" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15619" port: "O" } sink { cell: "LUT__15708" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__15620" port: "O" } sink { cell: "LUT__15621" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15620" port: "O" } sink { cell: "LUT__15709" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15621" port: "O" } sink { cell: "LUT__15622" port: "I[3]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__15625" port: "O" } sink { cell: "LUT__15627" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15625" port: "O" } sink { cell: "LUT__15629" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15625" port: "O" } sink { cell: "LUT__15631" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15625" port: "O" } sink { cell: "LUT__15640" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15625" port: "O" } sink { cell: "LUT__15645" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__15625" port: "O" } sink { cell: "LUT__15838" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__15626" port: "O" } sink { cell: "LUT__15627" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15627" port: "O" } sink { cell: "LUT__15630" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15628" port: "O" } sink { cell: "LUT__15630" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15628" port: "O" } sink { cell: "LUT__15632" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15629" port: "O" } sink { cell: "LUT__15630" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15629" port: "O" } sink { cell: "LUT__15642" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15629" port: "O" } sink { cell: "LUT__15651" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15629" port: "O" } sink { cell: "LUT__15654" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__15630" port: "O" } sink { cell: "LUT__15633" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15630" port: "O" } sink { cell: "LUT__15641" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15631" port: "O" } sink { cell: "LUT__15632" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15632" port: "O" } sink { cell: "LUT__15633" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15632" port: "O" } sink { cell: "LUT__15641" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15633" port: "O" } sink { cell: "LUT__15649" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15634" port: "O" } sink { cell: "LUT__15635" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15635" port: "O" } sink { cell: "LUT__15640" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15636" port: "O" } sink { cell: "LUT__15640" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15637" port: "O" } sink { cell: "LUT__15639" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15638" port: "O" } sink { cell: "LUT__15639" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15639" port: "O" } sink { cell: "LUT__15640" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15640" port: "O" } sink { cell: "LUT__15641" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15641" port: "O" } sink { cell: "LUT__15649" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15642" port: "O" } sink { cell: "LUT__15643" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15642" port: "O" } sink { cell: "LUT__15648" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15643" port: "O" } sink { cell: "LUT__15649" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15644" port: "O" } sink { cell: "LUT__15645" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15645" port: "O" } sink { cell: "LUT__15647" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15645" port: "O" } sink { cell: "LUT__15653" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15645" port: "O" } sink { cell: "LUT__15659" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15645" port: "O" } sink { cell: "LUT__15666" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15646" port: "O" } sink { cell: "LUT__15647" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15647" port: "O" } sink { cell: "LUT__15648" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15648" port: "O" } sink { cell: "LUT__15649" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15649" port: "O" } sink { cell: "LUT__15665" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15650" port: "O" } sink { cell: "LUT__15651" port: "I[3]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__15650" port: "O" } sink { cell: "LUT__15658" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__15651" port: "O" } sink { cell: "LUT__15652" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15651" port: "O" } sink { cell: "LUT__15657" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15652" port: "O" } sink { cell: "LUT__15656" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15652" port: "O" } sink { cell: "LUT__15661" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15653" port: "O" } sink { cell: "LUT__15655" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15654" port: "O" } sink { cell: "LUT__15655" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15655" port: "O" } sink { cell: "LUT__15656" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15656" port: "O" } sink { cell: "LUT__15665" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15657" port: "O" } sink { cell: "LUT__15661" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15657" port: "O" } sink { cell: "LUT__15664" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__15658" port: "O" } sink { cell: "LUT__15659" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15658" port: "O" } sink { cell: "LUT__15666" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15659" port: "O" } sink { cell: "LUT__15660" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15659" port: "O" } sink { cell: "LUT__15663" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15659" port: "O" } sink { cell: "LUT__15669" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15660" port: "O" } sink { cell: "LUT__15661" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__15660" port: "O" } sink { cell: "LUT__15664" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15661" port: "O" } sink { cell: "LUT__15665" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15662" port: "O" } sink { cell: "LUT__15663" port: "I[3]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__15663" port: "O" } sink { cell: "LUT__15664" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15664" port: "O" } sink { cell: "LUT__15665" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15665" port: "O" } sink { cell: "LUT__15680" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15665" port: "O" } sink { cell: "LUT__15839" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15666" port: "O" } sink { cell: "LUT__15668" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15666" port: "O" } sink { cell: "LUT__15672" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__15667" port: "O" } sink { cell: "LUT__15668" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15668" port: "O" } sink { cell: "LUT__15671" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15669" port: "O" } sink { cell: "LUT__15670" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15670" port: "O" } sink { cell: "LUT__15671" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15671" port: "O" } sink { cell: "LUT__15680" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15671" port: "O" } sink { cell: "LUT__15839" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15672" port: "O" } sink { cell: "LUT__15673" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15673" port: "O" } sink { cell: "LUT__15680" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__15673" port: "O" } sink { cell: "LUT__15839" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15674" port: "O" } sink { cell: "LUT__15678" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15675" port: "O" } sink { cell: "LUT__15678" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15676" port: "O" } sink { cell: "LUT__15678" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15677" port: "O" } sink { cell: "LUT__15678" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15678" port: "O" } sink { cell: "LUT__15679" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__15678" port: "O" } sink { cell: "LUT__15846" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__15679" port: "O" } sink { cell: "LUT__15680" port: "I[3]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "LUT__15681" port: "O" } sink { cell: "LUT__15685" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15682" port: "O" } sink { cell: "LUT__15685" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15683" port: "O" } sink { cell: "LUT__15685" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15684" port: "O" } sink { cell: "LUT__15685" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15685" port: "O" } sink { cell: "LUT__15686" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15685" port: "O" } sink { cell: "LUT__15760" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__15691" port: "O" } sink { cell: "LUT__15692" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15691" port: "O" } sink { cell: "LUT__15697" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15692" port: "O" } sink { cell: "LUT__15693" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15692" port: "O" } sink { cell: "LUT__15698" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15693" port: "O" } sink { cell: "LUT__15694" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15693" port: "O" } sink { cell: "LUT__15695" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15694" port: "O" } sink { cell: "LUT__15696" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15695" port: "O" } sink { cell: "LUT__15696" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15696" port: "O" } sink { cell: "LUT__15705" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__15697" port: "O" } sink { cell: "LUT__15704" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15698" port: "O" } sink { cell: "LUT__15704" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15699" port: "O" } sink { cell: "LUT__15704" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15700" port: "O" } sink { cell: "LUT__15703" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15701" port: "O" } sink { cell: "LUT__15702" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15702" port: "O" } sink { cell: "LUT__15703" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15703" port: "O" } sink { cell: "LUT__15704" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__15704" port: "O" } sink { cell: "LUT__15705" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15707" port: "O" } sink { cell: "LUT__15708" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15708" port: "O" } sink { cell: "LUT__15709" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15709" port: "O" } sink { cell: "LUT__15710" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__15812" port: "O" } sink { cell: "LUT__15814" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15813" port: "O" } sink { cell: "LUT__15814" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15814" port: "O" } sink { cell: "LUT__15817" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15814" port: "O" } sink { cell: "LUT__15820" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__15815" port: "O" } sink { cell: "LUT__15817" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15816" port: "O" } sink { cell: "LUT__15817" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15818" port: "O" } sink { cell: "LUT__15820" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15819" port: "O" } sink { cell: "LUT__15820" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15822" port: "O" } sink { cell: "LUT__15827" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15823" port: "O" } sink { cell: "LUT__15827" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__15824" port: "O" } sink { cell: "LUT__15826" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15825" port: "O" } sink { cell: "LUT__15826" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15826" port: "O" } sink { cell: "LUT__15827" port: "I[3]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "LUT__15829" port: "O" } sink { cell: "LUT__15833" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15830" port: "O" } sink { cell: "LUT__15833" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15831" port: "O" } sink { cell: "LUT__15833" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15832" port: "O" } sink { cell: "LUT__15833" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15833" port: "O" } sink { cell: "LUT__15834" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15835" port: "O" } sink { cell: "LUT__15838" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15836" port: "O" } sink { cell: "LUT__15838" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15837" port: "O" } sink { cell: "LUT__15838" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15838" port: "O" } sink { cell: "LUT__15845" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15839" port: "O" } sink { cell: "LUT__15845" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15840" port: "O" } sink { cell: "LUT__15844" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15841" port: "O" } sink { cell: "LUT__15844" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15842" port: "O" } sink { cell: "LUT__15844" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15843" port: "O" } sink { cell: "LUT__15844" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15844" port: "O" } sink { cell: "LUT__15845" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__15844" port: "O" } sink { cell: "LUT__15858" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15847" port: "O" } sink { cell: "LUT__15849" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15848" port: "O" } sink { cell: "LUT__15849" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15849" port: "O" } sink { cell: "LUT__15851" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__15849" port: "O" } sink { cell: "LUT__15861" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15850" port: "O" } sink { cell: "LUT__15851" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15852" port: "O" } sink { cell: "LUT__15853" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15860" port: "O" } sink { cell: "LUT__15861" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15861" port: "O" } sink { cell: "LUT__15862" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15864" port: "O" } sink { cell: "LUT__15866" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15865" port: "O" } sink { cell: "LUT__15866" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15865" port: "O" } sink { cell: "LUT__15884" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15867" port: "O" } sink { cell: "LUT__15869" port: "I[0]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "LUT__15868" port: "O" } sink { cell: "LUT__15869" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15924" port: "O" } sink { cell: "LUT__15929" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15925" port: "O" } sink { cell: "LUT__15928" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15926" port: "O" } sink { cell: "LUT__15928" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15927" port: "O" } sink { cell: "LUT__15928" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15928" port: "O" } sink { cell: "LUT__15929" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15931" port: "O" } sink { cell: "LUT__15936" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15932" port: "O" } sink { cell: "LUT__15935" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15933" port: "O" } sink { cell: "LUT__15935" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15934" port: "O" } sink { cell: "LUT__15935" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15935" port: "O" } sink { cell: "LUT__15936" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15983" port: "O" } sink { cell: "LUT__15986" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15984" port: "O" } sink { cell: "LUT__15986" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15985" port: "O" } sink { cell: "LUT__15986" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__16009" port: "O" } sink { cell: "LUT__16010" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__16012" port: "O" } sink { cell: "LUT__16018" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "LUT__16013" port: "O" } sink { cell: "LUT__16017" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__16013" port: "O" } sink { cell: "LUT__16020" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__16014" port: "O" } sink { cell: "LUT__16016" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__16015" port: "O" } sink { cell: "LUT__16016" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__16016" port: "O" } sink { cell: "LUT__16017" port: "I[0]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "LUT__16016" port: "O" } sink { cell: "LUT__16021" port: "I[3]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "LUT__16017" port: "O" } sink { cell: "LUT__16018" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__16029" port: "O" } sink { cell: "LUT__16031" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__16030" port: "O" } sink { cell: "LUT__16031" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__16031" port: "O" } sink { cell: "LUT__16032" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__16033" port: "O" } sink { cell: "LUT__16034" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16034" port: "O" } sink { cell: "LUT__16039" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__16035" port: "O" } sink { cell: "LUT__16037" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__16036" port: "O" } sink { cell: "LUT__16037" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__16037" port: "O" } sink { cell: "LUT__16039" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__16038" port: "O" } sink { cell: "LUT__16039" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__16054" port: "O" } sink { cell: "LUT__16059" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__16055" port: "O" } sink { cell: "LUT__16058" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16056" port: "O" } sink { cell: "LUT__16058" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__16057" port: "O" } sink { cell: "LUT__16058" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16058" port: "O" } sink { cell: "LUT__16059" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__16059" port: "O" } sink { cell: "LUT__16060" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__16061" port: "O" } sink { cell: "LUT__16062" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16062" port: "O" } sink { cell: "LUT__16067" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16063" port: "O" } sink { cell: "LUT__16065" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__16064" port: "O" } sink { cell: "LUT__16065" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16065" port: "O" } sink { cell: "LUT__16067" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__16066" port: "O" } sink { cell: "LUT__16067" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__16178" port: "O" } sink { cell: "LUT__16180" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[7]~FF_frt_39_rtinv" port: "O" } sink { cell: "LUT__16180" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[7]~FF_frt_39_rtinv" port: "O" } sink { cell: "LUT__16191" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[7]~FF_frt_39_rtinv" port: "O" } sink { cell: "LUT__16196" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "u_lcd_driver/vcnt[7]~FF_frt_39_rtinv" port: "O" } sink { cell: "LUT__16201" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__16180" port: "O" } sink { cell: "LUT__16181" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__16183" port: "O" } sink { cell: "LUT__16184" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__16184" port: "O" } sink { cell: "LUT__16186" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16184" port: "O" } sink { cell: "LUT__16204" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__16193" port: "O" } sink { cell: "LUT__16194" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__16194" port: "O" } sink { cell: "LUT__16195" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__16195" port: "O" } sink { cell: "LUT__16196" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__16203" port: "O" } sink { cell: "LUT__16204" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__16228" port: "O" } sink { cell: "LUT__16229" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "clk_cmos" port: "inpad" } sink { cell: "clk_cmos~CLKBUF" port: "IO_in" } delay_max: 0 delay_min: 0  }
route { driver { cell: "clk_cmos~CLKBUF" port: "clkout" } sink { cell: "clk_cmos~CLKOUT~84~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "hdmi_clk5x_i~CLKBUF" port: "clkout" } sink { cell: "hdmi_clk5x_i~CLKOUT~42~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "hdmi_clk5x_i~CLKBUF" port: "clkout" } sink { cell: "hdmi_clk5x_i~CLKOUT~48~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "hdmi_clk5x_i~CLKBUF" port: "clkout" } sink { cell: "hdmi_clk5x_i~CLKOUT~54~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "hdmi_clk5x_i~CLKBUF" port: "clkout" } sink { cell: "hdmi_clk5x_i~CLKOUT~60~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "tx_fastclk~CLKBUF" port: "clkout" } sink { cell: "tx_fastclk~CLKOUT~12~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "tx_fastclk~CLKBUF" port: "clkout" } sink { cell: "tx_fastclk~CLKOUT~18~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "tx_fastclk~CLKBUF" port: "clkout" } sink { cell: "tx_fastclk~CLKOUT~24~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "tx_fastclk~CLKBUF" port: "clkout" } sink { cell: "tx_fastclk~CLKOUT~30~1" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "tx_fastclk~CLKBUF" port: "clkout" } sink { cell: "tx_fastclk~CLKOUT~36~1" port: "outpad" } delay_max: 0 delay_min: 0  }
