{"_default": {"1": {"output": "Script started on 2023-06-22 08:24:14+02:00 [COMMAND=\"./spectre-meltdown-checker.sh --explain\" TERM=\"xterm\" TTY=\"/dev/pts/11\" COLUMNS=\"180\" LINES=\"40\"]\nSpectre and Meltdown mitigation detection tool v0.45\n\nChecking for vulnerabilities on current system\nKernel is \u001b[35mLinux 6.1.0-kali9-amd64 #1 SMP PREEMPT_DYNAMIC Debian 6.1.27-1kali1 (2023-05-12) x86_64\u001b[0m\nCPU is \u001b[35mAMD Ryzen 7 3700U with Radeon Vega Mobile Gfx\u001b[0m\n\n\u001b[1;34mHardware check\u001b[0m\n* Hardware support (CPU microcode) for mitigation techniques\n  * Indirect Branch Restricted Speculation (IBRS)\n    * SPEC_CTRL MSR is available: \u001b[43m\u001b[30m NO \u001b[0m\n    * CPU indicates IBRS capability: \u001b[43m\u001b[30m NO \u001b[0m\n    * CPU indicates preferring IBRS always-on: \u001b[43m\u001b[30m NO \u001b[0m\n    * CPU indicates preferring IBRS over retpoline: \u001b[43m\u001b[30m NO \u001b[0m\n  * Indirect Branch Prediction Barrier (IBPB)\n    * CPU indicates IBPB capability: \u001b[43m\u001b[30m NO \u001b[0m\n  * Single Thread Indirect Branch Predictors (STIBP)\n    * SPEC_CTRL MSR is available: \u001b[43m\u001b[30m NO \u001b[0m\n    * CPU indicates STIBP capability: \u001b[43m\u001b[30m NO \u001b[0m\n    * CPU indicates preferring STIBP always-on: \u001b[43m\u001b[30m NO \u001b[0m\n  * Speculative Store Bypass Disable (SSBD)\n    * CPU indicates SSBD capability: \u001b[42m\u001b[30m YES \u001b[0m (AMD non-architectural MSR)\n  * L1 data cache invalidation\n    * CPU indicates L1D flush capability: \u001b[43m\u001b[30m NO \u001b[0m\n  * CPU supports Transactional Synchronization Extensions (TSX): \u001b[43m\u001b[30m NO \u001b[0m\n  * CPU supports Software Guard Extensions (SGX): \u001b[42m\u001b[30m NO \u001b[0m\n  * CPU supports Special Register Buffer Data Sampling (SRBDS): \u001b[42m\u001b[30m NO \u001b[0m\n  * CPU microcode is known to cause stability problems: \u001b[44m\u001b[30m NO \u001b[0m (family 0x17 model 0x18 stepping 0x1 ucode 0xffffffff cpuid 0x810f81)\n  * CPU microcode is the latest known available version: \u001b[42m\u001b[30m YES \u001b[0m (latest version is 0x8108109 dated 2019/04/17 according to builtin firmwares DB v266+i20230512)\n* CPU vulnerability to the speculative execution attack variants\n  * Affected by CVE-2017-5753 (Spectre Variant 1, bounds check bypass): \u001b[43m\u001b[30m YES \u001b[0m\n  * Affected by CVE-2017-5715 (Spectre Variant 2, branch target injection): \u001b[43m\u001b[30m YES \u001b[0m\n  * Affected by CVE-2017-5754 (Variant 3, Meltdown, rogue data cache load): \u001b[42m\u001b[30m NO \u001b[0m\n  * Affected by CVE-2018-3640 (Variant 3a, rogue system register read): \u001b[42m\u001b[30m NO \u001b[0m\n  * Affected by CVE-2018-3639 (Variant 4, speculative store bypass): \u001b[43m\u001b[30m YES \u001b[0m\n  * Affected by CVE-2018-3615 (Foreshadow (SGX), L1 terminal fault): \u001b[42m\u001b[30m NO \u001b[0m\n  * Affected by CVE-2018-3620 (Foreshadow-NG (OS), L1 terminal fault): \u001b[42m\u001b[30m NO \u001b[0m\n  * Affected by CVE-2018-3646 (Foreshadow-NG (VMM), L1 terminal fault): \u001b[42m\u001b[30m NO \u001b[0m\n  * Affected by CVE-2018-12126 (Fallout, microarchitectural store buffer data sampling (MSBDS)): \u001b[42m\u001b[30m NO \u001b[0m\n  * Affected by CVE-2018-12130 (ZombieLoad, microarchitectural fill buffer data sampling (MFBDS)): \u001b[42m\u001b[30m NO \u001b[0m\n  * Affected by CVE-2018-12127 (RIDL, microarchitectural load port data sampling (MLPDS)): \u001b[42m\u001b[30m NO \u001b[0m\n  * Affected by CVE-2019-11091 (RIDL, microarchitectural data sampling uncacheable memory (MDSUM)): \u001b[42m\u001b[30m NO \u001b[0m\n  * Affected by CVE-2019-11135 (ZombieLoad V2, TSX Asynchronous Abort (TAA)): \u001b[42m\u001b[30m NO \u001b[0m\n  * Affected by CVE-2018-12207 (No eXcuses, iTLB Multihit, machine check exception on page size changes (MCEPSC)): \u001b[42m\u001b[30m NO \u001b[0m\n  * Affected by CVE-2020-0543 (Special Register Buffer Data Sampling (SRBDS)): \u001b[42m\u001b[30m NO \u001b[0m\n\n\u001b[1;34mCVE-2017-5753 aka 'Spectre Variant 1, bounds check bypass'\u001b[0m\n* Mitigated according to the /sys interface: \u001b[42m\u001b[30m YES \u001b[0m (Mitigation: usercopy/swapgs barriers and __user pointer sanitization)\n* Kernel has array_index_mask_nospec: \u001b[42m\u001b[30m YES \u001b[0m (1 occurrence(s) found of x86 64 bits array_index_mask_nospec())\n* Kernel has the Red Hat/Ubuntu patch: \u001b[43m\u001b[30m NO \u001b[0m\n* Kernel has mask_nospec64 (arm64): \u001b[43m\u001b[30m NO \u001b[0m\n* Kernel has array_index_nospec (arm64): \u001b[43m\u001b[30m NO \u001b[0m\n> \u001b[46m\u001b[30mSTATUS:\u001b[0m \u001b[42m\u001b[30m NOT VULNERABLE \u001b[0m (Mitigation: usercopy/swapgs barriers and __user pointer sanitization)\n\n\u001b[1;34mCVE-2017-5715 aka 'Spectre Variant 2, branch target injection'\u001b[0m\n* Mitigated according to the /sys interface: \u001b[42m\u001b[30m YES \u001b[0m (Mitigation: Retpolines, STIBP: disabled, RSB filling, PBRSB-eIBRS: Not affected)\n* Mitigation 1\n  * Kernel is compiled with IBRS support: \u001b[42m\u001b[30m YES \u001b[0m\n    * IBRS enabled and active: \u001b[43m\u001b[30m NO \u001b[0m\n  * Kernel is compiled with IBPB support: \u001b[42m\u001b[30m YES \u001b[0m\n    * IBPB enabled and active: \u001b[43m\u001b[30m NO \u001b[0m\n* Mitigation 2\n  * Kernel has branch predictor hardening (arm): \u001b[43m\u001b[30m NO \u001b[0m\n  * Kernel compiled with retpoline option: \u001b[42m\u001b[30m YES \u001b[0m\n    * Kernel compiled with a retpoline-aware compiler: \u001b[42m\u001b[30m YES \u001b[0m (kernel reports full retpoline compilation)\n> \u001b[46m\u001b[30mSTATUS:\u001b[0m \u001b[42m\u001b[30m NOT VULNERABLE \u001b[0m (Full retpoline is mitigating the vulnerability)\n\u001b[31mIBPB is considered as a good addition to retpoline for Variant 2 mitigation, but your CPU microcode doesn't support it\u001b[0m\n\n\u001b[1;34mCVE-2017-5754 aka 'Variant 3, Meltdown, rogue data cache load'\u001b[0m\n* Mitigated according to the /sys interface: \u001b[42m\u001b[30m YES \u001b[0m (Not affected)\n* Kernel supports Page Table Isolation (PTI): \u001b[42m\u001b[30m YES \u001b[0m\n  * PTI enabled and active: \u001b[43m\u001b[30m NO \u001b[0m\n  * Reduced performance impact of PTI: \u001b[44m\u001b[30m NO \u001b[0m (PCID/INVPCID not supported, performance impact of PTI will be significant)\n* Running as a Xen PV DomU: \u001b[44m\u001b[30m NO \u001b[0m\n> \u001b[46m\u001b[30mSTATUS:\u001b[0m \u001b[42m\u001b[30m NOT VULNERABLE \u001b[0m (your CPU vendor reported your CPU model as not affected)\n\n\u001b[1;34mCVE-2018-3640 aka 'Variant 3a, rogue system register read'\u001b[0m\n* CPU microcode mitigates the vulnerability: \u001b[42m\u001b[30m YES \u001b[0m\n> \u001b[46m\u001b[30mSTATUS:\u001b[0m \u001b[42m\u001b[30m NOT VULNERABLE \u001b[0m (your CPU vendor reported your CPU model as not affected)\n\n\u001b[1;34mCVE-2018-3639 aka 'Variant 4, speculative store bypass'\u001b[0m\n* Mitigated according to the /sys interface: \u001b[42m\u001b[30m YES \u001b[0m (Not affected)\n* Kernel supports disabling speculative store bypass (SSB): \u001b[42m\u001b[30m YES \u001b[0m (found in /proc/self/status)\n* SSB mitigation is enabled and active: \u001b[44m\u001b[30m NO \u001b[0m (not vulnerable)\n> \u001b[46m\u001b[30mSTATUS:\u001b[0m \u001b[42m\u001b[30m NOT VULNERABLE \u001b[0m (Not affected)\n\n\u001b[1;34mCVE-2018-3615 aka 'Foreshadow (SGX), L1 terminal fault'\u001b[0m\n* CPU microcode mitigates the vulnerability: \u001b[44m\u001b[30m N/A \u001b[0m\n> \u001b[46m\u001b[30mSTATUS:\u001b[0m \u001b[42m\u001b[30m NOT VULNERABLE \u001b[0m (your CPU vendor reported your CPU model as not affected)\n\n\u001b[1;34mCVE-2018-3620 aka 'Foreshadow-NG (OS), L1 terminal fault'\u001b[0m\n* Mitigated according to the /sys interface: \u001b[42m\u001b[30m YES \u001b[0m (Not affected)\n* Kernel supports PTE inversion: \u001b[42m\u001b[30m YES \u001b[0m (found in kernel image)\n* PTE inversion enabled and active: \u001b[43m\u001b[30m NO \u001b[0m\n> \u001b[46m\u001b[30mSTATUS:\u001b[0m \u001b[42m\u001b[30m NOT VULNERABLE \u001b[0m (your CPU vendor reported your CPU model as not affected)\n\n\u001b[1;34mCVE-2018-3646 aka 'Foreshadow-NG (VMM), L1 terminal fault'\u001b[0m\n* Information from the /sys interface: Not affected\n* This system is a host running a hypervisor: \u001b[42m\u001b[30m NO \u001b[0m\n* Mitigation 1 (KVM)\n  * EPT is disabled: \u001b[44m\u001b[30m N/A \u001b[0m (the kvm_intel module is not loaded)\n* Mitigation 2\n  * L1D flush is supported by kernel: \u001b[42m\u001b[30m YES \u001b[0m (found flush_l1d in kernel image)\n  * L1D flush enabled: \u001b[43m\u001b[30m NO \u001b[0m\n  * Hardware-backed L1D flush supported: \u001b[44m\u001b[30m NO \u001b[0m (flush will be done in software, this is slower)\n  * Hyper-Threading (SMT) is enabled: \u001b[42m\u001b[30m NO \u001b[0m\n> \u001b[46m\u001b[30mSTATUS:\u001b[0m \u001b[42m\u001b[30m NOT VULNERABLE \u001b[0m (your CPU vendor reported your CPU model as not affected)\n\n\u001b[1;34mCVE-2018-12126 aka 'Fallout, microarchitectural store buffer data sampling (MSBDS)'\u001b[0m\n* Mitigated according to the /sys interface: \u001b[42m\u001b[30m YES \u001b[0m (Not affected)\n* Kernel supports using MD_CLEAR mitigation: \u001b[42m\u001b[30m YES \u001b[0m (found md_clear implementation evidence in kernel image)\n* Kernel mitigation is enabled and active: \u001b[43m\u001b[30m NO \u001b[0m\n* SMT is either mitigated or disabled: \u001b[43m\u001b[30m NO \u001b[0m\n> \u001b[46m\u001b[30mSTATUS:\u001b[0m \u001b[42m\u001b[30m NOT VULNERABLE \u001b[0m (your CPU vendor reported your CPU model as not affected)\n\n\u001b[1;34mCVE-2018-12130 aka 'ZombieLoad, microarchitectural fill buffer data sampling (MFBDS)'\u001b[0m\n* Mitigated according to the /sys interface: \u001b[42m\u001b[30m YES \u001b[0m (Not affected)\n* Kernel supports using MD_CLEAR mitigation: \u001b[42m\u001b[30m YES \u001b[0m (found md_clear implementation evidence in kernel image)\n* Kernel mitigation is enabled and active: \u001b[43m\u001b[30m NO \u001b[0m\n* SMT is either mitigated or disabled: \u001b[43m\u001b[30m NO \u001b[0m\n> \u001b[46m\u001b[30mSTATUS:\u001b[0m \u001b[42m\u001b[30m NOT VULNERABLE \u001b[0m (your CPU vendor reported your CPU model as not affected)\n\n\u001b[1;34mCVE-2018-12127 aka 'RIDL, microarchitectural load port data sampling (MLPDS)'\u001b[0m\n* Mitigated according to the /sys interface: \u001b[42m\u001b[30m YES \u001b[0m (Not affected)\n* Kernel supports using MD_CLEAR mitigation: \u001b[42m\u001b[30m YES \u001b[0m (found md_clear implementation evidence in kernel image)\n* Kernel mitigation is enabled and active: \u001b[43m\u001b[30m NO \u001b[0m\n* SMT is either mitigated or disabled: \u001b[43m\u001b[30m NO \u001b[0m\n> \u001b[46m\u001b[30mSTATUS:\u001b[0m \u001b[42m\u001b[30m NOT VULNERABLE \u001b[0m (your CPU vendor reported your CPU model as not affected)\n\n\u001b[1;34mCVE-2019-11091 aka 'RIDL, microarchitectural data sampling uncacheable memory (MDSUM)'\u001b[0m\n* Mitigated according to the /sys interface: \u001b[42m\u001b[30m YES \u001b[0m (Not affected)\n* Kernel supports using MD_CLEAR mitigation: \u001b[42m\u001b[30m YES \u001b[0m (found md_clear implementation evidence in kernel image)\n* Kernel mitigation is enabled and active: \u001b[43m\u001b[30m NO \u001b[0m\n* SMT is either mitigated or disabled: \u001b[43m\u001b[30m NO \u001b[0m\n> \u001b[46m\u001b[30mSTATUS:\u001b[0m \u001b[42m\u001b[30m NOT VULNERABLE \u001b[0m (your CPU vendor reported your CPU model as not affected)\n\n\u001b[1;34mCVE-2019-11135 aka 'ZombieLoad V2, TSX Asynchronous Abort (TAA)'\u001b[0m\n* Mitigated according to the /sys interface: \u001b[42m\u001b[30m YES \u001b[0m (Not affected)\n* TAA mitigation is supported by kernel: \u001b[42m\u001b[30m YES \u001b[0m (found tsx_async_abort in kernel image)\n* TAA mitigation enabled and active: \u001b[43m\u001b[30m NO \u001b[0m\n> \u001b[46m\u001b[30mSTATUS:\u001b[0m \u001b[42m\u001b[30m NOT VULNERABLE \u001b[0m (your CPU vendor reported your CPU model as not affected)\n\n\u001b[1;34mCVE-2018-12207 aka 'No eXcuses, iTLB Multihit, machine check exception on page size changes (MCEPSC)'\u001b[0m\n* Mitigated according to the /sys interface: \u001b[42m\u001b[30m YES \u001b[0m (Not affected)\n* This system is a host running a hypervisor: \u001b[42m\u001b[30m NO \u001b[0m\n* iTLB Multihit mitigation is supported by kernel: \u001b[42m\u001b[30m YES \u001b[0m (found itlb_multihit in kernel image)\n* iTLB Multihit mitigation enabled and active: \u001b[43m\u001b[30m NO \u001b[0m\n> \u001b[46m\u001b[30mSTATUS:\u001b[0m \u001b[42m\u001b[30m NOT VULNERABLE \u001b[0m (your CPU vendor reported your CPU model as not affected)\n\n\u001b[1;34mCVE-2020-0543 aka 'Special Register Buffer Data Sampling (SRBDS)'\u001b[0m\n* Mitigated according to the /sys interface: \u001b[42m\u001b[30m YES \u001b[0m (Not affected)\n* SRBDS mitigation control is supported by the kernel: \u001b[42m\u001b[30m YES \u001b[0m (found SRBDS implementation evidence in kernel image. Your kernel is up to date for SRBDS mitigation)\n* SRBDS mitigation control is enabled and active: \u001b[43m\u001b[30m NO \u001b[0m\n> \u001b[46m\u001b[30mSTATUS:\u001b[0m \u001b[42m\u001b[30m NOT VULNERABLE \u001b[0m (your CPU vendor reported your CPU model as not affected)\n\n> \u001b[46m\u001b[30mSUMMARY:\u001b[0m \u001b[42m\u001b[30mCVE-2017-5753:OK\u001b[0m \u001b[42m\u001b[30mCVE-2017-5715:OK\u001b[0m \u001b[42m\u001b[30mCVE-2017-5754:OK\u001b[0m \u001b[42m\u001b[30mCVE-2018-3640:OK\u001b[0m \u001b[42m\u001b[30mCVE-2018-3639:OK\u001b[0m \u001b[42m\u001b[30mCVE-2018-3615:OK\u001b[0m \u001b[42m\u001b[30mCVE-2018-3620:OK\u001b[0m \u001b[42m\u001b[30mCVE-2018-3646:OK\u001b[0m \u001b[42m\u001b[30mCVE-2018-12126:OK\u001b[0m \u001b[42m\u001b[30mCVE-2018-12130:OK\u001b[0m \u001b[42m\u001b[30mCVE-2018-12127:OK\u001b[0m \u001b[42m\u001b[30mCVE-2019-11091:OK\u001b[0m \u001b[42m\u001b[30mCVE-2019-11135:OK\u001b[0m \u001b[42m\u001b[30mCVE-2018-12207:OK\u001b[0m \u001b[42m\u001b[30mCVE-2020-0543:OK\u001b[0m\n\nA false sense of security is worse than no security at all, see --disclaimer\n\nScript done on 2023-06-22 08:24:23+02:00 [COMMAND_EXIT_CODE=\"0\"]\n"}, "2": {"output": ""}, "3": {"output": ""}, "4": {"output": ""}, "5": {"output": ""}, "6": {"output": ""}, "7": {"output": ""}, "8": {"output": ""}, "9": {"output": ""}, "10": {"output": ""}, "11": {"output": ""}, "12": {"output": ""}, "13": {"output": ""}, "14": {"output": ""}, "15": {"output": ""}, "16": {"output": ""}, "17": {"output": ""}, "18": {"output": ""}, "19": {"output": ""}, "20": {"output": ""}, "21": {"output": ""}, "22": {"output": ""}, "23": {"output": ""}, "24": {"output": ""}}}