

================================================================
== Vitis HLS Report for 'compute_mul'
================================================================
* Date:           Thu Apr 24 21:27:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_mul
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                |                                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_compute_mul_Pipeline_VITIS_LOOP_17_1_fu_52  |compute_mul_Pipeline_VITIS_LOOP_17_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     266|     281|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      47|    -|
|Register         |        -|     -|      37|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     303|     330|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                    |                Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |grp_compute_mul_Pipeline_VITIS_LOOP_17_1_fu_52  |compute_mul_Pipeline_VITIS_LOOP_17_1  |        0|   3|  266|  281|    0|
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |Total                                           |                                      |        0|   3|  266|  281|    0|
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  20|          4|    1|          4|
    |ap_done           |   9|          2|    1|          2|
    |vec_size_blk_n    |   9|          2|    1|          2|
    |vec_size_c_blk_n  |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  47|         10|    4|         10|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |   3|   0|    3|          0|
    |ap_done_reg                                                  |   1|   0|    1|          0|
    |grp_compute_mul_Pipeline_VITIS_LOOP_17_1_fu_52_ap_start_reg  |   1|   0|    1|          0|
    |vec_size_2_reg_79                                            |  32|   0|   32|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  37|   0|   37|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|   compute_mul|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|   compute_mul|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|   compute_mul|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|   compute_mul|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|   compute_mul|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|   compute_mul|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|   compute_mul|  return value|
|vec_size_dout                |   in|   32|     ap_fifo|      vec_size|       pointer|
|vec_size_empty_n             |   in|    1|     ap_fifo|      vec_size|       pointer|
|vec_size_read                |  out|    1|     ap_fifo|      vec_size|       pointer|
|vec_size_num_data_valid      |   in|    3|     ap_fifo|      vec_size|       pointer|
|vec_size_fifo_cap            |   in|    3|     ap_fifo|      vec_size|       pointer|
|vec_size_c_din               |  out|   32|     ap_fifo|    vec_size_c|       pointer|
|vec_size_c_full_n            |   in|    1|     ap_fifo|    vec_size_c|       pointer|
|vec_size_c_write             |  out|    1|     ap_fifo|    vec_size_c|       pointer|
|vec_size_c_num_data_valid    |   in|    3|     ap_fifo|    vec_size_c|       pointer|
|vec_size_c_fifo_cap          |   in|    3|     ap_fifo|    vec_size_c|       pointer|
|vec_stream_1_dout            |   in|   32|     ap_fifo|  vec_stream_1|       pointer|
|vec_stream_1_empty_n         |   in|    1|     ap_fifo|  vec_stream_1|       pointer|
|vec_stream_1_read            |  out|    1|     ap_fifo|  vec_stream_1|       pointer|
|vec_stream_1_num_data_valid  |   in|    3|     ap_fifo|  vec_stream_1|       pointer|
|vec_stream_1_fifo_cap        |   in|    3|     ap_fifo|  vec_stream_1|       pointer|
|vec_stream_2_dout            |   in|   32|     ap_fifo|  vec_stream_2|       pointer|
|vec_stream_2_empty_n         |   in|    1|     ap_fifo|  vec_stream_2|       pointer|
|vec_stream_2_read            |  out|    1|     ap_fifo|  vec_stream_2|       pointer|
|vec_stream_2_num_data_valid  |   in|    3|     ap_fifo|  vec_stream_2|       pointer|
|vec_stream_2_fifo_cap        |   in|    3|     ap_fifo|  vec_stream_2|       pointer|
|out_stream_din               |  out|   32|     ap_fifo|    out_stream|       pointer|
|out_stream_full_n            |   in|    1|     ap_fifo|    out_stream|       pointer|
|out_stream_write             |  out|    1|     ap_fifo|    out_stream|       pointer|
|out_stream_num_data_valid    |   in|   32|     ap_fifo|    out_stream|       pointer|
|out_stream_fifo_cap          |   in|   32|     ap_fifo|    out_stream|       pointer|
+-----------------------------+-----+-----+------------+--------------+--------------+

