###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        40105   # Number of WRITE/WRITEP commands
num_reads_done                 =      2047808   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1756723   # Number of read row buffer hits
num_read_cmds                  =      2047790   # Number of READ/READP commands
num_writes_done                =        40125   # Number of read requests issued
num_write_row_hits             =        24168   # Number of write row buffer hits
num_act_cmds                   =       309096   # Number of ACT commands
num_pre_cmds                   =       309069   # Number of PRE commands
num_ondemand_pres              =       282274   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9626808   # Cyles of rank active rank.0
rank_active_cycles.1           =      9514097   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       373192   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       485903   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1919515   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        78359   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        26253   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        16600   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        13804   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8778   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5817   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4178   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3024   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2405   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         9301   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =           13   # Write cmd latency (cycles)
write_latency[80-99]           =           49   # Write cmd latency (cycles)
write_latency[100-119]         =           70   # Write cmd latency (cycles)
write_latency[120-139]         =           81   # Write cmd latency (cycles)
write_latency[140-159]         =           90   # Write cmd latency (cycles)
write_latency[160-179]         =           85   # Write cmd latency (cycles)
write_latency[180-199]         =           87   # Write cmd latency (cycles)
write_latency[200-]            =        39622   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           24   # Read request latency (cycles)
read_latency[20-39]            =       507699   # Read request latency (cycles)
read_latency[40-59]            =       206436   # Read request latency (cycles)
read_latency[60-79]            =       184552   # Read request latency (cycles)
read_latency[80-99]            =       126019   # Read request latency (cycles)
read_latency[100-119]          =       101297   # Read request latency (cycles)
read_latency[120-139]          =        87271   # Read request latency (cycles)
read_latency[140-159]          =        70223   # Read request latency (cycles)
read_latency[160-179]          =        59633   # Read request latency (cycles)
read_latency[180-199]          =        51098   # Read request latency (cycles)
read_latency[200-]             =       653556   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.00204e+08   # Write energy
read_energy                    =  8.25669e+09   # Read energy
act_energy                     =  8.45687e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.79132e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.33233e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00713e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.9368e+09   # Active standby energy rank.1
average_read_latency           =      254.513   # Average read request latency (cycles)
average_interarrival           =      4.78919   # Average request interarrival latency (cycles)
total_energy                   =  2.23635e+10   # Total energy (pJ)
average_power                  =      2236.35   # Average power (mW)
average_bandwidth              =       17.817   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        40050   # Number of WRITE/WRITEP commands
num_reads_done                 =      2066866   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1725844   # Number of read row buffer hits
num_read_cmds                  =      2066858   # Number of READ/READP commands
num_writes_done                =        40066   # Number of read requests issued
num_write_row_hits             =        24062   # Number of write row buffer hits
num_act_cmds                   =       359369   # Number of ACT commands
num_pre_cmds                   =       359342   # Number of PRE commands
num_ondemand_pres              =       332203   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9593317   # Cyles of rank active rank.0
rank_active_cycles.1           =      9574585   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       406683   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       425415   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1941713   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        75663   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        25562   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        16311   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        13711   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8785   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6001   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4129   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3155   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2375   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         9591   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =            8   # Write cmd latency (cycles)
write_latency[80-99]           =           29   # Write cmd latency (cycles)
write_latency[100-119]         =           25   # Write cmd latency (cycles)
write_latency[120-139]         =           53   # Write cmd latency (cycles)
write_latency[140-159]         =           49   # Write cmd latency (cycles)
write_latency[160-179]         =           61   # Write cmd latency (cycles)
write_latency[180-199]         =           68   # Write cmd latency (cycles)
write_latency[200-]            =        39752   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       457890   # Read request latency (cycles)
read_latency[40-59]            =       194127   # Read request latency (cycles)
read_latency[60-79]            =       189699   # Read request latency (cycles)
read_latency[80-99]            =       131261   # Read request latency (cycles)
read_latency[100-119]          =       108051   # Read request latency (cycles)
read_latency[120-139]          =        95747   # Read request latency (cycles)
read_latency[140-159]          =        76949   # Read request latency (cycles)
read_latency[160-179]          =        64965   # Read request latency (cycles)
read_latency[180-199]          =        55516   # Read request latency (cycles)
read_latency[200-]             =       692648   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.9993e+08   # Write energy
read_energy                    =  8.33357e+09   # Read energy
act_energy                     =  9.83234e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.95208e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.04199e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98623e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.97454e+09   # Active standby energy rank.1
average_read_latency           =      252.017   # Average read request latency (cycles)
average_interarrival           =      4.74608   # Average request interarrival latency (cycles)
total_energy                   =  2.25816e+10   # Total energy (pJ)
average_power                  =      2258.16   # Average power (mW)
average_bandwidth              =      17.9792   # Average bandwidth
