// Â© Kay Sievers <kay@versioduo.com>, 2020-2023
// SPDX-License-Identifier: Apache-2.0

#include "Flash.h"

uint8_t V2Base::Memory::Flash::getBank() {
  return !NVMCTRL->STATUS.bit.AFIRST;
}

void V2Base::Memory::Flash::eraseBlock(uint32_t offset) {
  while (!NVMCTRL->STATUS.bit.READY)
    ;
  NVMCTRL->ADDR.reg  = offset;
  NVMCTRL->CTRLB.reg = NVMCTRL_CTRLB_CMDEX_KEY | NVMCTRL_CTRLB_CMD_EB;
}

void V2Base::Memory::Flash::writePage(uint32_t offset, const uint32_t *data) {
  // Manual page write (default mode).
  NVMCTRL->CTRLA.bit.WMODE = NVMCTRL_CTRLA_WMODE_MAN;

  // Clear page buffer.
  while (!NVMCTRL->STATUS.bit.READY)
    ;
  NVMCTRL->CTRLB.reg = NVMCTRL_CTRLB_CMDEX_KEY | NVMCTRL_CTRLB_CMD_PBC;

  // Perform 32 bit writes to the page buffer
  volatile uint32_t *target = (volatile uint32_t *)offset;
  const uint32_t *source    = (const uint32_t *)data;
  for (uint32_t i = 0; i < getPageSize() / 4; i++)
    target[i] = source[i];

  // Write the page to flash.
  while (!NVMCTRL->STATUS.bit.READY)
    ;
  NVMCTRL->ADDR.reg  = offset;
  NVMCTRL->CTRLB.reg = NVMCTRL_CTRLB_CMDEX_KEY | NVMCTRL_CTRLB_CMD_WP;
}

void V2Base::Memory::Flash::writeBlock(uint32_t offset, const uint32_t *data) {
  eraseBlock(offset);

  for (uint32_t i = 0; i < getBlockSize(); i += getPageSize())
    writePage(offset + i, data + (i / sizeof(uint32_t)));

  while (!NVMCTRL->STATUS.bit.READY)
    ;
}

void V2Base::Memory::Flash::UserPage::read(uint32_t data[128]) {
  memcpy(data, (const void *)NVMCTRL_USER, 512);
}

void V2Base::Memory::Flash::UserPage::write(uint32_t data[128]) {
  // Manual write
  NVMCTRL->CTRLA.bit.WMODE = NVMCTRL_CTRLA_WMODE_MAN;

  // Erase page
  while (!NVMCTRL->STATUS.bit.READY)
    ;
  NVMCTRL->ADDR.reg  = (uint32_t)NVMCTRL_USER;
  NVMCTRL->CTRLB.reg = NVMCTRL_CTRLB_CMDEX_KEY | NVMCTRL_CTRLB_CMD_EP;

  // Page buffer clear
  while (!NVMCTRL->STATUS.bit.READY)
    ;
  NVMCTRL->ADDR.reg  = (uint32_t)NVMCTRL_USER;
  NVMCTRL->CTRLB.reg = NVMCTRL_CTRLB_CMDEX_KEY | NVMCTRL_CTRLB_CMD_PBC;

  // Write page
  uint32_t *addr = (uint32_t *)NVMCTRL_USER;
  for (uint8_t i = 0; i < 128; i += 4) {
    addr[i + 0] = data[i + 0];
    addr[i + 1] = data[i + 1];
    addr[i + 2] = data[i + 2];
    addr[i + 3] = data[i + 3];

    // Write quad word (128 bits)
    while (!NVMCTRL->STATUS.bit.READY)
      ;
    NVMCTRL->ADDR.reg  = (uint32_t)(addr + i);
    NVMCTRL->CTRLB.reg = NVMCTRL_CTRLB_CMDEX_KEY | NVMCTRL_CTRLB_CMD_WQW;
  }
}

bool V2Base::Memory::Flash::UserPage::update() {
  // A magic number in the unused area of the user page indicates that
  // the device is already updated with the current configuration.
  static const uint32_t magic = 0xa5f12946;
  const uint32_t *page        = (uint32_t *)getStart();
  if (page[8] == magic)
    return false;

  union {
    uint32_t data[128];
    uint8_t bytes[512];
  };

  read(data);

  // Ignore all current values; fix the fallout caused by the broken uf2
  // bootloader, which has erased the devices's factory calibration. Try to
  // restore it with known values
  //
  // User Page Dump (Intel Hex) of pristine SAMD51G19A:
  // :0200000400807A
  // :1040000039929AFE80FFECAEFFFFFFFFFFFFFFFF3C
  // :1040100010408000FFFFFFFFFFFFFFFFFFFFFFFFDC
  if (data[4] == 0xffffffff) {
    memset(bytes, 0xff, 512);
    data[0] = 0xfe9a9239;
    data[1] = 0xaeecff80;
    data[4] = 0x00804010;
  }

  // Protect the bootloader area.
  data[0] = (data[0] & ~NVMCTRL_FUSES_BOOTPROT_Msk) | NVMCTRL_FUSES_BOOTPROT(13);

  // Enable the Brown-Out Detector (clear the disable bit).
  data[0] &= ~FUSES_BOD33_DIS_Msk;

  // Set EEPROM size (4 Kb)
  data[1] = (data[1] & ~NVMCTRL_FUSES_SEESBLK_Msk) | NVMCTRL_FUSES_SEESBLK(1);
  data[1] = (data[1] & ~NVMCTRL_FUSES_SEEPSZ_Msk) | NVMCTRL_FUSES_SEEPSZ(3);

  // Add our magic, it will skip this configuration at startup.
  data[8] = magic;

  write(data);
  return true;
}
