# vsim -c "+notimingchecks" -l ./log/DCACHE_SIZE0@ICACHE_SIZE0@MEM_LATENCY0@WRITEBUFFER_SIZE0@XLEN64@rv64ui-p-simple.log riscv_testbench -do "run -all; quit" -gINIT_FILE="../../../../../bench/tests/regression/rv64ui-p-simple.hex" 
# Start time: 02:24:13 on Feb 28,2020
# Loading sv_std.std
# Loading work.riscv_testbench
# Loading work.riscv_mpsoc
# Loading work.mpsoc_noc_mesh
# Loading work.riscv_dbg_bfm
# Loading work.riscv_memory_model
# Loading work.riscv_mmio_if
# Loading work.mpsoc_noc_router
# Loading work.riscv_soc
# Loading work.mpsoc_noc_router_input
# Loading work.mpsoc_noc_router_output
# Loading work.riscv_misd
# Loading work.mpsoc_ahb3_mpram
# Loading work.mpsoc_noc_mux
# Loading work.mpsoc_noc_demux
# Loading work.riscv_simd
# Loading work.mpsoc_noc_buffer
# Loading work.riscv_pu
# Loading work.riscv_core
# Loading work.riscv_if
# Loading work.riscv_id
# Loading work.riscv_execution
# Loading work.riscv_alu
# Loading work.riscv_lsu
# Loading work.riscv_bu
# Loading work.riscv_state
# Loading work.riscv_rf
# Loading work.riscv_du
# Loading work.riscv_imem_ctrl
# Loading work.riscv_membuf
# Loading work.riscv_ram_queue
# Loading work.riscv_pmachk
# Loading work.riscv_pmpchk
# Loading work.riscv_mux
# Loading work.riscv_dmem_ctrl
# Loading work.riscv_biu
# Loading work.mpsoc_msi_ahb3_interface
# Loading work.mpsoc_ahb3_spram
# Loading work.riscv_bp
# Loading work.mpsoc_msi_ahb3_master_port
# Loading work.mpsoc_msi_ahb3_slave_port
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mpsoc_noc_pkg
# Loading work.mpsoc_noc_vchannel_mux(rtl)
# Loading work.mpsoc_noc_arbitrer_rr(rtl)
# Loading work.mpsoc_noc_router_lookup(rtl)
# Loading work.mpsoc_noc_router_lookup_slice(rtl)
# Loading ieee.math_real(body)
# Loading work.riscv_mpsoc_pkg
# Loading work.riscv_mul(rtl)
# Loading work.riscv_div(rtl)
# Loading work.riscv_memory(rtl)
# Loading work.riscv_wb(rtl)
# Loading work.riscv_ram_1r1w(rtl)
# Loading work.riscv_ram_1r1w_generic
# Loading work.riscv_memmisaligned(rtl)
# Loading work.riscv_mmu(rtl)
# Loading work.riscv_dext(rtl)
# Loading work.mpsoc_dma_pkg
# Loading work.mpsoc_dma_ahb3_top(rtl)
# Loading work.mpsoc_dma_ahb3_interface(rtl)
# Loading work.mpsoc_dma_request_table(rtl)
# Loading work.mpsoc_dma_ahb3_initiator(rtl)
# Loading work.mpsoc_dma_ahb3_initiator_req(rtl)
# Loading work.mpsoc_dma_initiator_nocreq(rtl)
# Loading work.mpsoc_dma_arbitrer_rr(rtl)
# Loading work.mpsoc_dma_ahb3_initiator_nocres(rtl)
# Loading work.mpsoc_dma_packet_buffer(rtl)
# Loading work.mpsoc_dma_ahb3_target(rtl)
# Loading work.mpsoc_pkg
# Loading work.mpsoc_ahb3_peripheral_bridge(rtl)
# Loading work.mpsoc_apb_gpio(rtl)
# Loading work.mpsoc_ram_1r1w(rtl)
# Loading work.mpsoc_ram_1r1w_generic(rtl)
# Loading work.mpsoc_ahb3_uart(rtl)
# Loading work.mpsoc_uart_rx(rtl)
# Loading work.mpsoc_uart_tx(rtl)
# Loading work.mpsoc_uart_fifo(rtl)
# Loading work.mpsoc_uart_interrupt(rtl)
# Loading work.mpsoc_dbg_pkg
# Loading work.mpsoc_dbg_top_ahb3(rtl)
# Loading work.mpsoc_dbg_ahb3_module(rtl)
# Loading work.mpsoc_dbg_bus_module_core(rtl)
# Loading work.mpsoc_dbg_crc32(rtl)
# Loading work.mpsoc_dbg_ahb3_biu(rtl)
# Loading work.mpsoc_dbg_or1k_module(rtl)
# Loading work.mpsoc_dbg_or1k_status_reg(rtl)
# Loading work.mpsoc_dbg_or1k_biu(rtl)
# Loading work.mpsoc_dbg_jsp_apb_module(rtl)
# Loading work.mpsoc_dbg_jsp_module_core(rtl)
# Loading work.mpsoc_dbg_jsp_apb_biu(rtl)
# Loading work.mpsoc_dbg_syncflop(rtl)
# Loading work.mpsoc_dbg_syncreg(rtl)
# Loading work.mpsoc_dbg_bytefifo(rtl)
# ** Warning: Design size of 160080 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# run -all
# 
# 
#                                                                                                          
#                                                                                                          
#                                                               ***                     ***          **    
#                                                             ** ***    *                ***          **   
#                                                            **   ***  ***                **          **   
#                                                            **         *                 **          **   
#     ****    **   ****                                      **                           **          **   
#    * ***  *  **    ***  *    ***       ***    ***  ****    ******   ***        ***      **      *** **   
#   *   ****   **     ****    * ***     * ***    **** **** * *****     ***      * ***     **     ********* 
#  **    **    **      **    *   ***   *   ***    **   ****  **         **     *   ***    **    **   ****  
#  **    **    **      **   **    *** **    ***   **    **   **         **    **    ***   **    **    **   
#  **    **    **      **   ********  ********    **    **   **         **    ********    **    **    **   
#  **    **    **      **   *******   *******     **    **   **         **    *******     **    **    **   
#  **    **    **      **   **        **          **    **   **         **    **          **    **    **   
#   *******     ******* **  ****    * ****    *   **    **   **         **    ****    *   **    **    **   
#    ******      *****   **  *******   *******    ***   ***  **         *** *  *******    *** *  *****     
#        **                   *****     *****      ***   ***  **         ***    *****      ***    ***      
#        **                                                                                                
#        **                                                                                                
#         **                                                                                               
# - RISC-V Regression TestBench ---------------------------------------------------------------------------
#   XLEN | PRIV | MMU | FPU | RVA | RVM | MULLAT
#     64 | MHSU |   1 |   1 |   1 |   1 |      1
# ------------------------------------------------------------------------------
#   CORES | NODES | X | Y | Z | CORES_PER_TILE | CORES_PER_MISD | CORES_PER_SIMD
#      64 |     8 | 2 | 2 | 2 |              8 |              4 |              4   
# ------------------------------------------------------------------------------
#   Test   = ../../../../../bench/tests/regression/rv64ui-p-simple.hex
#   ICache = 0kB
#   DCache = 0kB
# ------------------------------------------------------------------------------
# 
# 
# -------------------------------------------------------------
# * RISC-V test bench finished
# * PASSED 1
# -------------------------------------------------------------
# 
# 
# ** Note: $finish    : /home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_testbench.sv(1361)
#    Time: 163 ps  Iteration: 1  Region: /riscv_testbench/genblk15/mmio_if/genblk1[0]/genblk1[0]/genblk1[0]/genblk1[0]
# End time: 02:24:51 on Feb 28,2020, Elapsed time: 0:00:38
# Errors: 0, Warnings: 1
