

================================================================
== Vitis HLS Report for 'sort_seperate_bucket_Pipeline_input_bucket'
================================================================
* Date:           Tue Apr 11 11:08:58 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.720 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54|  0.540 us|  0.540 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- input_bucket  |       52|       52|         5|          1|          1|    49|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      225|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      227|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      227|      311|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_4ns_6ns_10ns_10_4_1_U4  |mac_muladd_4ns_6ns_10ns_10_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln25_fu_135_p2      |         +|   0|  0|   13|           6|           1|
    |add_ln29_fu_197_p2      |         +|   0|  0|   39|          32|           1|
    |shifted_fu_151_p2       |      ashr|   0|  0|  100|          32|          32|
    |addr_cmp_fu_172_p2      |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln25_fu_129_p2     |      icmp|   0|  0|   10|           6|           5|
    |reuse_select_fu_186_p3  |    select|   0|  0|   32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0|  225|         142|         137|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    6|         12|
    |j_fu_54                  |   9|          2|    6|         12|
    |reuse_addr_reg_fu_46     |   9|          2|   64|        128|
    |reuse_reg_fu_50          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  110|        220|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |addr_cmp_reg_272                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |bucket_pointer_addr_reg_266       |   4|   0|    4|          0|
    |j_fu_54                           |   6|   0|    6|          0|
    |reuse_addr_reg_fu_46              |  64|   0|   64|          0|
    |reuse_reg_fu_50                   |  32|   0|   32|          0|
    |sorted_data_load_reg_256          |  32|   0|   32|          0|
    |trunc_ln28_reg_277                |  10|   0|   10|          0|
    |zext_ln25_cast_reg_242            |   5|   0|   32|         27|
    |sorted_data_load_reg_256          |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 227|  32|  222|         27|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  sort_seperate_bucket_Pipeline_input_bucket|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  sort_seperate_bucket_Pipeline_input_bucket|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  sort_seperate_bucket_Pipeline_input_bucket|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  sort_seperate_bucket_Pipeline_input_bucket|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  sort_seperate_bucket_Pipeline_input_bucket|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  sort_seperate_bucket_Pipeline_input_bucket|  return value|
|sorted_data_address0     |  out|    6|   ap_memory|                                 sorted_data|         array|
|sorted_data_ce0          |  out|    1|   ap_memory|                                 sorted_data|         array|
|sorted_data_q0           |   in|   32|   ap_memory|                                 sorted_data|         array|
|zext_ln25                |   in|    5|     ap_none|                                   zext_ln25|        scalar|
|bucket_pointer_address0  |  out|    4|   ap_memory|                              bucket_pointer|         array|
|bucket_pointer_ce0       |  out|    1|   ap_memory|                              bucket_pointer|         array|
|bucket_pointer_we0       |  out|    1|   ap_memory|                              bucket_pointer|         array|
|bucket_pointer_d0        |  out|   32|   ap_memory|                              bucket_pointer|         array|
|bucket_pointer_address1  |  out|    4|   ap_memory|                              bucket_pointer|         array|
|bucket_pointer_ce1       |  out|    1|   ap_memory|                              bucket_pointer|         array|
|bucket_pointer_q1        |   in|   32|   ap_memory|                              bucket_pointer|         array|
|bucket_address0          |  out|   10|   ap_memory|                                      bucket|         array|
|bucket_ce0               |  out|    1|   ap_memory|                                      bucket|         array|
|bucket_we0               |  out|    1|   ap_memory|                                      bucket|         array|
|bucket_d0                |  out|   32|   ap_memory|                                      bucket|         array|
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln25_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln25"   --->   Operation 11 'read' 'zext_ln25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln25_cast = zext i5 %zext_ln25_read"   --->   Operation 12 'zext' 'zext_ln25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sorted_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc24"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j" [sort_seperate_bucket/sort_top.c:25]   --->   Operation 18 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.71ns)   --->   "%icmp_ln25 = icmp_eq  i6 %j_1, i6 49" [sort_seperate_bucket/sort_top.c:25]   --->   Operation 20 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 49, i64 49, i64 49"   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.84ns)   --->   "%add_ln25 = add i6 %j_1, i6 1" [sort_seperate_bucket/sort_top.c:25]   --->   Operation 22 'add' 'add_ln25' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc24.split, void %VITIS_LOOP_34_1.preheader.exitStub" [sort_seperate_bucket/sort_top.c:25]   --->   Operation 23 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_1_cast = zext i6 %j_1" [sort_seperate_bucket/sort_top.c:25]   --->   Operation 24 'zext' 'j_1_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sorted_data_addr = getelementptr i32 %sorted_data, i64 0, i64 %j_1_cast" [sort_seperate_bucket/sort_top.c:26]   --->   Operation 25 'getelementptr' 'sorted_data_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.29ns)   --->   "%sorted_data_load = load i6 %sorted_data_addr" [sort_seperate_bucket/sort_top.c:26]   --->   Operation 26 'load' 'sorted_data_load' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln25 = store i6 %add_ln25, i6 %j" [sort_seperate_bucket/sort_top.c:25]   --->   Operation 27 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 3.71>
ST_2 : Operation 28 [1/2] (1.29ns)   --->   "%sorted_data_load = load i6 %sorted_data_addr" [sort_seperate_bucket/sort_top.c:26]   --->   Operation 28 'load' 'sorted_data_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_2 : Operation 29 [1/1] (1.27ns)   --->   "%shifted = ashr i32 %sorted_data_load, i32 %zext_ln25_cast" [sort_seperate_bucket/sort_top.c:26]   --->   Operation 29 'ashr' 'shifted' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ith_radix = trunc i32 %shifted" [sort_seperate_bucket/sort_top.c:26]   --->   Operation 30 'trunc' 'ith_radix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %ith_radix" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 31 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i4 %ith_radix" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 32 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [3/3] (1.08ns) (grouped into DSP with root node add_ln28)   --->   "%mul_ln28 = mul i10 %zext_ln28_1, i10 49" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 33 'mul' 'mul_ln28' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%bucket_pointer_addr = getelementptr i32 %bucket_pointer, i64 0, i64 %zext_ln28" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 34 'getelementptr' 'bucket_pointer_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 35 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (0.73ns)   --->   "%bucket_pointer_load = load i4 %bucket_pointer_addr" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 36 'load' 'bucket_pointer_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 37 [1/1] (1.14ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln28" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 37 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.46ns)   --->   "%store_ln28 = store i64 %zext_ln28, i64 %reuse_addr_reg" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 38 'store' 'store_ln28' <Predicate = true> <Delay = 0.46>

State 3 <SV = 2> <Delay = 2.88>
ST_3 : Operation 39 [2/3] (1.08ns) (grouped into DSP with root node add_ln28)   --->   "%mul_ln28 = mul i10 %zext_ln28_1, i10 49" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 39 'mul' 'mul_ln28' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 40 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (0.73ns)   --->   "%bucket_pointer_load = load i4 %bucket_pointer_addr" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 41 'load' 'bucket_pointer_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 42 [1/1] (0.28ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %bucket_pointer_load" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 42 'select' 'reuse_select' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %reuse_select" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 43 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.14ns)   --->   "%add_ln29 = add i32 %reuse_select, i32 1" [sort_seperate_bucket/sort_top.c:29]   --->   Operation 44 'add' 'add_ln29' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.73ns)   --->   "%store_ln29 = store i32 %add_ln29, i4 %bucket_pointer_addr" [sort_seperate_bucket/sort_top.c:29]   --->   Operation 45 'store' 'store_ln29' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln29 = store i32 %add_ln29, i32 %reuse_reg" [sort_seperate_bucket/sort_top.c:29]   --->   Operation 46 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 47 [1/3] (0.00ns) (grouped into DSP with root node add_ln28)   --->   "%mul_ln28 = mul i10 %zext_ln28_1, i10 49" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 47 'mul' 'mul_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln28 = add i10 %mul_ln28, i10 %trunc_ln28" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 48 'add' 'add_ln28' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.12>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [sort_seperate_bucket/sort_top.c:25]   --->   Operation 49 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln28 = add i10 %mul_ln28, i10 %trunc_ln28" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 50 'add' 'add_ln28' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i10 %add_ln28" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 51 'zext' 'zext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%bucket_addr = getelementptr i32 %bucket, i64 0, i64 %zext_ln28_2" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 52 'getelementptr' 'bucket_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 %sorted_data_load, i10 %bucket_addr" [sort_seperate_bucket/sort_top.c:28]   --->   Operation 53 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc24" [sort_seperate_bucket/sort_top.c:25]   --->   Operation 54 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sorted_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zext_ln25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bucket_pointer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ bucket]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg        (alloca           ) [ 011000]
reuse_reg             (alloca           ) [ 011100]
j                     (alloca           ) [ 010000]
zext_ln25_read        (read             ) [ 000000]
zext_ln25_cast        (zext             ) [ 011000]
specinterface_ln0     (specinterface    ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
j_1                   (load             ) [ 000000]
specpipeline_ln0      (specpipeline     ) [ 000000]
icmp_ln25             (icmp             ) [ 011110]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
add_ln25              (add              ) [ 000000]
br_ln25               (br               ) [ 000000]
j_1_cast              (zext             ) [ 000000]
sorted_data_addr      (getelementptr    ) [ 011000]
store_ln25            (store            ) [ 000000]
sorted_data_load      (load             ) [ 010111]
shifted               (ashr             ) [ 000000]
ith_radix             (trunc            ) [ 000000]
zext_ln28             (zext             ) [ 000000]
zext_ln28_1           (zext             ) [ 010110]
bucket_pointer_addr   (getelementptr    ) [ 010100]
reuse_addr_reg_load   (load             ) [ 000000]
addr_cmp              (icmp             ) [ 010100]
store_ln28            (store            ) [ 000000]
reuse_reg_load        (load             ) [ 000000]
bucket_pointer_load   (load             ) [ 000000]
reuse_select          (select           ) [ 000000]
trunc_ln28            (trunc            ) [ 010011]
add_ln29              (add              ) [ 000000]
store_ln29            (store            ) [ 000000]
store_ln29            (store            ) [ 000000]
mul_ln28              (mul              ) [ 010001]
specloopname_ln25     (specloopname     ) [ 000000]
add_ln28              (add              ) [ 000000]
zext_ln28_2           (zext             ) [ 000000]
bucket_addr           (getelementptr    ) [ 000000]
store_ln28            (store            ) [ 000000]
br_ln25               (br               ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sorted_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln25">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bucket_pointer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_pointer"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bucket">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="reuse_addr_reg_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="reuse_reg_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="j_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="zext_ln25_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="5" slack="0"/>
<pin id="60" dir="0" index="1" bw="5" slack="0"/>
<pin id="61" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln25_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sorted_data_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="6" slack="0"/>
<pin id="68" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_data_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="6" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sorted_data_load/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="bucket_pointer_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="4" slack="0"/>
<pin id="81" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_pointer_addr/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="1"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="0"/>
<pin id="89" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="90" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="92" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bucket_pointer_load/2 store_ln29/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="bucket_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="10" slack="0"/>
<pin id="98" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_addr/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln28_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="3"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln25_cast_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="0"/>
<pin id="109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_cast/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="6" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="j_1_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln25_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="0" index="1" bw="6" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln25_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="j_1_cast_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln25_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="6" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="shifted_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="5" slack="1"/>
<pin id="154" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="shifted/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="ith_radix_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ith_radix/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln28_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln28_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="reuse_addr_reg_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="addr_cmp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln28_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="1"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="reuse_reg_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="2"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="reuse_select_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln28_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln29_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln29_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="2"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln28_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/5 "/>
</bind>
</comp>

<comp id="213" class="1007" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="6" slack="0"/>
<pin id="216" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln28/2 add_ln28/4 "/>
</bind>
</comp>

<comp id="221" class="1005" name="reuse_addr_reg_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="228" class="1005" name="reuse_reg_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="235" class="1005" name="j_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="242" class="1005" name="zext_ln25_cast_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln25_cast "/>
</bind>
</comp>

<comp id="247" class="1005" name="icmp_ln25_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="3"/>
<pin id="249" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="251" class="1005" name="sorted_data_addr_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="1"/>
<pin id="253" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sorted_data_addr "/>
</bind>
</comp>

<comp id="256" class="1005" name="sorted_data_load_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="3"/>
<pin id="258" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sorted_data_load "/>
</bind>
</comp>

<comp id="261" class="1005" name="zext_ln28_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="1"/>
<pin id="263" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_1 "/>
</bind>
</comp>

<comp id="266" class="1005" name="bucket_pointer_addr_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="1"/>
<pin id="268" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bucket_pointer_addr "/>
</bind>
</comp>

<comp id="272" class="1005" name="addr_cmp_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="277" class="1005" name="trunc_ln28_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="1"/>
<pin id="279" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="38" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="38" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="93"><net_src comp="77" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="58" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="126" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="126" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="126" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="150"><net_src comp="135" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="71" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="151" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="168"><net_src comp="156" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="169" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="160" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="160" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="191"><net_src comp="183" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="84" pin="7"/><net_sink comp="186" pin=2"/></net>

<net id="196"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="186" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="8" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="197" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="208"><net_src comp="197" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="218"><net_src comp="165" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="213" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="224"><net_src comp="46" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="231"><net_src comp="50" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="238"><net_src comp="54" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="245"><net_src comp="107" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="250"><net_src comp="129" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="64" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="259"><net_src comp="71" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="264"><net_src comp="165" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="269"><net_src comp="77" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="275"><net_src comp="172" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="280"><net_src comp="193" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="213" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sorted_data | {}
	Port: bucket_pointer | {3 }
	Port: bucket | {5 }
 - Input state : 
	Port: sort_seperate_bucket_Pipeline_input_bucket : sorted_data | {1 2 }
	Port: sort_seperate_bucket_Pipeline_input_bucket : zext_ln25 | {1 }
	Port: sort_seperate_bucket_Pipeline_input_bucket : bucket_pointer | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln25 : 2
		add_ln25 : 2
		br_ln25 : 3
		j_1_cast : 2
		sorted_data_addr : 3
		sorted_data_load : 4
		store_ln25 : 3
	State 2
		shifted : 1
		ith_radix : 2
		zext_ln28 : 3
		zext_ln28_1 : 3
		mul_ln28 : 4
		bucket_pointer_addr : 4
		bucket_pointer_load : 5
		addr_cmp : 4
		store_ln28 : 4
	State 3
		reuse_select : 1
		trunc_ln28 : 2
		add_ln29 : 2
		store_ln29 : 3
		store_ln29 : 3
	State 4
		add_ln28 : 1
	State 5
		zext_ln28_2 : 1
		bucket_addr : 2
		store_ln28 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   ashr   |       shifted_fu_151      |    0    |    0    |   100   |
|----------|---------------------------|---------|---------|---------|
|    add   |      add_ln25_fu_135      |    0    |    0    |    13   |
|          |      add_ln29_fu_197      |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln25_fu_129     |    0    |    0    |    10   |
|          |      addr_cmp_fu_172      |    0    |    0    |    29   |
|----------|---------------------------|---------|---------|---------|
|  select  |    reuse_select_fu_186    |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_213        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   read   | zext_ln25_read_read_fu_58 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   zext_ln25_cast_fu_107   |    0    |    0    |    0    |
|          |      j_1_cast_fu_141      |    0    |    0    |    0    |
|   zext   |      zext_ln28_fu_160     |    0    |    0    |    0    |
|          |     zext_ln28_1_fu_165    |    0    |    0    |    0    |
|          |     zext_ln28_2_fu_209    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |      ith_radix_fu_156     |    0    |    0    |    0    |
|          |     trunc_ln28_fu_193     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |   223   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      addr_cmp_reg_272     |    1   |
|bucket_pointer_addr_reg_266|    4   |
|     icmp_ln25_reg_247     |    1   |
|         j_reg_235         |    6   |
|   reuse_addr_reg_reg_221  |   64   |
|     reuse_reg_reg_228     |   32   |
|  sorted_data_addr_reg_251 |    6   |
|  sorted_data_load_reg_256 |   32   |
|     trunc_ln28_reg_277    |   10   |
|   zext_ln25_cast_reg_242  |   32   |
|    zext_ln28_1_reg_261    |   10   |
+---------------------------+--------+
|           Total           |   198  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_84 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_213    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_213    |  p1  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||   1.84  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   223  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   198  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   198  |   259  |
+-----------+--------+--------+--------+--------+
