
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     FPGASDR_impl1.ngd -o FPGASDR_impl1_map.ncd -pr FPGASDR_impl1.prf -mp
     FPGASDR_impl1.mrp -lpf
     C:/Users/user/lattice/FPGASDR/impl1/FPGASDR_impl1.lpf -lpf
     C:/Users/user/lattice/FPGASDR/FPGASDR.lpf -c 0 -gui -msgset
     C:/Users/user/lattice/FPGASDR/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.2.115
Mapped on:  12/02/18  20:16:37

Design Summary
--------------

   Number of registers:   1019 out of  7209 (14%)
      PFU registers:         1019 out of  6864 (15%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       519 out of  3432 (15%)
      SLICEs as Logic/ROM:    519 out of  3432 (15%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:        357 out of  3432 (10%)
   Number of LUT4s:        752 out of  6864 (11%)
      Number used as logic LUTs:         38
      Number used as distributed RAM:     0
      Number used as ripple logic:      714
      Number used as shift registers:     0
   Number of PIO sites used: 32 + 4(JTAG) out of 115 (31%)
      Number of PIO sites used for single ended IOs: 34
      Number of PIO sites used for differential IOs: 2 (represented by 1 PIO
     comps in NCD)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

                                    Page 1




Design:  top                                           Date:  12/02/18  20:16:37

Design Summary (cont)
---------------------
   Number of clocks:  1
     Net osc_clk: 519 loads, 519 rising, 0 falling (Driver: OSCH_inst )
   Number of Clock Enables:  14
     Net CIC1/osc_clk_enable_59: 24 loads, 24 LSLICEs
     Net CIC1/osc_clk_enable_98: 25 loads, 25 LSLICEs
     Net CIC1/v_comb: 19 loads, 19 LSLICEs
     Net CIC1/d_clk_tmp_N_2041: 6 loads, 6 LSLICEs
     Net CIC1/osc_clk_enable_548: 25 loads, 25 LSLICEs
     Net CIC1/osc_clk_enable_498: 25 loads, 25 LSLICEs
     Net CIC1/osc_clk_enable_448: 25 loads, 25 LSLICEs
     Net CIC1/osc_clk_enable_398: 25 loads, 25 LSLICEs
     Net CIC1/osc_clk_enable_148: 25 loads, 25 LSLICEs
     Net CIC1/osc_clk_enable_198: 26 loads, 26 LSLICEs
     Net CIC1/osc_clk_enable_248: 25 loads, 25 LSLICEs
     Net CIC1/osc_clk_enable_298: 25 loads, 25 LSLICEs
     Net CIC1/osc_clk_enable_348: 25 loads, 25 LSLICEs
     Net PWM1/osc_clk_enable_555: 5 loads, 5 LSLICEs
   Number of LSRs:  2
     Net CIC1/osc_clk_enable_59: 2 loads, 2 LSLICEs
     Net CIC1/d_clk_tmp_N_2041: 5 loads, 5 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net MixerOutCos_7: 51 loads
     Net CIC1/osc_clk_enable_59: 37 loads
     Net CIC1/osc_clk_enable_198: 26 loads
     Net CIC1/osc_clk_enable_148: 25 loads
     Net CIC1/osc_clk_enable_248: 25 loads
     Net CIC1/osc_clk_enable_298: 25 loads
     Net CIC1/osc_clk_enable_398: 25 loads
     Net CIC1/osc_clk_enable_448: 25 loads
     Net CIC1/osc_clk_enable_498: 25 loads
     Net CIC1/osc_clk_enable_548: 25 loads




   Number of warnings:  5
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: C:/Users/user/lattice/FPGASDR/FPGASDR.lpf(14): Semantic error in
     "IOBUF PORT "DiffIn" IO_TYPE=LVCMOS25 CLAMP=ON HYSTERESIS=NA ;": Port
     "DiffIn" does not exist in the design. This preference has been disabled.
WARNING - map: input pad net 'i_Rx_Serial' has no legal load.
WARNING - map: input pad net 'DiffIn' has no legal load.
WARNING - map: IO buffer missing for top level port i_Rx_Serial...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port DiffIn...logic will be
     discarded.





                                    Page 2




Design:  top                                           Date:  12/02/18  20:16:37

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| o_Rx_DV             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Tx_Serial         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[7]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[6]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[5]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[4]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[7]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[6]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[5]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[4]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[3]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[2]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[1]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[0]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[7]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[6]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[5]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[0]      | OUTPUT    | LVCMOS25  |            |

                                    Page 3




Design:  top                                           Date:  12/02/18  20:16:37

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| DiffOut             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| PWMOut              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sinGen              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CIC_out_clk         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RFIn                | INPUT     | LVDS25    |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal nco/phase_accum_63__I_0_12_1/S0 undriven or does not drive anything -
     clipped.
Signal nco/phase_accum_63__I_0_12_1/CI undriven or does not drive anything -
     clipped.
Signal nco/phase_accum_63__I_0_12_45/CO undriven or does not drive anything -
     clipped.
Signal PWM1/add_5_1/S0 undriven or does not drive anything - clipped.
Signal PWM1/add_5_1/CI undriven or does not drive anything - clipped.
Signal PWM1/add_5_9/S1 undriven or does not drive anything - clipped.
Signal PWM1/add_5_9/CO undriven or does not drive anything - clipped.
Signal PWM1/counter_68_add_4_1/S0 undriven or does not drive anything - clipped.
     
Signal PWM1/counter_68_add_4_1/CI undriven or does not drive anything - clipped.
     
Signal PWM1/counter_68_add_4_9/S1 undriven or does not drive anything - clipped.
     
Signal PWM1/counter_68_add_4_9/CO undriven or does not drive anything - clipped.
     
Signal CIC1/add_3_1/S0 undriven or does not drive anything - clipped.
Signal CIC1/add_3_1/CI undriven or does not drive anything - clipped.
Signal CIC1/add_3_59/S1 undriven or does not drive anything - clipped.
Signal CIC1/add_3_59/CO undriven or does not drive anything - clipped.
Signal CIC1/add_4_2/S0 undriven or does not drive anything - clipped.
Signal CIC1/add_4_2/CI undriven or does not drive anything - clipped.
Signal CIC1/add_4_58/CO undriven or does not drive anything - clipped.
Signal CIC1/add_5_2/S0 undriven or does not drive anything - clipped.
Signal CIC1/add_5_2/CI undriven or does not drive anything - clipped.
Signal CIC1/add_5_58/CO undriven or does not drive anything - clipped.
Signal CIC1/add_6_2/S0 undriven or does not drive anything - clipped.
Signal CIC1/add_6_2/CI undriven or does not drive anything - clipped.
Signal CIC1/add_6_58/CO undriven or does not drive anything - clipped.
Signal CIC1/add_7_2/S0 undriven or does not drive anything - clipped.
Signal CIC1/add_7_2/CI undriven or does not drive anything - clipped.
Signal CIC1/add_7_58/CO undriven or does not drive anything - clipped.
Signal CIC1/sub_38_add_2_1/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_38_add_2_1/CI undriven or does not drive anything - clipped.
Signal CIC1/sub_38_add_2_59/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_38_add_2_59/CO undriven or does not drive anything - clipped.
Signal CIC1/sub_36_add_2_1/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_36_add_2_1/CI undriven or does not drive anything - clipped.

                                    Page 4




Design:  top                                           Date:  12/02/18  20:16:37

Removed logic (cont)
--------------------
Signal CIC1/sub_36_add_2_59/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_36_add_2_59/CO undriven or does not drive anything - clipped.
Signal CIC1/sub_37_add_2_1/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_37_add_2_1/CI undriven or does not drive anything - clipped.
Signal CIC1/sub_37_add_2_59/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_37_add_2_59/CO undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_1/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_1/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_1/CI undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_3/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_3/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_5/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_5/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_7/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_7/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_9/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_9/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_11/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_11/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_13/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_13/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_15/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_15/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_17/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_17/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_19/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_19/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_21/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_21/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_23/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_23/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_25/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_25/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_27/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_27/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_29/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_29/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_31/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_31/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_33/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_33/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_35/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_35/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_37/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_37/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_39/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_39/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_41/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_41/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_43/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_43/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_45/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_45/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_47/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_47/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_49/S1 undriven or does not drive anything - clipped.

                                    Page 5




Design:  top                                           Date:  12/02/18  20:16:37

Removed logic (cont)
--------------------
Signal CIC1/sub_40_add_2_49/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_51/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_59/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_59/CO undriven or does not drive anything - clipped.
Signal CIC1/sub_39_add_2_1/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_39_add_2_1/CI undriven or does not drive anything - clipped.
Signal CIC1/sub_39_add_2_59/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_39_add_2_59/CO undriven or does not drive anything - clipped.
Signal CIC1/count_66_67_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal CIC1/count_66_67_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal CIC1/count_66_67_add_4_11/S1 undriven or does not drive anything -
     clipped.
Signal CIC1/count_66_67_add_4_11/CO undriven or does not drive anything -
     clipped.
Signal ncoGen/phase_accum_63__I_0_12_43/S1 undriven or does not drive anything -
     clipped.
Signal ncoGen/phase_accum_63__I_0_12_43/CO undriven or does not drive anything -
     clipped.
Signal ncoGen/phase_accum_63__I_0_12_1/S0 undriven or does not drive anything -
     clipped.
Signal ncoGen/phase_accum_63__I_0_12_1/CI undriven or does not drive anything -
     clipped.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCH_inst
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     osc_clk
  OSC Nominal Frequency (MHz):                      133.00

ASIC Components
---------------

Instance Name: OSCH_inst
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 63 MB
        



                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
