; vscale instruction bus master
[master vscale_i]
slaves =
 rom0

; vscale data bus master
[master vscale_d]
slaves =
 uart0
 rom0

[slave uart0]
datawidth=32
offset=0x90000000
size=32

[slave rom0]
offset=0xf0000000
size=1024
