;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 121, 100
	DJN -1, @-20
	SLT 0, @42
	ADD -273, 60
	SUB @121, 106
	SPL 921, 183
	SUB @727, 100
	SLT -273, 60
	SLT -273, 60
	ADD 270, 1
	MOV -7, <-20
	MOV -7, <-20
	ADD -273, 60
	SUB @121, 103
	SUB 12, 10
	SUB @121, 103
	SUB 12, @10
	SUB #12, @0
	SLT 102, @0
	SPL 12, -1
	SUB 120, @10
	SUB 12, @10
	SPL 12, -1
	SLT 102, @0
	SUB 12, -1
	SUB @127, 106
	SLT 102, @0
	SLT 102, @0
	CMP 102, @0
	SLT 102, @0
	SLT 102, @0
	SPL 12, -1
	ADD 210, 60
	SUB #92, @0
	SUB 12, -1
	SUB #92, @0
	SLT 102, @0
	SUB 12, @10
	SUB #12, @0
	SUB 12, @10
	SPL 0, <-54
	SPL 0, <-54
	CMP 12, -1
	CMP 12, -1
	SPL 0, <-54
