
	device dev_a {
		pin a_1 = {1};
		pin a_2 = {2};
	}
	
	device dev_b {
		pin b_1 = {1};
		pin b_2 = {2};
	}
	
	subdesign sub_des_a {
		port[1:2] port_a;
		
		inst dev_a_inst of dev_a {
			a_1 = port_a[1];
			a_2 = port_a[2];
		}
	}
	
	design top_level {
		net[1:2] my_net;
		
		subinst(1:2) sub_inst_a of sub_des_a {
			port_a = my_net;
		}
		
		inst dev_b_inst of dev_b {
			b_1 = my_net[1];
			b_2 = my_net[2];
		}
	}
