INFO-FLOW: Workspace /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1 opened at Sun Sep 15 03:05:31 EDT 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.13 sec.
Execute   set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
Execute     create_platform xc7a35tcpg236-1 -board  
DBG:HLSDevice: Trying to load device library: /eda/xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /eda/xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command     create_platform done; 5.02 sec.
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 5.21 sec.
Execute   create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.449 GB.
Execute       set_directive_top neural_network -name=neural_network 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'weights.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling weights.cpp as C++
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang weights.cpp -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /eda/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.pp.0.cpp -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.cpp.clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.pp.0.cpp -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/.systemc_flag -fix-errors /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.59 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/all.directive.json -fix-errors /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.58 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /eda/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.99 sec.
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.bc -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.pp.0.cpp.clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'nn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling nn.cpp as C++
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Command       ap_part_info done; 0.13 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang nn.cpp -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /eda/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.pp.0.cpp -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.cpp.clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.pp.0.cpp -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/.systemc_flag -fix-errors /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 5.75 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/all.directive.json -fix-errors /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 6.15 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 9.22 sec.
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.bc -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.pp.0.cpp.clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 40.86 seconds. CPU system time: 3.45 seconds. Elapsed time: 44.55 seconds; current allocated memory: 1.455 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.g.bc" "/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.g.bc"  
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/weights.g.bc /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/nn.g.bc -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.0.bc > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.2 sec.
Execute       run_link_or_opt -opt -out /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.2 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2 sec.
Execute       run_link_or_opt -opt -out /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=neural_network -reflow-float-conversion 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=neural_network -reflow-float-conversion -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.94 sec.
Execute       run_link_or_opt -out /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.21 sec.
Execute       run_link_or_opt -opt -out /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=neural_network 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=neural_network -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.23 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=neural_network -mllvm -hls-db-dir -mllvm /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 54,733 Compile/Link /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 54,733 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,923 Unroll/Inline /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,923 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 961 Performance/Pipeline /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 961 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 982 Optimizations /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 982 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'softmax(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'neural_network(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (nn.cpp:92:5)
INFO: [HLS 214-131] Inlining function 'relu(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'neural_network(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (nn.cpp:75:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_3' is marked as complete unroll implied by the pipeline pragma (nn.cpp:39:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_2' is marked as complete unroll implied by the pipeline pragma (nn.cpp:31:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_1' is marked as complete unroll implied by the pipeline pragma (nn.cpp:24:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_3' is marked as complete unroll implied by the pipeline pragma (nn.cpp:80:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_83_4' is marked as complete unroll implied by the pipeline pragma (nn.cpp:83:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_1' is marked as complete unroll implied by the pipeline pragma (nn.cpp:67:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_70_2' is marked as complete unroll implied by the pipeline pragma (nn.cpp:70:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_279_11' is marked as complete unroll implied by the pipeline pragma (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:279:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_275_10' is marked as complete unroll implied by the pipeline pragma (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:275:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_269_9' is marked as complete unroll implied by the pipeline pragma (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:269:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_204_8' is marked as complete unroll implied by the pipeline pragma (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:204:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_196_7' is marked as complete unroll implied by the pipeline pragma (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:196:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (nn.cpp:39:22) in function 'neural_network' completely with a factor of 3 (nn.cpp:46:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_39_3' (nn.cpp:39:22) in function 'neural_network' has been removed because the loop is unrolled completely (nn.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_2' (nn.cpp:31:22) in function 'neural_network' completely with a factor of 3 (nn.cpp:46:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_31_2' (nn.cpp:31:22) in function 'neural_network' has been removed because the loop is unrolled completely (nn.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (nn.cpp:24:22) in function 'neural_network' completely with a factor of 2 (nn.cpp:46:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_24_1' (nn.cpp:24:22) in function 'neural_network' has been removed because the loop is unrolled completely (nn.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (nn.cpp:80:19) in function 'neural_network' completely with a factor of 3 (nn.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_4' (nn.cpp:83:26) in function 'neural_network' completely with a factor of 8 (nn.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_1' (nn.cpp:67:19) in function 'neural_network' completely with a factor of 8 (nn.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_2' (nn.cpp:70:26) in function 'neural_network' completely with a factor of 4 (nn.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_279_11' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:279:36) in function 'exp_reduce::exp<17, 9>' completely with a factor of 19 (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_10' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:275:36) in function 'exp_reduce::exp<17, 9>' completely with a factor of 3 (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_269_9' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:269:31) in function 'exp_reduce::exp<17, 9>' completely with a factor of 3 (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_204_8' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:204:35) in function 'exp_reduce::exp<17, 9>' completely with a factor of 22 (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_196_7' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:196:27) in function 'exp_reduce::exp<17, 9>' completely with a factor of 8 (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. (nn.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. (nn.cpp:46:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.17 seconds. CPU system time: 1.11 seconds. Elapsed time: 14.19 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.455 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top neural_network -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.0.bc -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.1.bc -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.457 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.g.1.bc to /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.o.1.bc -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:953:1) in function 'exp_reduce::exp<17, 9>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<17, 9>' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:43:1)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.480 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.o.2.bc -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.487 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.32 sec.
Command     elaborate done; 59.07 sec.
Execute     ap_eval exec zip -j /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'neural_network' ...
Execute       ap_set_top_model neural_network 
WARNING: [SYN 201-103] Legalizing function name 'exp<17, 9>' to 'exp_17_9_s'.
Execute       get_model_list neural_network -filter all-wo-channel -topdown 
Execute       preproc_iomode -model neural_network 
Execute       preproc_iomode -model exp<17, 9> 
Execute       get_model_list neural_network -filter all-wo-channel 
INFO-FLOW: Model list for configure: {exp<17, 9>} neural_network
INFO-FLOW: Configuring Module : exp<17, 9> ...
Execute       set_default_model exp<17, 9> 
Execute       apply_spec_resource_limit exp<17, 9> 
INFO-FLOW: Configuring Module : neural_network ...
Execute       set_default_model neural_network 
Execute       apply_spec_resource_limit neural_network 
INFO-FLOW: Model list for preprocess: {exp<17, 9>} neural_network
INFO-FLOW: Preprocessing Module: exp<17, 9> ...
Execute       set_default_model exp<17, 9> 
Execute       cdfg_preprocess -model exp<17, 9> 
Execute       rtl_gen_preprocess exp<17, 9> 
INFO-FLOW: Preprocessing Module: neural_network ...
Execute       set_default_model neural_network 
Execute       cdfg_preprocess -model neural_network 
Execute       rtl_gen_preprocess neural_network 
INFO-FLOW: Model list for synthesis: {exp<17, 9>} neural_network
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_17_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model exp<17, 9> 
Execute       schedule -model exp<17, 9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<17, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'exp<17, 9>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.487 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/exp_17_9_s.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/exp_17_9_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp<17, 9>.
Execute       set_default_model exp<17, 9> 
Execute       bind -model exp<17, 9> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.487 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/exp_17_9_s.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/exp_17_9_s.bind.adb -f 
INFO-FLOW: Finish binding exp<17, 9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'neural_network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model neural_network 
Execute       schedule -model neural_network 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'neural_network'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 50, function 'neural_network'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.06 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.487 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.46 sec.
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.sched.adb -f 
INFO-FLOW: Finish scheduling neural_network.
Execute       set_default_model neural_network 
Execute       bind -model neural_network 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.487 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.bind.adb -f 
INFO-FLOW: Finish binding neural_network.
Execute       get_model_list neural_network -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess exp<17, 9> 
Execute       rtl_gen_preprocess neural_network 
INFO-FLOW: Model list for RTL generation: {exp<17, 9>} neural_network
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_17_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model exp<17, 9> -top_prefix neural_network_ -sub_prefix neural_network_ -mg_file /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/exp_17_9_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_17_9_s' pipeline 'exp<17, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_25ns_18ns_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25ns_25ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_17_9_s'.
INFO: [RTMG 210-279] Implementing memory 'neural_network_exp_17_9_s_f_x_lsb_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_exp_17_9_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_exp_17_9_s_exp_x_msb_1_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.487 GB.
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute       gen_rtl exp<17, 9> -style xilinx -f -lang vhdl -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/syn/vhdl/neural_network_exp_17_9_s 
Execute       gen_rtl exp<17, 9> -style xilinx -f -lang vlog -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/syn/verilog/neural_network_exp_17_9_s 
Execute       syn_report -csynth -model exp<17, 9> -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/syn/report/exp_17_9_s_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model exp<17, 9> -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/syn/report/exp_17_9_s_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model exp<17, 9> -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/exp_17_9_s.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -model exp<17, 9> -f -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/exp_17_9_s.adb 
Execute       db_write -model exp<17, 9> -bindview -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info exp<17, 9> -p /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/exp_17_9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'neural_network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model neural_network -top_prefix  -sub_prefix neural_network_ -mg_file /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/output_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/output_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/output_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'neural_network' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'neural_network' pipeline 'neural_network' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL.
INFO: [RTGEN 206-100] Bundling port 'input_0', 'input_1', 'input_2' and 'input_3' to AXI-Lite port INPUT.
INFO: [RTGEN 206-100] Bundling port 'output_0', 'output_1' and 'output_2' to AXI-Lite port OUTPUT.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_6ns_24ns_24_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_6s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_8ns_24ns_24_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_9s_24ns_24_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_24ns_24_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_22s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8s_24ns_24_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_24ns_24_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_10ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_8s_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_9s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_24ns_16s_16_28_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'neural_network'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.492 GB.
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute       gen_rtl neural_network -istop -style xilinx -f -lang vhdl -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/syn/vhdl/neural_network 
Command       gen_rtl done; 0.18 sec.
Execute       gen_rtl neural_network -istop -style xilinx -f -lang vlog -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/syn/verilog/neural_network 
Execute       syn_report -csynth -model neural_network -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/syn/report/neural_network_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model neural_network -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/syn/report/neural_network_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model neural_network -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.34 sec.
Execute       db_write -model neural_network -f -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.adb 
Command       db_write done; 0.19 sec.
Execute       db_write -model neural_network -bindview -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info neural_network -p /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network 
Execute       export_constraint_db -f -tool general -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.constraint.tcl 
Execute       syn_report -designview -model neural_network -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.design.xml 
Command       syn_report done; 0.13 sec.
Execute       syn_report -csynthDesign -model neural_network -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/syn/report/csynth.rpt -MHOut /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -wcfg -model neural_network -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model neural_network -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.protoinst 
Execute       sc_get_clocks neural_network 
Execute       sc_get_portdomain neural_network 
INFO-FLOW: Model list for RTL component generation: {exp<17, 9>} neural_network
INFO-FLOW: Handling components in module [exp_17_9_s] ... 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/exp_17_9_s.compgen.tcl 
INFO-FLOW: Found component neural_network_mul_25ns_25ns_50_1_1.
INFO-FLOW: Append model neural_network_mul_25ns_25ns_50_1_1
INFO-FLOW: Found component neural_network_mul_25ns_18ns_43_1_1.
INFO-FLOW: Append model neural_network_mul_25ns_18ns_43_1_1
INFO-FLOW: Found component neural_network_exp_17_9_s_f_x_lsb_table_ROM_AUTO_1R.
INFO-FLOW: Append model neural_network_exp_17_9_s_f_x_lsb_table_ROM_AUTO_1R
INFO-FLOW: Found component neural_network_exp_17_9_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R.
INFO-FLOW: Append model neural_network_exp_17_9_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R
INFO-FLOW: Found component neural_network_exp_17_9_s_exp_x_msb_1_table_ROM_AUTO_1R.
INFO-FLOW: Append model neural_network_exp_17_9_s_exp_x_msb_1_table_ROM_AUTO_1R
INFO-FLOW: Handling components in module [neural_network] ... 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.tcl 
INFO-FLOW: Found component neural_network_mul_16s_8s_24_1_1.
INFO-FLOW: Append model neural_network_mul_16s_8s_24_1_1
INFO-FLOW: Found component neural_network_mul_16s_9ns_24_1_1.
INFO-FLOW: Append model neural_network_mul_16s_9ns_24_1_1
INFO-FLOW: Found component neural_network_mul_15ns_10ns_24_1_1.
INFO-FLOW: Append model neural_network_mul_15ns_10ns_24_1_1
INFO-FLOW: Found component neural_network_mul_15ns_9s_24_1_1.
INFO-FLOW: Append model neural_network_mul_15ns_9s_24_1_1
INFO-FLOW: Found component neural_network_mul_15ns_8s_23_1_1.
INFO-FLOW: Append model neural_network_mul_15ns_8s_23_1_1
INFO-FLOW: Found component neural_network_sdiv_24ns_16s_16_28_1.
INFO-FLOW: Append model neural_network_sdiv_24ns_16s_16_28_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_7ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_7ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_8s_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_8s_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_8ns_22s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_8ns_22s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_9s_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_9s_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_9s_23s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_9s_23s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_6s_24s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_6s_24s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_8ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_8ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_7s_24s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_7s_24s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15ns_6ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15ns_6ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15ns_8ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15ns_8ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15ns_9s_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15ns_9s_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15ns_8s_24s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15ns_8s_24s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15ns_10s_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15ns_10s_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15ns_6s_24s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15ns_6s_24s_24_4_1
INFO-FLOW: Found component neural_network_CONTROL_s_axi.
INFO-FLOW: Append model neural_network_CONTROL_s_axi
INFO-FLOW: Found component neural_network_INPUT_s_axi.
INFO-FLOW: Append model neural_network_INPUT_s_axi
INFO-FLOW: Found component neural_network_OUTPUT_s_axi.
INFO-FLOW: Append model neural_network_OUTPUT_s_axi
INFO-FLOW: Append model exp_17_9_s
INFO-FLOW: Append model neural_network
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: neural_network_mul_25ns_25ns_50_1_1 neural_network_mul_25ns_18ns_43_1_1 neural_network_exp_17_9_s_f_x_lsb_table_ROM_AUTO_1R neural_network_exp_17_9_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R neural_network_exp_17_9_s_exp_x_msb_1_table_ROM_AUTO_1R neural_network_mul_16s_8s_24_1_1 neural_network_mul_16s_9ns_24_1_1 neural_network_mul_15ns_10ns_24_1_1 neural_network_mul_15ns_9s_24_1_1 neural_network_mul_15ns_8s_23_1_1 neural_network_sdiv_24ns_16s_16_28_1 neural_network_mac_muladd_16s_7ns_24ns_24_4_1 neural_network_mac_muladd_16s_8s_24ns_24_4_1 neural_network_mac_muladd_16s_8ns_22s_24_4_1 neural_network_mac_muladd_16s_9s_24ns_24_4_1 neural_network_mac_muladd_16s_9s_23s_24_4_1 neural_network_mac_muladd_16s_6s_24s_24_4_1 neural_network_mac_muladd_16s_8ns_24ns_24_4_1 neural_network_mac_muladd_16s_7s_24s_24_4_1 neural_network_mac_muladd_15ns_6ns_24ns_24_4_1 neural_network_mac_muladd_15ns_8ns_24ns_24_4_1 neural_network_mac_muladd_15ns_9s_24ns_24_4_1 neural_network_mac_muladd_15ns_8s_24s_24_4_1 neural_network_mac_muladd_15ns_10s_24ns_24_4_1 neural_network_mac_muladd_15ns_6s_24s_24_4_1 neural_network_CONTROL_s_axi neural_network_INPUT_s_axi neural_network_OUTPUT_s_axi exp_17_9_s neural_network
INFO-FLOW: Generating /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model neural_network_mul_25ns_25ns_50_1_1
INFO-FLOW: To file: write model neural_network_mul_25ns_18ns_43_1_1
INFO-FLOW: To file: write model neural_network_exp_17_9_s_f_x_lsb_table_ROM_AUTO_1R
INFO-FLOW: To file: write model neural_network_exp_17_9_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R
INFO-FLOW: To file: write model neural_network_exp_17_9_s_exp_x_msb_1_table_ROM_AUTO_1R
INFO-FLOW: To file: write model neural_network_mul_16s_8s_24_1_1
INFO-FLOW: To file: write model neural_network_mul_16s_9ns_24_1_1
INFO-FLOW: To file: write model neural_network_mul_15ns_10ns_24_1_1
INFO-FLOW: To file: write model neural_network_mul_15ns_9s_24_1_1
INFO-FLOW: To file: write model neural_network_mul_15ns_8s_23_1_1
INFO-FLOW: To file: write model neural_network_sdiv_24ns_16s_16_28_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_7ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_8s_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_8ns_22s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_9s_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_9s_23s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_6s_24s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_8ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_7s_24s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15ns_6ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15ns_8ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15ns_9s_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15ns_8s_24s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15ns_10s_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15ns_6s_24s_24_4_1
INFO-FLOW: To file: write model neural_network_CONTROL_s_axi
INFO-FLOW: To file: write model neural_network_INPUT_s_axi
INFO-FLOW: To file: write model neural_network_OUTPUT_s_axi
INFO-FLOW: To file: write model exp_17_9_s
INFO-FLOW: To file: write model neural_network
INFO-FLOW: Generating /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/vhdl' dstVlogDir='/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/vlog' tclDir='/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db' modelList='neural_network_mul_25ns_25ns_50_1_1
neural_network_mul_25ns_18ns_43_1_1
neural_network_exp_17_9_s_f_x_lsb_table_ROM_AUTO_1R
neural_network_exp_17_9_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R
neural_network_exp_17_9_s_exp_x_msb_1_table_ROM_AUTO_1R
neural_network_mul_16s_8s_24_1_1
neural_network_mul_16s_9ns_24_1_1
neural_network_mul_15ns_10ns_24_1_1
neural_network_mul_15ns_9s_24_1_1
neural_network_mul_15ns_8s_23_1_1
neural_network_sdiv_24ns_16s_16_28_1
neural_network_mac_muladd_16s_7ns_24ns_24_4_1
neural_network_mac_muladd_16s_8s_24ns_24_4_1
neural_network_mac_muladd_16s_8ns_22s_24_4_1
neural_network_mac_muladd_16s_9s_24ns_24_4_1
neural_network_mac_muladd_16s_9s_23s_24_4_1
neural_network_mac_muladd_16s_6s_24s_24_4_1
neural_network_mac_muladd_16s_8ns_24ns_24_4_1
neural_network_mac_muladd_16s_7s_24s_24_4_1
neural_network_mac_muladd_15ns_6ns_24ns_24_4_1
neural_network_mac_muladd_15ns_8ns_24ns_24_4_1
neural_network_mac_muladd_15ns_9s_24ns_24_4_1
neural_network_mac_muladd_15ns_8s_24s_24_4_1
neural_network_mac_muladd_15ns_10s_24ns_24_4_1
neural_network_mac_muladd_15ns_6s_24s_24_4_1
neural_network_CONTROL_s_axi
neural_network_INPUT_s_axi
neural_network_OUTPUT_s_axi
exp_17_9_s
neural_network
' expOnly='0'
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/exp_17_9_s.compgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.tcl 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         source ./CONTROL.slave.tcl 
Execute         source ./CONTROL.slave.tcl 
Execute         source ./INPUT.slave.tcl 
Execute         source ./CONTROL.slave.tcl 
Execute         source ./INPUT.slave.tcl 
Execute         source ./OUTPUT.slave.tcl 
Command       ap_source done; 1.6 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.92 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.06 seconds; current allocated memory: 1.503 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='neural_network_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='neural_network_mul_25ns_25ns_50_1_1
neural_network_mul_25ns_18ns_43_1_1
neural_network_exp_17_9_s_f_x_lsb_table_ROM_AUTO_1R
neural_network_exp_17_9_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R
neural_network_exp_17_9_s_exp_x_msb_1_table_ROM_AUTO_1R
neural_network_mul_16s_8s_24_1_1
neural_network_mul_16s_9ns_24_1_1
neural_network_mul_15ns_10ns_24_1_1
neural_network_mul_15ns_9s_24_1_1
neural_network_mul_15ns_8s_23_1_1
neural_network_sdiv_24ns_16s_16_28_1
neural_network_mac_muladd_16s_7ns_24ns_24_4_1
neural_network_mac_muladd_16s_8s_24ns_24_4_1
neural_network_mac_muladd_16s_8ns_22s_24_4_1
neural_network_mac_muladd_16s_9s_24ns_24_4_1
neural_network_mac_muladd_16s_9s_23s_24_4_1
neural_network_mac_muladd_16s_6s_24s_24_4_1
neural_network_mac_muladd_16s_8ns_24ns_24_4_1
neural_network_mac_muladd_16s_7s_24s_24_4_1
neural_network_mac_muladd_15ns_6ns_24ns_24_4_1
neural_network_mac_muladd_15ns_8ns_24ns_24_4_1
neural_network_mac_muladd_15ns_9s_24ns_24_4_1
neural_network_mac_muladd_15ns_8s_24s_24_4_1
neural_network_mac_muladd_15ns_10s_24ns_24_4_1
neural_network_mac_muladd_15ns_6s_24s_24_4_1
neural_network_CONTROL_s_axi
neural_network_INPUT_s_axi
neural_network_OUTPUT_s_axi
exp_17_9_s
neural_network
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/exp_17_9_s.tbgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.constraint.tcl 
Execute       sc_get_clocks neural_network 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME CONTROL_s_axi_U SOURCE {} VARIABLE {} MODULE neural_network LOOP {} BUNDLEDNAME CONTROL DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME INPUT_s_axi_U SOURCE {} VARIABLE {} MODULE neural_network LOOP {} BUNDLEDNAME INPUT DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME OUTPUT_s_axi_U SOURCE {} VARIABLE {} MODULE neural_network LOOP {} BUNDLEDNAME OUTPUT DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST neural_network MODULE2INSTS {neural_network neural_network exp_17_9_s {grp_exp_17_9_s_fu_285 grp_exp_17_9_s_fu_296 grp_exp_17_9_s_fu_307}} INST2MODULE {neural_network neural_network grp_exp_17_9_s_fu_285 exp_17_9_s grp_exp_17_9_s_fu_296 exp_17_9_s grp_exp_17_9_s_fu_307 exp_17_9_s} INSTDATA {neural_network {DEPTH 1 CHILDREN {grp_exp_17_9_s_fu_285 grp_exp_17_9_s_fu_296 grp_exp_17_9_s_fu_307}} grp_exp_17_9_s_fu_285 {DEPTH 2 CHILDREN {}} grp_exp_17_9_s_fu_296 {DEPTH 2 CHILDREN {}} grp_exp_17_9_s_fu_307 {DEPTH 2 CHILDREN {}}} MODULEDATA {exp_17_9_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25ns_18ns_43_1_1_U2 SOURCE /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247 VARIABLE f_x_msb_2_lsb LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_406_p2 SOURCE /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249 VARIABLE add_ln249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_x_msb_2_lsb_m_1_fu_416_p2 SOURCE /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249 VARIABLE exp_x_msb_2_lsb_m_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25ns_25ns_50_1_1_U1 SOURCE /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262 VARIABLE y_lo LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_l_fu_452_p2 SOURCE /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:264 VARIABLE y_l LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME f_x_lsb_table_U SOURCE {} VARIABLE f_x_lsb_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME exp_x_msb_2_m_1_table_U SOURCE {} VARIABLE exp_x_msb_2_m_1_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME exp_x_msb_1_table_U SOURCE {} VARIABLE exp_x_msb_1_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 3 BRAM 0 URAM 0}} neural_network {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U9 SOURCE nn.cpp:72 VARIABLE mul_ln72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U21 SOURCE nn.cpp:72 VARIABLE mul_ln72_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U21 SOURCE nn.cpp:72 VARIABLE add_ln72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_fu_632_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_1_fu_659_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U32 SOURCE nn.cpp:72 VARIABLE mul_ln72_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U32 SOURCE nn.cpp:72 VARIABLE add_ln72_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_24_fu_1163_p2 SOURCE nn.cpp:74 VARIABLE sum_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_1169_p2 SOURCE nn.cpp:69 VARIABLE add_ln69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U10 SOURCE nn.cpp:72 VARIABLE mul_ln72_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U22 SOURCE nn.cpp:72 VARIABLE mul_ln72_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U22 SOURCE nn.cpp:72 VARIABLE add_ln72_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U28 SOURCE nn.cpp:72 VARIABLE mul_ln72_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U28 SOURCE nn.cpp:72 VARIABLE add_ln72_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U33 SOURCE nn.cpp:72 VARIABLE mul_ln72_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U33 SOURCE nn.cpp:72 VARIABLE add_ln72_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_25_fu_1199_p2 SOURCE nn.cpp:74 VARIABLE sum_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_1_fu_1367_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_1_fu_464_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_22s_24_4_1_U23 SOURCE nn.cpp:72 VARIABLE mul_ln72_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_22s_24_4_1_U23 SOURCE nn.cpp:72 VARIABLE add_ln72_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_7_fu_724_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U34 SOURCE nn.cpp:72 VARIABLE mul_ln72_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U34 SOURCE nn.cpp:72 VARIABLE add_ln72_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_26_fu_1229_p2 SOURCE nn.cpp:74 VARIABLE sum_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_2_fu_1379_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U11 SOURCE nn.cpp:72 VARIABLE mul_ln72_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_4_fu_514_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_9_fu_531_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_11_fu_934_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_27_fu_960_p2 SOURCE nn.cpp:74 VARIABLE sum_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_3_fu_1241_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_24_1_1_U12 SOURCE nn.cpp:72 VARIABLE mul_ln72_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U24 SOURCE nn.cpp:72 VARIABLE mul_ln72_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U24 SOURCE nn.cpp:72 VARIABLE add_ln72_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6s_24s_24_4_1_U29 SOURCE nn.cpp:72 VARIABLE mul_ln72_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6s_24s_24_4_1_U29 SOURCE nn.cpp:72 VARIABLE add_ln72_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U35 SOURCE nn.cpp:72 VARIABLE mul_ln72_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U35 SOURCE nn.cpp:72 VARIABLE add_ln72_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_28_fu_1271_p2 SOURCE nn.cpp:74 VARIABLE sum_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_4_fu_1391_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U13 SOURCE nn.cpp:72 VARIABLE mul_ln72_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U25 SOURCE nn.cpp:72 VARIABLE mul_ln72_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U25 SOURCE nn.cpp:72 VARIABLE add_ln72_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_10_fu_808_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_16_fu_835_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_6_fu_1015_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_17_fu_1032_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_29_fu_1283_p2 SOURCE nn.cpp:74 VARIABLE sum_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_5_fu_1288_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U14 SOURCE nn.cpp:72 VARIABLE mul_ln72_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U26 SOURCE nn.cpp:72 VARIABLE mul_ln72_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U26 SOURCE nn.cpp:72 VARIABLE add_ln72_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U30 SOURCE nn.cpp:72 VARIABLE mul_ln72_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U30 SOURCE nn.cpp:72 VARIABLE add_ln72_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U36 SOURCE nn.cpp:72 VARIABLE mul_ln72_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U36 SOURCE nn.cpp:72 VARIABLE add_ln72_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_30_fu_1325_p2 SOURCE nn.cpp:74 VARIABLE sum_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_6_fu_1403_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_7_fu_579_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_23s_24_4_1_U27 SOURCE nn.cpp:72 VARIABLE mul_ln72_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_23s_24_4_1_U27 SOURCE nn.cpp:72 VARIABLE add_ln72_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U31 SOURCE nn.cpp:72 VARIABLE mul_ln72_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U31 SOURCE nn.cpp:72 VARIABLE add_ln72_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_23_fu_1119_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_31_fu_1337_p2 SOURCE nn.cpp:74 VARIABLE sum_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_7_fu_1342_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_10ns_24_1_1_U15 SOURCE nn.cpp:85 VARIABLE mul_ln85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_1_fu_1504_p2 SOURCE nn.cpp:85 VARIABLE sub_ln85_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_1521_p2 SOURCE nn.cpp:85 VARIABLE add_ln85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_6ns_24ns_24_4_1_U37 SOURCE nn.cpp:85 VARIABLE mul_ln85_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_6ns_24ns_24_4_1_U37 SOURCE nn.cpp:85 VARIABLE add_ln85_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_2_fu_1628_p2 SOURCE nn.cpp:85 VARIABLE sub_ln85_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_2_fu_1655_p2 SOURCE nn.cpp:85 VARIABLE add_ln85_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U40 SOURCE nn.cpp:85 VARIABLE mul_ln85_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U40 SOURCE nn.cpp:85 VARIABLE add_ln85_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8s_24s_24_4_1_U43 SOURCE nn.cpp:85 VARIABLE mul_ln85_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8s_24s_24_4_1_U43 SOURCE nn.cpp:85 VARIABLE add_ln85_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_21_fu_1857_p2 SOURCE nn.cpp:85 VARIABLE add_ln85_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_5_fu_1884_p2 SOURCE nn.cpp:85 VARIABLE add_ln85_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U48 SOURCE nn.cpp:85 VARIABLE mul_ln85_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U48 SOURCE nn.cpp:85 VARIABLE add_ln85_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_32_fu_1987_p2 SOURCE nn.cpp:87 VARIABLE sum_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_9s_24_1_1_U16 SOURCE nn.cpp:85 VARIABLE mul_ln85_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U38 SOURCE nn.cpp:85 VARIABLE mul_ln85_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U38 SOURCE nn.cpp:85 VARIABLE add_ln85_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_3_fu_1707_p2 SOURCE nn.cpp:85 VARIABLE sub_ln85_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_8_fu_1734_p2 SOURCE nn.cpp:85 VARIABLE add_ln85_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U41 SOURCE nn.cpp:85 VARIABLE mul_ln85_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U41 SOURCE nn.cpp:85 VARIABLE add_ln85_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U44 SOURCE nn.cpp:85 VARIABLE mul_ln85_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U44 SOURCE nn.cpp:85 VARIABLE add_ln85_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_6ns_24ns_24_4_1_U46 SOURCE nn.cpp:85 VARIABLE mul_ln85_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_6ns_24ns_24_4_1_U46 SOURCE nn.cpp:85 VARIABLE add_ln85_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U49 SOURCE nn.cpp:85 VARIABLE mul_ln85_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U49 SOURCE nn.cpp:85 VARIABLE add_ln85_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_4_fu_2004_p2 SOURCE nn.cpp:85 VARIABLE sub_ln85_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_13_fu_2031_p2 SOURCE nn.cpp:85 VARIABLE add_ln85_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_33_fu_2047_p2 SOURCE nn.cpp:87 VARIABLE sum_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_8s_23_1_1_U17 SOURCE nn.cpp:85 VARIABLE mul_ln85_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_fu_1561_p2 SOURCE nn.cpp:85 VARIABLE sub_ln85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_14_fu_1582_p2 SOURCE nn.cpp:85 VARIABLE add_ln85_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U39 SOURCE nn.cpp:85 VARIABLE mul_ln85_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U39 SOURCE nn.cpp:85 VARIABLE add_ln85_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U42 SOURCE nn.cpp:85 VARIABLE mul_ln85_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U42 SOURCE nn.cpp:85 VARIABLE add_ln85_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_6ns_24ns_24_4_1_U45 SOURCE nn.cpp:85 VARIABLE mul_ln85_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_6ns_24ns_24_4_1_U45 SOURCE nn.cpp:85 VARIABLE add_ln85_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U47 SOURCE nn.cpp:85 VARIABLE mul_ln85_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U47 SOURCE nn.cpp:85 VARIABLE add_ln85_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_6s_24s_24_4_1_U50 SOURCE nn.cpp:85 VARIABLE mul_ln85_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_6s_24s_24_4_1_U50 SOURCE nn.cpp:85 VARIABLE add_ln85_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U51 SOURCE nn.cpp:85 VARIABLE mul_ln85_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U51 SOURCE nn.cpp:85 VARIABLE add_ln85_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_34_fu_2079_p2 SOURCE nn.cpp:87 VARIABLE sum_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_exp_17_9_s_fu_285_x_val SOURCE nn.cpp:34 VARIABLE x_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_exp_17_9_s_fu_296_x_val SOURCE nn.cpp:34 VARIABLE x_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_exp_17_9_s_fu_307_x_val SOURCE nn.cpp:34 VARIABLE x_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 49 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.509 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for neural_network.
INFO: [VLOG 209-307] Generating Verilog RTL for neural_network.
Execute       syn_report -model neural_network -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 145.38 MHz
Command     autosyn done; 6.62 sec.
Command   csynth_design done; 65.87 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 55.74 seconds. CPU system time: 4.92 seconds. Elapsed time: 65.87 seconds; current allocated memory: 62.562 MB.
Execute   export_design -format ip_catalog -rtl verilog -output fcnn_iris_ip 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -rtl verilog -output fcnn_iris_ip 
Execute     config_export -format=ip_catalog -output=fcnn_iris_ip -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=neural_network xml_exists=0
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to neural_network
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=30 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='neural_network_mul_25ns_25ns_50_1_1
neural_network_mul_25ns_18ns_43_1_1
neural_network_exp_17_9_s_f_x_lsb_table_ROM_AUTO_1R
neural_network_exp_17_9_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R
neural_network_exp_17_9_s_exp_x_msb_1_table_ROM_AUTO_1R
neural_network_mul_16s_8s_24_1_1
neural_network_mul_16s_9ns_24_1_1
neural_network_mul_15ns_10ns_24_1_1
neural_network_mul_15ns_9s_24_1_1
neural_network_mul_15ns_8s_23_1_1
neural_network_sdiv_24ns_16s_16_28_1
neural_network_mac_muladd_16s_7ns_24ns_24_4_1
neural_network_mac_muladd_16s_8s_24ns_24_4_1
neural_network_mac_muladd_16s_8ns_22s_24_4_1
neural_network_mac_muladd_16s_9s_24ns_24_4_1
neural_network_mac_muladd_16s_9s_23s_24_4_1
neural_network_mac_muladd_16s_6s_24s_24_4_1
neural_network_mac_muladd_16s_8ns_24ns_24_4_1
neural_network_mac_muladd_16s_7s_24s_24_4_1
neural_network_mac_muladd_15ns_6ns_24ns_24_4_1
neural_network_mac_muladd_15ns_8ns_24ns_24_4_1
neural_network_mac_muladd_15ns_9s_24ns_24_4_1
neural_network_mac_muladd_15ns_8s_24s_24_4_1
neural_network_mac_muladd_15ns_10s_24ns_24_4_1
neural_network_mac_muladd_15ns_6s_24s_24_4_1
neural_network_CONTROL_s_axi
neural_network_INPUT_s_axi
neural_network_OUTPUT_s_axi
exp_17_9_s
neural_network
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/exp_17_9_s.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.constraint.tcl 
Execute     sc_get_clocks neural_network 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to neural_network
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=neural_network
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.constraint.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/neural_network.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Iris/hlsc_fcnn_iris/solution1/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s fcnn_iris_ip.zip 
INFO: [HLS 200-802] Generated output file fcnn_iris_ip.zip
Command   export_design done; 21.63 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.77 seconds. CPU system time: 1.84 seconds. Elapsed time: 21.63 seconds; current allocated memory: 5.109 MB.
Execute   cleanup_all 
