INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/SR_Latch/SR_Latch.srcs/sources_1/new/SR_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/SR_Latch/SR_Latch.srcs/sim_1/new/Sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/SR_Latch/SR_Latch.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
