Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Dec  3 12:45:49 2022
| Host         : Connor-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    61          
LUTAR-1    Warning           LUT drives async reset alert   14          
TIMING-18  Warning           Missing input or output delay  13          
TIMING-20  Warning           Non-clocked latch              14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (243)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (139)
5. checking no_input_delay (5)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (243)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: Reset (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: clk_200kHz/clk_reg_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sseg/an_sel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sseg/an_sel_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sseg/an_sel_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: thermo/CD1/sclk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/CD2/sclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: thermo/tmp2_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: thermo/tmp2_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[2]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[2]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[2]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[3]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[3]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[3]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[4]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[4]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[4]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[5]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[5]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[5]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[6]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[6]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[6]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (139)
--------------------------------------------------
 There are 139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.970        0.000                      0                  125        0.226        0.000                      0                  125        4.500        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.970        0.000                      0                  125        0.226        0.000                      0                  125        4.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 thermo/CD2/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD2/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.076ns (21.417%)  route 3.948ns (78.583%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.726     5.329    thermo/CD2/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  thermo/CD2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  thermo/CD2/count_reg[14]/Q
                         net (fo=2, routed)           1.019     6.804    thermo/CD2/count_reg_n_0_[14]
    SLICE_X5Y99          LUT4 (Prop_lut4_I1_O)        0.124     6.928 r  thermo/CD2/count[31]_i_9/O
                         net (fo=1, routed)           0.291     7.219    thermo/CD2/count[31]_i_9_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.343 r  thermo/CD2/count[31]_i_7/O
                         net (fo=1, routed)           0.574     7.917    thermo/CD2/count[31]_i_7_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.041 r  thermo/CD2/count[31]_i_3/O
                         net (fo=1, routed)           0.551     8.592    thermo/CD2/count[31]_i_3_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     8.716 r  thermo/CD2/count[31]_i_2/O
                         net (fo=33, routed)          1.513    10.229    thermo/CD2/count[31]_i_2_n_0
    SLICE_X3Y99          LUT3 (Prop_lut3_I1_O)        0.124    10.353 r  thermo/CD2/count[14]_i_1/O
                         net (fo=1, routed)           0.000    10.353    thermo/CD2/count[14]
    SLICE_X3Y99          FDCE                                         r  thermo/CD2/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.606    15.029    thermo/CD2/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  thermo/CD2/count_reg[14]/C
                         clock pessimism              0.300    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X3Y99          FDCE (Setup_fdce_C_D)        0.029    15.322    thermo/CD2/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 thermo/CD2/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD2/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.102ns (21.822%)  route 3.948ns (78.178%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.726     5.329    thermo/CD2/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  thermo/CD2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  thermo/CD2/count_reg[14]/Q
                         net (fo=2, routed)           1.019     6.804    thermo/CD2/count_reg_n_0_[14]
    SLICE_X5Y99          LUT4 (Prop_lut4_I1_O)        0.124     6.928 r  thermo/CD2/count[31]_i_9/O
                         net (fo=1, routed)           0.291     7.219    thermo/CD2/count[31]_i_9_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.343 r  thermo/CD2/count[31]_i_7/O
                         net (fo=1, routed)           0.574     7.917    thermo/CD2/count[31]_i_7_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.041 r  thermo/CD2/count[31]_i_3/O
                         net (fo=1, routed)           0.551     8.592    thermo/CD2/count[31]_i_3_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     8.716 r  thermo/CD2/count[31]_i_2/O
                         net (fo=33, routed)          1.513    10.229    thermo/CD2/count[31]_i_2_n_0
    SLICE_X3Y99          LUT3 (Prop_lut3_I1_O)        0.150    10.379 r  thermo/CD2/count[17]_i_1/O
                         net (fo=1, routed)           0.000    10.379    thermo/CD2/count[17]
    SLICE_X3Y99          FDCE                                         r  thermo/CD2/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.606    15.029    thermo/CD2/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  thermo/CD2/count_reg[17]/C
                         clock pessimism              0.300    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X3Y99          FDCE (Setup_fdce_C_D)        0.075    15.368    thermo/CD2/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 thermo/CD2/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD2/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.076ns (22.039%)  route 3.806ns (77.961%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.726     5.329    thermo/CD2/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  thermo/CD2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  thermo/CD2/count_reg[14]/Q
                         net (fo=2, routed)           1.019     6.804    thermo/CD2/count_reg_n_0_[14]
    SLICE_X5Y99          LUT4 (Prop_lut4_I1_O)        0.124     6.928 r  thermo/CD2/count[31]_i_9/O
                         net (fo=1, routed)           0.291     7.219    thermo/CD2/count[31]_i_9_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.343 r  thermo/CD2/count[31]_i_7/O
                         net (fo=1, routed)           0.574     7.917    thermo/CD2/count[31]_i_7_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.041 r  thermo/CD2/count[31]_i_3/O
                         net (fo=1, routed)           0.551     8.592    thermo/CD2/count[31]_i_3_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     8.716 r  thermo/CD2/count[31]_i_2/O
                         net (fo=33, routed)          1.371    10.087    thermo/CD2/count[31]_i_2_n_0
    SLICE_X3Y97          LUT3 (Prop_lut3_I1_O)        0.124    10.211 r  thermo/CD2/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    10.211    thermo/CD2/count[5]
    SLICE_X3Y97          FDCE                                         r  thermo/CD2/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.606    15.029    thermo/CD2/clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  thermo/CD2/count_reg[5]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y97          FDCE (Setup_fdce_C_D)        0.029    15.297    thermo/CD2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 thermo/CD2/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD2/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.076ns (22.036%)  route 3.807ns (77.964%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.726     5.329    thermo/CD2/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  thermo/CD2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  thermo/CD2/count_reg[14]/Q
                         net (fo=2, routed)           1.019     6.804    thermo/CD2/count_reg_n_0_[14]
    SLICE_X5Y99          LUT4 (Prop_lut4_I1_O)        0.124     6.928 r  thermo/CD2/count[31]_i_9/O
                         net (fo=1, routed)           0.291     7.219    thermo/CD2/count[31]_i_9_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.343 r  thermo/CD2/count[31]_i_7/O
                         net (fo=1, routed)           0.574     7.917    thermo/CD2/count[31]_i_7_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.041 r  thermo/CD2/count[31]_i_3/O
                         net (fo=1, routed)           0.551     8.592    thermo/CD2/count[31]_i_3_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     8.716 r  thermo/CD2/count[31]_i_2/O
                         net (fo=33, routed)          1.372    10.088    thermo/CD2/count[31]_i_2_n_0
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.124    10.212 r  thermo/CD2/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.212    thermo/CD2/count[0]
    SLICE_X3Y98          FDCE                                         r  thermo/CD2/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.606    15.029    thermo/CD2/clk_IBUF_BUFG
    SLICE_X3Y98          FDCE                                         r  thermo/CD2/count_reg[0]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y98          FDCE (Setup_fdce_C_D)        0.031    15.299    thermo/CD2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 thermo/CD2/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD2/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.102ns (22.449%)  route 3.807ns (77.551%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.726     5.329    thermo/CD2/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  thermo/CD2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  thermo/CD2/count_reg[14]/Q
                         net (fo=2, routed)           1.019     6.804    thermo/CD2/count_reg_n_0_[14]
    SLICE_X5Y99          LUT4 (Prop_lut4_I1_O)        0.124     6.928 r  thermo/CD2/count[31]_i_9/O
                         net (fo=1, routed)           0.291     7.219    thermo/CD2/count[31]_i_9_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.343 r  thermo/CD2/count[31]_i_7/O
                         net (fo=1, routed)           0.574     7.917    thermo/CD2/count[31]_i_7_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.041 r  thermo/CD2/count[31]_i_3/O
                         net (fo=1, routed)           0.551     8.592    thermo/CD2/count[31]_i_3_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     8.716 r  thermo/CD2/count[31]_i_2/O
                         net (fo=33, routed)          1.372    10.088    thermo/CD2/count[31]_i_2_n_0
    SLICE_X3Y98          LUT3 (Prop_lut3_I1_O)        0.150    10.238 r  thermo/CD2/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    10.238    thermo/CD2/count[1]
    SLICE_X3Y98          FDCE                                         r  thermo/CD2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.606    15.029    thermo/CD2/clk_IBUF_BUFG
    SLICE_X3Y98          FDCE                                         r  thermo/CD2/count_reg[1]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y98          FDCE (Setup_fdce_C_D)        0.075    15.343    thermo/CD2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 thermo/CD2/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD2/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.076ns (22.122%)  route 3.788ns (77.878%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.726     5.329    thermo/CD2/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  thermo/CD2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  thermo/CD2/count_reg[14]/Q
                         net (fo=2, routed)           1.019     6.804    thermo/CD2/count_reg_n_0_[14]
    SLICE_X5Y99          LUT4 (Prop_lut4_I1_O)        0.124     6.928 r  thermo/CD2/count[31]_i_9/O
                         net (fo=1, routed)           0.291     7.219    thermo/CD2/count[31]_i_9_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.343 r  thermo/CD2/count[31]_i_7/O
                         net (fo=1, routed)           0.574     7.917    thermo/CD2/count[31]_i_7_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.041 r  thermo/CD2/count[31]_i_3/O
                         net (fo=1, routed)           0.551     8.592    thermo/CD2/count[31]_i_3_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     8.716 r  thermo/CD2/count[31]_i_2/O
                         net (fo=33, routed)          1.353    10.069    thermo/CD2/count[31]_i_2_n_0
    SLICE_X3Y97          LUT3 (Prop_lut3_I1_O)        0.124    10.193 r  thermo/CD2/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000    10.193    thermo/CD2/count[7]
    SLICE_X3Y97          FDCE                                         r  thermo/CD2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.606    15.029    thermo/CD2/clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  thermo/CD2/count_reg[7]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y97          FDCE (Setup_fdce_C_D)        0.031    15.299    thermo/CD2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 thermo/CD2/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD2/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 1.076ns (22.127%)  route 3.787ns (77.873%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.726     5.329    thermo/CD2/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  thermo/CD2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  thermo/CD2/count_reg[14]/Q
                         net (fo=2, routed)           1.019     6.804    thermo/CD2/count_reg_n_0_[14]
    SLICE_X5Y99          LUT4 (Prop_lut4_I1_O)        0.124     6.928 r  thermo/CD2/count[31]_i_9/O
                         net (fo=1, routed)           0.291     7.219    thermo/CD2/count[31]_i_9_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.343 r  thermo/CD2/count[31]_i_7/O
                         net (fo=1, routed)           0.574     7.917    thermo/CD2/count[31]_i_7_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.041 r  thermo/CD2/count[31]_i_3/O
                         net (fo=1, routed)           0.551     8.592    thermo/CD2/count[31]_i_3_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     8.716 r  thermo/CD2/count[31]_i_2/O
                         net (fo=33, routed)          1.352    10.067    thermo/CD2/count[31]_i_2_n_0
    SLICE_X3Y97          LUT3 (Prop_lut3_I1_O)        0.124    10.191 r  thermo/CD2/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000    10.191    thermo/CD2/count[6]
    SLICE_X3Y97          FDCE                                         r  thermo/CD2/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.606    15.029    thermo/CD2/clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  thermo/CD2/count_reg[6]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y97          FDCE (Setup_fdce_C_D)        0.031    15.299    thermo/CD2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 rgb/t_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/rgb_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.378ns (29.797%)  route 3.247ns (70.203%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.721     5.324    rgb/clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  rgb/t_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  rgb/t_in_reg[2]/Q
                         net (fo=5, routed)           1.285     7.064    rgb/t_in[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.124     7.188 r  rgb/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.188    rgb/i__carry_i_7_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.738 r  rgb/rgb1_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           0.814     8.552    rgb/rgb1_inferred__0/i__carry_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.124     8.676 r  rgb/rgb[2]_i_2/O
                         net (fo=1, routed)           0.418     9.094    rgb/rgb[2]_i_2_n_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.124     9.218 r  rgb/rgb[2]_i_1/O
                         net (fo=3, routed)           0.730     9.948    rgb/rgb[2]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  rgb/rgb_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.600    15.023    rgb/clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  rgb/rgb_reg[0]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    15.057    rgb/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 rgb/t_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/rgb_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.378ns (29.797%)  route 3.247ns (70.203%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.721     5.324    rgb/clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  rgb/t_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  rgb/t_in_reg[2]/Q
                         net (fo=5, routed)           1.285     7.064    rgb/t_in[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.124     7.188 r  rgb/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.188    rgb/i__carry_i_7_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.738 r  rgb/rgb1_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           0.814     8.552    rgb/rgb1_inferred__0/i__carry_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.124     8.676 r  rgb/rgb[2]_i_2/O
                         net (fo=1, routed)           0.418     9.094    rgb/rgb[2]_i_2_n_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.124     9.218 r  rgb/rgb[2]_i_1/O
                         net (fo=3, routed)           0.730     9.948    rgb/rgb[2]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  rgb/rgb_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.600    15.023    rgb/clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  rgb/rgb_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    15.057    rgb/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 thermo/CD2/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD2/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 1.102ns (22.541%)  route 3.787ns (77.459%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.726     5.329    thermo/CD2/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  thermo/CD2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  thermo/CD2/count_reg[14]/Q
                         net (fo=2, routed)           1.019     6.804    thermo/CD2/count_reg_n_0_[14]
    SLICE_X5Y99          LUT4 (Prop_lut4_I1_O)        0.124     6.928 r  thermo/CD2/count[31]_i_9/O
                         net (fo=1, routed)           0.291     7.219    thermo/CD2/count[31]_i_9_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.343 r  thermo/CD2/count[31]_i_7/O
                         net (fo=1, routed)           0.574     7.917    thermo/CD2/count[31]_i_7_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.041 r  thermo/CD2/count[31]_i_3/O
                         net (fo=1, routed)           0.551     8.592    thermo/CD2/count[31]_i_3_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     8.716 r  thermo/CD2/count[31]_i_2/O
                         net (fo=33, routed)          1.352    10.067    thermo/CD2/count[31]_i_2_n_0
    SLICE_X3Y97          LUT3 (Prop_lut3_I1_O)        0.150    10.217 r  thermo/CD2/count[9]_i_1__0/O
                         net (fo=1, routed)           0.000    10.217    thermo/CD2/count[9]
    SLICE_X3Y97          FDCE                                         r  thermo/CD2/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.606    15.029    thermo/CD2/clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  thermo/CD2/count_reg[9]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y97          FDCE (Setup_fdce_C_D)        0.075    15.343    thermo/CD2/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                         -10.217    
  -------------------------------------------------------------------
                         slack                                  5.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 clk_200kHz/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_200kHz/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.559     1.478    clk_200kHz/clk_IBUF_BUFG
    SLICE_X52Y102        FDRE                                         r  clk_200kHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  clk_200kHz/counter_reg[4]/Q
                         net (fo=4, routed)           0.091     1.697    clk_200kHz/counter[4]
    SLICE_X52Y102        LUT6 (Prop_lut6_I0_O)        0.099     1.796 r  clk_200kHz/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.796    clk_200kHz/data0[6]
    SLICE_X52Y102        FDRE                                         r  clk_200kHz/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     1.994    clk_200kHz/clk_IBUF_BUFG
    SLICE_X52Y102        FDRE                                         r  clk_200kHz/counter_reg[6]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X52Y102        FDRE (Hold_fdre_C_D)         0.092     1.570    clk_200kHz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 clk_200kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_200kHz/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.056%)  route 0.165ns (46.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     1.477    clk_200kHz/clk_IBUF_BUFG
    SLICE_X52Y103        FDRE                                         r  clk_200kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clk_200kHz/counter_reg[0]/Q
                         net (fo=8, routed)           0.165     1.783    clk_200kHz/counter[0]
    SLICE_X52Y102        LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  clk_200kHz/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.828    clk_200kHz/data0[1]
    SLICE_X52Y102        FDRE                                         r  clk_200kHz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     1.994    clk_200kHz/clk_IBUF_BUFG
    SLICE_X52Y102        FDRE                                         r  clk_200kHz/counter_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X52Y102        FDRE (Hold_fdre_C_D)         0.092     1.586    clk_200kHz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clk_200kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_200kHz/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.882%)  route 0.166ns (47.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     1.477    clk_200kHz/clk_IBUF_BUFG
    SLICE_X52Y103        FDRE                                         r  clk_200kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clk_200kHz/counter_reg[0]/Q
                         net (fo=8, routed)           0.166     1.784    clk_200kHz/counter[0]
    SLICE_X52Y102        LUT6 (Prop_lut6_I1_O)        0.045     1.829 r  clk_200kHz/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.829    clk_200kHz/data0[5]
    SLICE_X52Y102        FDRE                                         r  clk_200kHz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     1.994    clk_200kHz/clk_IBUF_BUFG
    SLICE_X52Y102        FDRE                                         r  clk_200kHz/counter_reg[5]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X52Y102        FDRE (Hold_fdre_C_D)         0.092     1.586    clk_200kHz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clk_200kHz/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_200kHz/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.189ns (51.853%)  route 0.175ns (48.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     1.477    clk_200kHz/clk_IBUF_BUFG
    SLICE_X52Y104        FDRE                                         r  clk_200kHz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clk_200kHz/counter_reg[2]/Q
                         net (fo=8, routed)           0.175     1.794    clk_200kHz/counter[2]
    SLICE_X52Y103        LUT5 (Prop_lut5_I2_O)        0.048     1.842 r  clk_200kHz/clk_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.842    clk_200kHz/clk_reg_i_1__0_n_0
    SLICE_X52Y103        FDRE                                         r  clk_200kHz/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.827     1.993    clk_200kHz/clk_IBUF_BUFG
    SLICE_X52Y103        FDRE                                         r  clk_200kHz/clk_reg_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X52Y103        FDRE (Hold_fdre_C_D)         0.105     1.598    clk_200kHz/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rgb/temp_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.600     1.519    rgb/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  rgb/temp_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  rgb/temp_s_reg/Q
                         net (fo=2, routed)           0.188     1.848    rgb/temp_s
    SLICE_X3Y86          FDRE                                         r  rgb/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.872     2.037    rgb/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  rgb/flag_reg/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.070     1.589    rgb/flag_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sseg/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.600     1.519    sseg/clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  sseg/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  sseg/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.809    sseg/counter_reg_n_0_[7]
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  sseg/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.919    sseg/counter0_carry__0_n_5
    SLICE_X6Y87          FDRE                                         r  sseg/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.870     2.035    sseg/clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  sseg/counter_reg[7]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.134     1.653    sseg/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 sseg/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.601     1.520    sseg/clk_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  sseg/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  sseg/counter_reg[11]/Q
                         net (fo=2, routed)           0.126     1.810    sseg/counter_reg_n_0_[11]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  sseg/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.920    sseg/counter0_carry__1_n_5
    SLICE_X6Y88          FDRE                                         r  sseg/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.872     2.037    sseg/clk_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  sseg/counter_reg[11]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.134     1.654    sseg/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sseg/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.601     1.520    sseg/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  sseg/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  sseg/counter_reg[15]/Q
                         net (fo=2, routed)           0.127     1.811    sseg/counter_reg_n_0_[15]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  sseg/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.921    sseg/counter0_carry__2_n_5
    SLICE_X6Y89          FDRE                                         r  sseg/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.872     2.037    sseg/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  sseg/counter_reg[15]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.134     1.654    sseg/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sseg/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.599     1.518    sseg/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  sseg/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  sseg/counter_reg[3]/Q
                         net (fo=2, routed)           0.127     1.809    sseg/counter_reg_n_0_[3]
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  sseg/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.919    sseg/counter0_carry_n_5
    SLICE_X6Y86          FDRE                                         r  sseg/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.869     2.034    sseg/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  sseg/counter_reg[3]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.134     1.652    sseg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sseg/an_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/an_sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.599     1.518    sseg/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  sseg/an_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sseg/an_sel_reg[1]/Q
                         net (fo=25, routed)          0.192     1.851    sseg/an_sel[1]
    SLICE_X5Y86          LUT4 (Prop_lut4_I1_O)        0.042     1.893 r  sseg/an_sel[2]_i_1/O
                         net (fo=1, routed)           0.000     1.893    sseg/an_sel[2]_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  sseg/an_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.869     2.034    sseg/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  sseg/an_sel_reg[2]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.107     1.625    sseg/an_sel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y103   clk_200kHz/clk_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y103   clk_200kHz/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y102   clk_200kHz/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y104   clk_200kHz/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y102   clk_200kHz/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y102   clk_200kHz/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y102   clk_200kHz/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y102   clk_200kHz/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y104   clk_200kHz/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y103   clk_200kHz/clk_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y103   clk_200kHz/clk_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y103   clk_200kHz/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y103   clk_200kHz/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y102   clk_200kHz/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y102   clk_200kHz/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y104   clk_200kHz/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y104   clk_200kHz/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y102   clk_200kHz/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y102   clk_200kHz/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y103   clk_200kHz/clk_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y103   clk_200kHz/clk_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y103   clk_200kHz/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y103   clk_200kHz/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y102   clk_200kHz/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y102   clk_200kHz/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y104   clk_200kHz/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y104   clk_200kHz/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y102   clk_200kHz/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y102   clk_200kHz/counter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/tmp2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.233ns  (logic 2.773ns (33.683%)  route 5.460ns (66.317%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[0]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  temp_get/temp_data_reg_reg[0]/Q
                         net (fo=11, routed)          1.065     1.521    temp_get/temp_data_reg_reg_n_0_[0]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.645 r  temp_get/temp_data1__14_carry_i_2/O
                         net (fo=1, routed)           0.000     1.645    temp_get/temp_data1__14_carry_i_2_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.893 r  temp_get/temp_data1__14_carry/O[2]
                         net (fo=2, routed)           0.819     2.712    temp_get/temp_data1__14_carry_n_5
    SLICE_X3Y94          LUT3 (Prop_lut3_I2_O)        0.332     3.044 r  temp_get/temp_data1__50_carry_i_1/O
                         net (fo=2, routed)           0.841     3.885    temp_get/temp_data1__50_carry_i_1_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I3_O)        0.327     4.212 r  temp_get/temp_data1__50_carry_i_4/O
                         net (fo=1, routed)           0.000     4.212    temp_get/temp_data1__50_carry_i_4_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.613 r  temp_get/temp_data1__50_carry/CO[3]
                         net (fo=1, routed)           0.000     4.613    temp_get/temp_data1__50_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.947 r  temp_get/temp_data1__50_carry__0/O[1]
                         net (fo=8, routed)           0.948     5.895    temp_get/temp_data1[5]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.303     6.198 f  temp_get/tmp2[1]_i_3/O
                         net (fo=2, routed)           1.119     7.317    temp_get/tmp2[1]_i_3_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I4_O)        0.124     7.441 r  temp_get/tmp2[1]_i_1/O
                         net (fo=2, routed)           0.668     8.109    temp_get/D[1]
    SLICE_X2Y93          LUT6 (Prop_lut6_I4_O)        0.124     8.233 r  temp_get/tmp2[0]_i_1/O
                         net (fo=1, routed)           0.000     8.233    thermo/tmp2_reg[6]_0[0]
    SLICE_X2Y93          FDRE                                         r  thermo/tmp2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.002ns  (logic 4.448ns (55.591%)  route 3.554ns (44.409%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE                         0.000     0.000 r  temp_get/FSM_sequential_state_reg_reg[1]/C
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  temp_get/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=35, routed)          1.057     1.575    temp_get/state_reg__0[1]
    SLICE_X6Y99          LUT5 (Prop_lut5_I0_O)        0.152     1.727 f  temp_get/SDA_IOBUF_inst_i_2/O
                         net (fo=1, routed)           2.497     4.224    SDA_IOBUF_inst/T
    C15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.778     8.002 r  SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.002    SDA
    C15                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/tmp2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.793ns  (logic 2.649ns (33.994%)  route 5.144ns (66.006%))
  Logic Levels:           9  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[0]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  temp_get/temp_data_reg_reg[0]/Q
                         net (fo=11, routed)          1.065     1.521    temp_get/temp_data_reg_reg_n_0_[0]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.645 r  temp_get/temp_data1__14_carry_i_2/O
                         net (fo=1, routed)           0.000     1.645    temp_get/temp_data1__14_carry_i_2_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.893 r  temp_get/temp_data1__14_carry/O[2]
                         net (fo=2, routed)           0.819     2.712    temp_get/temp_data1__14_carry_n_5
    SLICE_X3Y94          LUT3 (Prop_lut3_I2_O)        0.332     3.044 r  temp_get/temp_data1__50_carry_i_1/O
                         net (fo=2, routed)           0.841     3.885    temp_get/temp_data1__50_carry_i_1_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I3_O)        0.327     4.212 r  temp_get/temp_data1__50_carry_i_4/O
                         net (fo=1, routed)           0.000     4.212    temp_get/temp_data1__50_carry_i_4_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.613 r  temp_get/temp_data1__50_carry/CO[3]
                         net (fo=1, routed)           0.000     4.613    temp_get/temp_data1__50_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.947 r  temp_get/temp_data1__50_carry__0/O[1]
                         net (fo=8, routed)           0.948     5.895    temp_get/temp_data1[5]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.303     6.198 f  temp_get/tmp2[1]_i_3/O
                         net (fo=2, routed)           1.119     7.317    temp_get/tmp2[1]_i_3_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I4_O)        0.124     7.441 r  temp_get/tmp2[1]_i_1/O
                         net (fo=2, routed)           0.352     7.793    thermo/tmp2_reg[6]_0[1]
    SLICE_X3Y93          FDRE                                         r  thermo/tmp2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/tmp2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.263ns  (logic 2.551ns (35.123%)  route 4.712ns (64.877%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[0]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  temp_get/temp_data_reg_reg[0]/Q
                         net (fo=11, routed)          1.065     1.521    temp_get/temp_data_reg_reg_n_0_[0]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.645 r  temp_get/temp_data1__14_carry_i_2/O
                         net (fo=1, routed)           0.000     1.645    temp_get/temp_data1__14_carry_i_2_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.893 r  temp_get/temp_data1__14_carry/O[2]
                         net (fo=2, routed)           0.819     2.712    temp_get/temp_data1__14_carry_n_5
    SLICE_X3Y94          LUT3 (Prop_lut3_I2_O)        0.332     3.044 r  temp_get/temp_data1__50_carry_i_1/O
                         net (fo=2, routed)           0.841     3.885    temp_get/temp_data1__50_carry_i_1_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I3_O)        0.327     4.212 r  temp_get/temp_data1__50_carry_i_4/O
                         net (fo=1, routed)           0.000     4.212    temp_get/temp_data1__50_carry_i_4_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.613 r  temp_get/temp_data1__50_carry/CO[3]
                         net (fo=1, routed)           0.000     4.613    temp_get/temp_data1__50_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.947 r  temp_get/temp_data1__50_carry__0/O[1]
                         net (fo=8, routed)           1.204     6.150    temp_get/temp_data1[5]
    SLICE_X3Y93          LUT5 (Prop_lut5_I4_O)        0.329     6.479 r  temp_get/tmp2[3]_i_1/O
                         net (fo=2, routed)           0.784     7.263    thermo/tmp2_reg[6]_0[3]
    SLICE_X3Y93          FDRE                                         r  thermo/tmp2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/sseg_out_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            sseg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.156ns  (logic 4.180ns (58.422%)  route 2.975ns (41.578%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          LDCE                         0.000     0.000 r  sseg/sseg_out_reg[5]/G
    SLICE_X2Y88          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  sseg/sseg_out_reg[5]/Q
                         net (fo=1, routed)           2.975     3.600    sseg_out_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.156 r  sseg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.156    sseg_out[5]
    R10                                                               r  sseg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 thermo/tmp_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sseg/sseg_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.995ns  (logic 1.381ns (19.741%)  route 5.614ns (80.259%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          LDCE                         0.000     0.000 r  thermo/tmp_reg[3]_LDC/G
    SLICE_X3Y90          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  thermo/tmp_reg[3]_LDC/Q
                         net (fo=1, routed)           0.813     1.574    thermo/tmp_reg[3]_LDC_n_0
    SLICE_X3Y91          LUT3 (Prop_lut3_I1_O)        0.124     1.698 r  thermo/d_temp[3]_i_1/O
                         net (fo=21, routed)          1.157     2.856    thermo/tmp_reg[6]_P_0[3]
    SLICE_X1Y88          LUT6 (Prop_lut6_I0_O)        0.124     2.980 f  thermo/sseg_out_reg[6]_i_9/O
                         net (fo=17, routed)          1.808     4.787    thermo/sseg_out_reg[6]_i_9_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I1_O)        0.124     4.911 f  thermo/sseg_out_reg[6]_i_14/O
                         net (fo=4, routed)           0.832     5.743    thermo/sseg_out_reg[6]_i_14_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.124     5.867 r  thermo/sseg_out_reg[5]_i_4/O
                         net (fo=1, routed)           0.483     6.350    thermo/sseg_out_reg[5]_i_4_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I3_O)        0.124     6.474 r  thermo/sseg_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.522     6.995    sseg/D[5]
    SLICE_X2Y88          LDCE                                         r  sseg/sseg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/sseg_out_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            sseg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.835ns  (logic 4.202ns (61.476%)  route 2.633ns (38.524%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          LDCE                         0.000     0.000 r  sseg/sseg_out_reg[6]/G
    SLICE_X2Y86          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  sseg/sseg_out_reg[6]/Q
                         net (fo=1, routed)           2.633     3.258    sseg_out_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     6.835 r  sseg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.835    sseg_out[6]
    T10                                                               r  sseg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 thermo/tmp_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sseg/sseg_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.825ns  (logic 1.381ns (20.234%)  route 5.444ns (79.766%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          LDCE                         0.000     0.000 r  thermo/tmp_reg[3]_LDC/G
    SLICE_X3Y90          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  thermo/tmp_reg[3]_LDC/Q
                         net (fo=1, routed)           0.813     1.574    thermo/tmp_reg[3]_LDC_n_0
    SLICE_X3Y91          LUT3 (Prop_lut3_I1_O)        0.124     1.698 r  thermo/d_temp[3]_i_1/O
                         net (fo=21, routed)          1.157     2.856    thermo/tmp_reg[6]_P_0[3]
    SLICE_X1Y88          LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  thermo/sseg_out_reg[6]_i_9/O
                         net (fo=17, routed)          1.601     4.580    thermo/sseg_out_reg[6]_i_9_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I2_O)        0.124     4.704 r  thermo/sseg_out_reg[3]_i_5/O
                         net (fo=1, routed)           1.028     5.732    thermo/sseg_out_reg[3]_i_5_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I0_O)        0.124     5.856 f  thermo/sseg_out_reg[3]_i_2/O
                         net (fo=1, routed)           0.655     6.511    thermo/sseg_out_reg[3]_i_2_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I1_O)        0.124     6.635 r  thermo/sseg_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.190     6.825    sseg/D[3]
    SLICE_X2Y88          LDCE                                         r  sseg/sseg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 thermo/tmp_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sseg/sseg_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.802ns  (logic 1.381ns (20.304%)  route 5.421ns (79.696%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          LDCE                         0.000     0.000 r  thermo/tmp_reg[3]_LDC/G
    SLICE_X3Y90          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  thermo/tmp_reg[3]_LDC/Q
                         net (fo=1, routed)           0.813     1.574    thermo/tmp_reg[3]_LDC_n_0
    SLICE_X3Y91          LUT3 (Prop_lut3_I1_O)        0.124     1.698 r  thermo/d_temp[3]_i_1/O
                         net (fo=21, routed)          1.157     2.856    thermo/tmp_reg[6]_P_0[3]
    SLICE_X1Y88          LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  thermo/sseg_out_reg[6]_i_9/O
                         net (fo=17, routed)          1.808     4.787    thermo/sseg_out_reg[6]_i_9_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I1_O)        0.124     4.911 r  thermo/sseg_out_reg[6]_i_14/O
                         net (fo=4, routed)           1.146     6.057    thermo/sseg_out_reg[6]_i_14_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.124     6.181 r  thermo/sseg_out_reg[6]_i_5/O
                         net (fo=1, routed)           0.159     6.339    thermo/sseg_out_reg[6]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I2_O)        0.124     6.463 r  thermo/sseg_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.338     6.802    sseg/D[6]
    SLICE_X2Y86          LDCE                                         r  sseg/sseg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/sseg_out_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sseg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.706ns  (logic 4.186ns (62.414%)  route 2.521ns (37.586%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          LDCE                         0.000     0.000 r  sseg/sseg_out_reg[1]/G
    SLICE_X2Y87          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  sseg/sseg_out_reg[1]/Q
                         net (fo=1, routed)           2.521     3.146    sseg_out_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     6.706 r  sseg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.706    sseg_out[1]
    T11                                                               r  sseg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp_get/tLSB_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_get/temp_data_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.141ns (40.573%)  route 0.207ns (59.427%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE                         0.000     0.000 r  temp_get/tLSB_reg[7]/C
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp_get/tLSB_reg[7]/Q
                         net (fo=2, routed)           0.207     0.348    temp_get/p_0_in__0[0]
    SLICE_X5Y94          FDRE                                         r  temp_get/temp_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/tMSB_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_get/tMSB_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE                         0.000     0.000 r  temp_get/tMSB_reg[3]/C
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp_get/tMSB_reg[3]/Q
                         net (fo=2, routed)           0.168     0.309    temp_get/p_0_in__0[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  temp_get/tMSB[3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    temp_get/tMSB[3]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  temp_get/tMSB_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/tLSB_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_get/tLSB_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE                         0.000     0.000 r  temp_get/tLSB_reg[7]/C
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp_get/tLSB_reg[7]/Q
                         net (fo=2, routed)           0.168     0.309    temp_get/p_0_in__0[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  temp_get/tLSB[7]_i_1/O
                         net (fo=1, routed)           0.000     0.354    temp_get/tLSB[7]_i_1_n_0
    SLICE_X5Y96          FDRE                                         r  temp_get/tLSB_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/clk_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            temp_get/clk_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDCE                         0.000     0.000 r  temp_get/clk_reg_reg/C
    SLICE_X0Y110         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  temp_get/clk_reg_reg/Q
                         net (fo=2, routed)           0.187     0.328    temp_get/SCL_OBUF
    SLICE_X0Y110         LUT5 (Prop_lut5_I4_O)        0.045     0.373 r  temp_get/clk_reg_i_1/O
                         net (fo=1, routed)           0.000     0.373    temp_get/clk_reg_i_1_n_0
    SLICE_X0Y110         FDCE                                         r  temp_get/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/tMSB_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_get/temp_data_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.164ns (43.355%)  route 0.214ns (56.645%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE                         0.000     0.000 r  temp_get/tMSB_reg[5]/C
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  temp_get/tMSB_reg[5]/Q
                         net (fo=2, routed)           0.214     0.378    temp_get/p_0_in__0[6]
    SLICE_X5Y95          FDRE                                         r  temp_get/temp_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/tMSB_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_get/tMSB_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE                         0.000     0.000 r  temp_get/tMSB_reg[5]/C
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  temp_get/tMSB_reg[5]/Q
                         net (fo=2, routed)           0.175     0.339    temp_get/p_0_in__0[6]
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.045     0.384 r  temp_get/tMSB[5]_i_1/O
                         net (fo=1, routed)           0.000     0.384    temp_get/tMSB[5]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  temp_get/tMSB_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            temp_get/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.227ns (56.769%)  route 0.173ns (43.231%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDCE                         0.000     0.000 r  temp_get/counter_reg[1]/C
    SLICE_X0Y110         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  temp_get/counter_reg[1]/Q
                         net (fo=4, routed)           0.173     0.301    temp_get/counter[1]
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.099     0.400 r  temp_get/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.400    temp_get/counter[2]_i_1_n_0
    SLICE_X0Y110         FDCE                                         r  temp_get/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/tMSB_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_get/temp_data_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.141ns (35.237%)  route 0.259ns (64.763%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE                         0.000     0.000 r  temp_get/tMSB_reg[4]/C
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp_get/tMSB_reg[4]/Q
                         net (fo=2, routed)           0.259     0.400    temp_get/p_0_in__0[5]
    SLICE_X5Y95          FDRE                                         r  temp_get/temp_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            temp_get/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.230ns (57.233%)  route 0.172ns (42.767%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDCE                         0.000     0.000 r  temp_get/counter_reg[1]/C
    SLICE_X0Y110         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  temp_get/counter_reg[1]/Q
                         net (fo=4, routed)           0.172     0.300    temp_get/counter[1]
    SLICE_X0Y110         LUT4 (Prop_lut4_I1_O)        0.102     0.402 r  temp_get/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.402    temp_get/counter[1]_i_1_n_0
    SLICE_X0Y110         FDCE                                         r  temp_get/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            temp_get/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.231ns (57.197%)  route 0.173ns (42.803%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDCE                         0.000     0.000 r  temp_get/counter_reg[1]/C
    SLICE_X0Y110         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  temp_get/counter_reg[1]/Q
                         net (fo=4, routed)           0.173     0.301    temp_get/counter[1]
    SLICE_X0Y110         LUT4 (Prop_lut4_I1_O)        0.103     0.404 r  temp_get/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.404    temp_get/counter[3]_i_1_n_0
    SLICE_X0Y110         FDCE                                         r  temp_get/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.823ns  (logic 4.466ns (41.261%)  route 6.357ns (58.739%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.719     5.322    sseg/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.419     5.741 f  sseg/an_sel_reg[2]/Q
                         net (fo=25, routed)          1.492     7.232    sseg/an_sel[2]
    SLICE_X1Y89          LUT3 (Prop_lut3_I2_O)        0.327     7.559 r  sseg/an_out_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           4.866    12.425    an_out_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    16.144 r  an_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.144    an_out[6]
    K2                                                                r  an_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.934ns  (logic 4.507ns (50.450%)  route 4.427ns (49.550%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.719     5.322    sseg/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.419     5.741 f  sseg/an_sel_reg[2]/Q
                         net (fo=25, routed)          1.494     7.234    sseg/an_sel[2]
    SLICE_X1Y89          LUT3 (Prop_lut3_I0_O)        0.327     7.561 r  sseg/an_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.933    10.495    an_out_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761    14.256 r  an_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.256    an_out[7]
    U13                                                               r  an_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.183ns  (logic 4.154ns (50.768%)  route 4.029ns (49.232%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.719     5.322    sseg/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  sseg/an_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  sseg/an_sel_reg[1]/Q
                         net (fo=25, routed)          1.113     6.891    sseg/an_sel[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I1_O)        0.124     7.015 r  sseg/an_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.916     9.930    an_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.505 r  an_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.505    an_out[2]
    T9                                                                r  an_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.076ns  (logic 4.270ns (52.871%)  route 3.806ns (47.129%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.719     5.322    sseg/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  sseg/an_sel_reg[2]/Q
                         net (fo=25, routed)          1.494     7.234    sseg/an_sel[2]
    SLICE_X1Y89          LUT3 (Prop_lut3_I0_O)        0.299     7.533 r  sseg/an_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.313     9.846    an_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    13.398 r  an_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.398    an_out[3]
    J14                                                               r  an_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.845ns  (logic 4.254ns (54.217%)  route 3.592ns (45.783%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.719     5.322    sseg/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  sseg/an_sel_reg[2]/Q
                         net (fo=25, routed)          1.492     7.232    sseg/an_sel[2]
    SLICE_X1Y89          LUT3 (Prop_lut3_I0_O)        0.299     7.531 r  sseg/an_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.100     9.632    an_out_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    13.167 r  an_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.167    an_out[1]
    J18                                                               r  an_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.772ns  (logic 4.484ns (57.687%)  route 3.289ns (42.313%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.719     5.322    sseg/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  sseg/an_sel_reg[2]/Q
                         net (fo=25, routed)          1.167     6.907    sseg/an_sel[2]
    SLICE_X1Y87          LUT3 (Prop_lut3_I0_O)        0.327     7.234 r  sseg/an_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.122     9.356    an_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    13.094 r  an_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.094    an_out[0]
    J17                                                               r  an_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 4.366ns (56.461%)  route 3.367ns (43.539%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.719     5.322    sseg/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  sseg/an_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  sseg/an_sel_reg[1]/Q
                         net (fo=25, routed)          1.113     6.891    sseg/an_sel[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I1_O)        0.150     7.041 r  sseg/an_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.254     9.294    an_out_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.760    13.054 r  an_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.054    an_out[5]
    T14                                                               r  an_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.281ns  (logic 4.498ns (61.777%)  route 2.783ns (38.223%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.719     5.322    sseg/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.419     5.741 f  sseg/an_sel_reg[2]/Q
                         net (fo=25, routed)          0.913     6.653    sseg/an_sel[2]
    SLICE_X4Y86          LUT3 (Prop_lut3_I2_O)        0.327     6.980 r  sseg/an_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.870     8.851    an_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.752    12.603 r  an_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.603    an_out[4]
    P14                                                               r  an_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.625ns  (logic 3.990ns (60.229%)  route 2.635ns (39.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.720     5.323    rgb/clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  rgb/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  rgb/rgb_reg[0]/Q
                         net (fo=1, routed)           2.635     8.414    rgb_out_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         3.534    11.948 r  rgb_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.948    rgb_out[0]
    G14                                                               r  rgb_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.211ns  (logic 4.135ns (66.580%)  route 2.076ns (33.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.720     5.323    rgb/clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  rgb/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.419     5.742 r  rgb/rgb_reg[1]/Q
                         net (fo=1, routed)           2.076     7.817    rgb_out_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.716    11.534 r  rgb_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.534    rgb_out[1]
    R11                                                               r  rgb_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.227ns (41.272%)  route 0.323ns (58.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.599     1.518    sseg/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  sseg/an_sel_reg[2]/Q
                         net (fo=25, routed)          0.267     1.914    thermo/an_sel[2]
    SLICE_X3Y88          LUT6 (Prop_lut6_I3_O)        0.099     2.013 r  thermo/sseg_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.056     2.068    sseg/D[3]
    SLICE_X2Y88          LDCE                                         r  sseg/sseg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.227ns (38.821%)  route 0.358ns (61.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.599     1.518    sseg/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.128     1.646 f  sseg/an_sel_reg[2]/Q
                         net (fo=25, routed)          0.358     2.004    thermo/an_sel[2]
    SLICE_X2Y87          LUT6 (Prop_lut6_I1_O)        0.099     2.103 r  thermo/sseg_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.103    sseg/D[0]
    SLICE_X2Y87          LDCE                                         r  sseg/sseg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.227ns (38.558%)  route 0.362ns (61.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.599     1.518    sseg/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.128     1.646 f  sseg/an_sel_reg[2]/Q
                         net (fo=25, routed)          0.362     2.008    thermo/an_sel[2]
    SLICE_X2Y87          LUT6 (Prop_lut6_I1_O)        0.099     2.107 r  thermo/sseg_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.107    sseg/D[1]
    SLICE_X2Y87          LDCE                                         r  sseg/sseg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.231ns (38.615%)  route 0.367ns (61.385%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.599     1.518    sseg/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  sseg/an_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sseg/an_sel_reg[1]/Q
                         net (fo=25, routed)          0.132     1.792    sseg/an_sel[1]
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.045     1.837 r  sseg/sseg_out_reg[6]_i_3/O
                         net (fo=8, routed)           0.120     1.956    thermo/sseg_out_reg[0]_i_1_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.045     2.001 r  thermo/sseg_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.115     2.117    sseg/D[6]
    SLICE_X2Y86          LDCE                                         r  sseg/sseg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.610ns  (logic 0.186ns (30.502%)  route 0.424ns (69.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.599     1.518    sseg/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  sseg/an_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  sseg/an_sel_reg[1]/Q
                         net (fo=25, routed)          0.368     2.027    thermo/an_sel[1]
    SLICE_X3Y88          LUT6 (Prop_lut6_I4_O)        0.045     2.072 r  thermo/sseg_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.056     2.128    sseg/D[4]
    SLICE_X2Y88          LDCE                                         r  sseg/sseg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.778ns  (logic 0.231ns (29.685%)  route 0.547ns (70.315%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.600     1.519    sseg/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  sseg/an_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  sseg/an_sel_reg[0]/Q
                         net (fo=27, routed)          0.298     1.958    sseg/an_sel[0]
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.045     2.003 r  sseg/sseg_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.194     2.197    thermo/sseg_out_reg[2]
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.045     2.242 r  thermo/sseg_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.055     2.298    sseg/D[2]
    SLICE_X2Y88          LDCE                                         r  sseg/sseg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 0.272ns (26.586%)  route 0.751ns (73.414%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.599     1.518    sseg/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.128     1.646 f  sseg/an_sel_reg[2]/Q
                         net (fo=25, routed)          0.356     2.002    sseg/an_sel[2]
    SLICE_X4Y89          LUT6 (Prop_lut6_I2_O)        0.099     2.101 r  sseg/sseg_out_reg[5]_i_6/O
                         net (fo=1, routed)           0.222     2.324    thermo/sseg_out_reg[5]
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.045     2.369 r  thermo/sseg_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.173     2.541    sseg/D[5]
    SLICE_X2Y88          LDCE                                         r  sseg/sseg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.366ns (73.373%)  route 0.496ns (26.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.600     1.519    rgb/clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  rgb/rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  rgb/rgb_reg[2]/Q
                         net (fo=1, routed)           0.496     2.156    rgb_out_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.225     3.381 r  rgb_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.381    rgb_out[2]
    N16                                                               r  rgb_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.935ns  (logic 1.424ns (73.603%)  route 0.511ns (26.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.600     1.519    rgb/clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  rgb/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  rgb/rgb_reg[1]/Q
                         net (fo=1, routed)           0.511     2.158    rgb_out_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         1.296     3.454 r  rgb_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.454    rgb_out[1]
    R11                                                               r  rgb_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.502ns (73.634%)  route 0.538ns (26.366%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.599     1.518    sseg/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  sseg/an_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sseg/an_sel_reg[1]/Q
                         net (fo=25, routed)          0.132     1.792    sseg/an_sel[1]
    SLICE_X4Y86          LUT3 (Prop_lut3_I1_O)        0.048     1.840 r  sseg/an_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.245    an_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.313     3.558 r  an_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.558    an_out[4]
    P14                                                               r  an_out[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD2/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.525ns  (logic 1.478ns (41.912%)  route 2.048ns (58.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  Reset_IBUF_inst/O
                         net (fo=110, routed)         2.048     3.525    thermo/CD2/Reset_IBUF
    SLICE_X5Y99          FDCE                                         f  thermo/CD2/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604     5.027    thermo/CD2/clk_IBUF_BUFG
    SLICE_X5Y99          FDCE                                         r  thermo/CD2/count_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD2/count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.525ns  (logic 1.478ns (41.912%)  route 2.048ns (58.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  Reset_IBUF_inst/O
                         net (fo=110, routed)         2.048     3.525    thermo/CD2/Reset_IBUF
    SLICE_X5Y99          FDCE                                         f  thermo/CD2/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604     5.027    thermo/CD2/clk_IBUF_BUFG
    SLICE_X5Y99          FDCE                                         r  thermo/CD2/count_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD2/count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.525ns  (logic 1.478ns (41.912%)  route 2.048ns (58.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  Reset_IBUF_inst/O
                         net (fo=110, routed)         2.048     3.525    thermo/CD2/Reset_IBUF
    SLICE_X5Y99          FDCE                                         f  thermo/CD2/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604     5.027    thermo/CD2/clk_IBUF_BUFG
    SLICE_X5Y99          FDCE                                         r  thermo/CD2/count_reg[15]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD2/count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.525ns  (logic 1.478ns (41.912%)  route 2.048ns (58.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  Reset_IBUF_inst/O
                         net (fo=110, routed)         2.048     3.525    thermo/CD2/Reset_IBUF
    SLICE_X5Y99          FDCE                                         f  thermo/CD2/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604     5.027    thermo/CD2/clk_IBUF_BUFG
    SLICE_X5Y99          FDCE                                         r  thermo/CD2/count_reg[16]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD2/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.387ns  (logic 1.478ns (43.625%)  route 1.909ns (56.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  Reset_IBUF_inst/O
                         net (fo=110, routed)         1.909     3.387    thermo/CD2/Reset_IBUF
    SLICE_X5Y98          FDCE                                         f  thermo/CD2/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604     5.027    thermo/CD2/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  thermo/CD2/count_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD2/count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.387ns  (logic 1.478ns (43.625%)  route 1.909ns (56.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  Reset_IBUF_inst/O
                         net (fo=110, routed)         1.909     3.387    thermo/CD2/Reset_IBUF
    SLICE_X5Y98          FDCE                                         f  thermo/CD2/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604     5.027    thermo/CD2/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  thermo/CD2/count_reg[12]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD2/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.387ns  (logic 1.478ns (43.625%)  route 1.909ns (56.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  Reset_IBUF_inst/O
                         net (fo=110, routed)         1.909     3.387    thermo/CD2/Reset_IBUF
    SLICE_X5Y98          FDCE                                         f  thermo/CD2/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604     5.027    thermo/CD2/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  thermo/CD2/count_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD2/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.387ns  (logic 1.478ns (43.625%)  route 1.909ns (56.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  Reset_IBUF_inst/O
                         net (fo=110, routed)         1.909     3.387    thermo/CD2/Reset_IBUF
    SLICE_X5Y98          FDCE                                         f  thermo/CD2/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604     5.027    thermo/CD2/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  thermo/CD2/count_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD2/count_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.286ns  (logic 1.478ns (44.964%)  route 1.809ns (55.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  Reset_IBUF_inst/O
                         net (fo=110, routed)         1.809     3.286    thermo/CD2/Reset_IBUF
    SLICE_X5Y102         FDCE                                         f  thermo/CD2/count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.588     5.010    thermo/CD2/clk_IBUF_BUFG
    SLICE_X5Y102         FDCE                                         r  thermo/CD2/count_reg[27]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD2/count_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.286ns  (logic 1.478ns (44.964%)  route 1.809ns (55.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  Reset_IBUF_inst/O
                         net (fo=110, routed)         1.809     3.286    thermo/CD2/Reset_IBUF
    SLICE_X5Y102         FDCE                                         f  thermo/CD2/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.588     5.010    thermo/CD2/clk_IBUF_BUFG
    SLICE_X5Y102         FDCE                                         r  thermo/CD2/count_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thermo/tmp2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb/t_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.202ns (40.632%)  route 0.295ns (59.368%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE                         0.000     0.000 r  thermo/tmp2_reg[5]/C
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.202     0.202 r  thermo/tmp2_reg[5]/Q
                         net (fo=19, routed)          0.295     0.497    rgb/Q[5]
    SLICE_X2Y85          FDRE                                         r  rgb/t_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.872     2.037    rgb/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  rgb/t_in_reg[5]/C

Slack:                    inf
  Source:                 thermo/tmp2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb/t_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.218ns (40.096%)  route 0.326ns (59.904%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE                         0.000     0.000 r  thermo/tmp2_reg[2]/C
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  thermo/tmp2_reg[2]/Q
                         net (fo=17, routed)          0.326     0.544    rgb/Q[2]
    SLICE_X0Y87          FDRE                                         r  rgb/t_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.873     2.038    rgb/clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  rgb/t_in_reg[2]/C

Slack:                    inf
  Source:                 thermo/tmp2_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb/t_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.218ns (37.452%)  route 0.364ns (62.548%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE                         0.000     0.000 r  thermo/tmp2_reg[6]/C
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  thermo/tmp2_reg[6]/Q
                         net (fo=19, routed)          0.364     0.582    rgb/Q[6]
    SLICE_X1Y87          FDRE                                         r  rgb/t_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.873     2.038    rgb/clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  rgb/t_in_reg[6]/C

Slack:                    inf
  Source:                 thermo/tmp_reg[4]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb/d_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.240ns (38.873%)  route 0.377ns (61.127%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE                         0.000     0.000 r  thermo/tmp_reg[4]_C/C
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  thermo/tmp_reg[4]_C/Q
                         net (fo=2, routed)           0.097     0.292    thermo/tmp_reg[4]_C_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.045     0.337 r  thermo/d_temp[4]_i_1/O
                         net (fo=11, routed)          0.281     0.617    rgb/tmp[4]
    SLICE_X1Y87          FDRE                                         r  rgb/d_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.873     2.038    rgb/clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  rgb/d_temp_reg[4]/C

Slack:                    inf
  Source:                 thermo/tmp_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb/d_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.240ns (38.810%)  route 0.378ns (61.190%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE                         0.000     0.000 r  thermo/tmp_reg[0]_C/C
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  thermo/tmp_reg[0]_C/Q
                         net (fo=5, routed)           0.179     0.374    thermo/tmp_reg[0]_C_n_0
    SLICE_X0Y90          LUT3 (Prop_lut3_I2_O)        0.045     0.419 r  thermo/d_temp[0]_i_1/O
                         net (fo=15, routed)          0.199     0.618    rgb/tmp[0]
    SLICE_X0Y88          FDRE                                         r  rgb/d_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.875     2.040    rgb/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  rgb/d_temp_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD1/count_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.245ns (38.996%)  route 0.384ns (61.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  Reset_IBUF_inst/O
                         net (fo=110, routed)         0.384     0.629    thermo/CD1/Reset_IBUF
    SLICE_X0Y101         FDCE                                         f  thermo/CD1/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.872     2.037    thermo/CD1/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  thermo/CD1/count_reg[26]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD1/count_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.245ns (38.996%)  route 0.384ns (61.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  Reset_IBUF_inst/O
                         net (fo=110, routed)         0.384     0.629    thermo/CD1/Reset_IBUF
    SLICE_X0Y101         FDCE                                         f  thermo/CD1/count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.872     2.037    thermo/CD1/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  thermo/CD1/count_reg[27]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD1/count_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.245ns (38.996%)  route 0.384ns (61.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  Reset_IBUF_inst/O
                         net (fo=110, routed)         0.384     0.629    thermo/CD1/Reset_IBUF
    SLICE_X0Y101         FDCE                                         f  thermo/CD1/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.872     2.037    thermo/CD1/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  thermo/CD1/count_reg[28]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD1/count_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.245ns (38.996%)  route 0.384ns (61.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  Reset_IBUF_inst/O
                         net (fo=110, routed)         0.384     0.629    thermo/CD1/Reset_IBUF
    SLICE_X0Y101         FDCE                                         f  thermo/CD1/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.872     2.037    thermo/CD1/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  thermo/CD1/count_reg[29]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD1/count_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.245ns (38.996%)  route 0.384ns (61.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  Reset_IBUF_inst/O
                         net (fo=110, routed)         0.384     0.629    thermo/CD1/Reset_IBUF
    SLICE_X0Y101         FDCE                                         f  thermo/CD1/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.872     2.037    thermo/CD1/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  thermo/CD1/count_reg[30]/C





