# 12-Week RTL Design Challenge (Verilog HDL)

This repository documents my **12-week structured RTL Design challenge** using **Verilog HDL**.

## Objectives
- Strengthen RTL fundamentals
- Write clean, synthesizable Verilog
- Develop self-checking testbenches
- Perform simulation using Icarus Verilog & GTKWave
- Perform synthesizing through Xilinx Vivado
- Build industry-ready GitHub portfolio

## Tools Used
- Verilog HDL
- Icarus Verilog (iverilog)
- GTKWave
- Xilinx Vivado
- Ubuntu Linux
- Vim Editor

## Weekly Breakdown
| Week | Topic |

| Week 1 | Basics of Combinational Logic |

## Author
**Pradeep**  
Aspiring VLSI / RTL Design Engineer
