\doxysection{srsran\+::downlink\+\_\+processor\+\_\+factory\+\_\+sw\+\_\+config Struct Reference}
\hypertarget{structsrsran_1_1downlink__processor__factory__sw__config}{}\label{structsrsran_1_1downlink__processor__factory__sw__config}\index{srsran::downlink\_processor\_factory\_sw\_config@{srsran::downlink\_processor\_factory\_sw\_config}}


Downlink processor software factory configuration.  




{\ttfamily \#include $<$upper\+\_\+phy\+\_\+factories.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
std\+::string \mbox{\hyperlink{structsrsran_1_1downlink__processor__factory__sw__config_a2526295a111828c6951dec4905a4a609}{ldpc\+\_\+encoder\+\_\+type}}
\begin{DoxyCompactList}\small\item\em LDPC encoder type. \end{DoxyCompactList}\item 
std\+::string \mbox{\hyperlink{structsrsran_1_1downlink__processor__factory__sw__config_ae9221dce67c8e57aff9f44de6dadc564}{crc\+\_\+calculator\+\_\+type}}
\begin{DoxyCompactList}\small\item\em CRC calculator type. \end{DoxyCompactList}\item 
variant$<$ \mbox{\hyperlink{structsrsran_1_1pdsch__processor__generic__configuration}{pdsch\+\_\+processor\+\_\+generic\+\_\+configuration}}, \mbox{\hyperlink{structsrsran_1_1pdsch__processor__concurrent__configuration}{pdsch\+\_\+processor\+\_\+concurrent\+\_\+configuration}}, \mbox{\hyperlink{structsrsran_1_1pdsch__processor__lite__configuration}{pdsch\+\_\+processor\+\_\+lite\+\_\+configuration}} $>$ \mbox{\hyperlink{structsrsran_1_1downlink__processor__factory__sw__config_acec50aab63db11604d0f7a444abb77e0}{pdsch\+\_\+processor}}
\begin{DoxyCompactList}\small\item\em PDSCH processor type. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1downlink__processor__factory__sw__config_ad350982325e7c3016fa52d0b1dcf9fb9}\label{structsrsran_1_1downlink__processor__factory__sw__config_ad350982325e7c3016fa52d0b1dcf9fb9} 
unsigned {\bfseries nof\+\_\+concurrent\+\_\+threads}
\begin{DoxyCompactList}\small\item\em Number of concurrent threads processing downlink transmissions. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Downlink processor software factory configuration. 

\begin{DoxyRemark}{Remarks}
Default values are empty strings which are invalid. 
\end{DoxyRemark}


\doxysubsection{Member Data Documentation}
\Hypertarget{structsrsran_1_1downlink__processor__factory__sw__config_ae9221dce67c8e57aff9f44de6dadc564}\label{structsrsran_1_1downlink__processor__factory__sw__config_ae9221dce67c8e57aff9f44de6dadc564} 
\index{srsran::downlink\_processor\_factory\_sw\_config@{srsran::downlink\_processor\_factory\_sw\_config}!crc\_calculator\_type@{crc\_calculator\_type}}
\index{crc\_calculator\_type@{crc\_calculator\_type}!srsran::downlink\_processor\_factory\_sw\_config@{srsran::downlink\_processor\_factory\_sw\_config}}
\doxysubsubsection{\texorpdfstring{crc\_calculator\_type}{crc\_calculator\_type}}
{\footnotesize\ttfamily std\+::string srsran\+::downlink\+\_\+processor\+\_\+factory\+\_\+sw\+\_\+config\+::crc\+\_\+calculator\+\_\+type}



CRC calculator type. 

Use of there options\+:
\begin{DoxyItemize}
\item {\ttfamily auto\+:} let the factory select the most efficient given the CPU architecture, or
\item {\ttfamily lut\+:} for using a look-\/up table CRC calculator, or
\item {\ttfamily clmul\+:} for using a look-\/up table CRC calculator (x86\+\_\+64 CPUs only). 
\end{DoxyItemize}\Hypertarget{structsrsran_1_1downlink__processor__factory__sw__config_a2526295a111828c6951dec4905a4a609}\label{structsrsran_1_1downlink__processor__factory__sw__config_a2526295a111828c6951dec4905a4a609} 
\index{srsran::downlink\_processor\_factory\_sw\_config@{srsran::downlink\_processor\_factory\_sw\_config}!ldpc\_encoder\_type@{ldpc\_encoder\_type}}
\index{ldpc\_encoder\_type@{ldpc\_encoder\_type}!srsran::downlink\_processor\_factory\_sw\_config@{srsran::downlink\_processor\_factory\_sw\_config}}
\doxysubsubsection{\texorpdfstring{ldpc\_encoder\_type}{ldpc\_encoder\_type}}
{\footnotesize\ttfamily std\+::string srsran\+::downlink\+\_\+processor\+\_\+factory\+\_\+sw\+\_\+config\+::ldpc\+\_\+encoder\+\_\+type}



LDPC encoder type. 

Use of there options\+:
\begin{DoxyItemize}
\item {\ttfamily auto\+:} let the factory select the most efficient given the CPU architecture, or
\item {\ttfamily generic\+:} for using unoptimized LDPC encoder, or
\item {\ttfamily avx2\+:} for using AVX2 optimized LDPC encoder (x86\+\_\+64 CPUs only), or
\item {\ttfamily neon\+:} for using NEON optimized LDPC encoder (ARM CPUs only). 
\end{DoxyItemize}\Hypertarget{structsrsran_1_1downlink__processor__factory__sw__config_acec50aab63db11604d0f7a444abb77e0}\label{structsrsran_1_1downlink__processor__factory__sw__config_acec50aab63db11604d0f7a444abb77e0} 
\index{srsran::downlink\_processor\_factory\_sw\_config@{srsran::downlink\_processor\_factory\_sw\_config}!pdsch\_processor@{pdsch\_processor}}
\index{pdsch\_processor@{pdsch\_processor}!srsran::downlink\_processor\_factory\_sw\_config@{srsran::downlink\_processor\_factory\_sw\_config}}
\doxysubsubsection{\texorpdfstring{pdsch\_processor}{pdsch\_processor}}
{\footnotesize\ttfamily variant$<$\mbox{\hyperlink{structsrsran_1_1pdsch__processor__generic__configuration}{pdsch\+\_\+processor\+\_\+generic\+\_\+configuration}}, \mbox{\hyperlink{structsrsran_1_1pdsch__processor__concurrent__configuration}{pdsch\+\_\+processor\+\_\+concurrent\+\_\+configuration}}, \mbox{\hyperlink{structsrsran_1_1pdsch__processor__lite__configuration}{pdsch\+\_\+processor\+\_\+lite\+\_\+configuration}}$>$ srsran\+::downlink\+\_\+processor\+\_\+factory\+\_\+sw\+\_\+config\+::pdsch\+\_\+processor}



PDSCH processor type. 

Use of there options\+:
\begin{DoxyItemize}
\item {\ttfamily generic\+:} for using unoptimized PDSCH processing, or
\item {\ttfamily concurrent\+:} for using a processor that processes code blocks in parallel, or
\item {\ttfamily lite\+:} for using a memory optimized processor. 
\end{DoxyItemize}

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/phy/upper/upper\+\_\+phy\+\_\+factories.\+h\end{DoxyCompactItemize}
