{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 19:46:39 2016 " "Info: Processing started: Tue Apr 12 19:46:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SincCounter_nbit -c SincCounter_nbit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SincCounter_nbit -c SincCounter_nbit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[0\] " "Info: Assuming node \"key\[0\]\" is an undefined clock" {  } { { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/SincCounter_nbit.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "key\[0\] register D_flip_flop:D0\|Q\[0\] register D_flip_flop:D0\|Q\[15\] 378.93 MHz 2.639 ns Internal " "Info: Clock \"key\[0\]\" has Internal fmax of 378.93 MHz between source register \"D_flip_flop:D0\|Q\[0\]\" and destination register \"D_flip_flop:D0\|Q\[15\]\" (period= 2.639 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.425 ns + Longest register register " "Info: + Longest register to register delay is 2.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D_flip_flop:D0\|Q\[0\] 1 REG LCFF_X64_Y7_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y7_N1; Fanout = 10; REG Node = 'D_flip_flop:D0\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_flip_flop:D0|Q[0] } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.414 ns) 0.920 ns D_flip_flop:D0\|Q\[1\]~16 2 COMB LCCOMB_X64_Y7_N2 2 " "Info: 2: + IC(0.506 ns) + CELL(0.414 ns) = 0.920 ns; Loc. = LCCOMB_X64_Y7_N2; Fanout = 2; COMB Node = 'D_flip_flop:D0\|Q\[1\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { D_flip_flop:D0|Q[0] D_flip_flop:D0|Q[1]~16 } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.991 ns D_flip_flop:D0\|Q\[2\]~18 3 COMB LCCOMB_X64_Y7_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.991 ns; Loc. = LCCOMB_X64_Y7_N4; Fanout = 2; COMB Node = 'D_flip_flop:D0\|Q\[2\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { D_flip_flop:D0|Q[1]~16 D_flip_flop:D0|Q[2]~18 } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.062 ns D_flip_flop:D0\|Q\[3\]~20 4 COMB LCCOMB_X64_Y7_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.062 ns; Loc. = LCCOMB_X64_Y7_N6; Fanout = 2; COMB Node = 'D_flip_flop:D0\|Q\[3\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { D_flip_flop:D0|Q[2]~18 D_flip_flop:D0|Q[3]~20 } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.133 ns D_flip_flop:D0\|Q\[4\]~22 5 COMB LCCOMB_X64_Y7_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.133 ns; Loc. = LCCOMB_X64_Y7_N8; Fanout = 2; COMB Node = 'D_flip_flop:D0\|Q\[4\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { D_flip_flop:D0|Q[3]~20 D_flip_flop:D0|Q[4]~22 } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.204 ns D_flip_flop:D0\|Q\[5\]~24 6 COMB LCCOMB_X64_Y7_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.204 ns; Loc. = LCCOMB_X64_Y7_N10; Fanout = 2; COMB Node = 'D_flip_flop:D0\|Q\[5\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { D_flip_flop:D0|Q[4]~22 D_flip_flop:D0|Q[5]~24 } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.275 ns D_flip_flop:D0\|Q\[6\]~26 7 COMB LCCOMB_X64_Y7_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.275 ns; Loc. = LCCOMB_X64_Y7_N12; Fanout = 2; COMB Node = 'D_flip_flop:D0\|Q\[6\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { D_flip_flop:D0|Q[5]~24 D_flip_flop:D0|Q[6]~26 } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.434 ns D_flip_flop:D0\|Q\[7\]~28 8 COMB LCCOMB_X64_Y7_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.434 ns; Loc. = LCCOMB_X64_Y7_N14; Fanout = 2; COMB Node = 'D_flip_flop:D0\|Q\[7\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { D_flip_flop:D0|Q[6]~26 D_flip_flop:D0|Q[7]~28 } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.505 ns D_flip_flop:D0\|Q\[8\]~30 9 COMB LCCOMB_X64_Y7_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X64_Y7_N16; Fanout = 2; COMB Node = 'D_flip_flop:D0\|Q\[8\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { D_flip_flop:D0|Q[7]~28 D_flip_flop:D0|Q[8]~30 } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.576 ns D_flip_flop:D0\|Q\[9\]~32 10 COMB LCCOMB_X64_Y7_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X64_Y7_N18; Fanout = 2; COMB Node = 'D_flip_flop:D0\|Q\[9\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { D_flip_flop:D0|Q[8]~30 D_flip_flop:D0|Q[9]~32 } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.647 ns D_flip_flop:D0\|Q\[10\]~34 11 COMB LCCOMB_X64_Y7_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LCCOMB_X64_Y7_N20; Fanout = 2; COMB Node = 'D_flip_flop:D0\|Q\[10\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { D_flip_flop:D0|Q[9]~32 D_flip_flop:D0|Q[10]~34 } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.718 ns D_flip_flop:D0\|Q\[11\]~36 12 COMB LCCOMB_X64_Y7_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X64_Y7_N22; Fanout = 2; COMB Node = 'D_flip_flop:D0\|Q\[11\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { D_flip_flop:D0|Q[10]~34 D_flip_flop:D0|Q[11]~36 } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.789 ns D_flip_flop:D0\|Q\[12\]~38 13 COMB LCCOMB_X64_Y7_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X64_Y7_N24; Fanout = 2; COMB Node = 'D_flip_flop:D0\|Q\[12\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { D_flip_flop:D0|Q[11]~36 D_flip_flop:D0|Q[12]~38 } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.860 ns D_flip_flop:D0\|Q\[13\]~40 14 COMB LCCOMB_X64_Y7_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X64_Y7_N26; Fanout = 2; COMB Node = 'D_flip_flop:D0\|Q\[13\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { D_flip_flop:D0|Q[12]~38 D_flip_flop:D0|Q[13]~40 } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.931 ns D_flip_flop:D0\|Q\[14\]~42 15 COMB LCCOMB_X64_Y7_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X64_Y7_N28; Fanout = 1; COMB Node = 'D_flip_flop:D0\|Q\[14\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { D_flip_flop:D0|Q[13]~40 D_flip_flop:D0|Q[14]~42 } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.341 ns D_flip_flop:D0\|Q\[15\]~43 16 COMB LCCOMB_X64_Y7_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.341 ns; Loc. = LCCOMB_X64_Y7_N30; Fanout = 1; COMB Node = 'D_flip_flop:D0\|Q\[15\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { D_flip_flop:D0|Q[14]~42 D_flip_flop:D0|Q[15]~43 } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.425 ns D_flip_flop:D0\|Q\[15\] 17 REG LCFF_X64_Y7_N31 8 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 2.425 ns; Loc. = LCFF_X64_Y7_N31; Fanout = 8; REG Node = 'D_flip_flop:D0\|Q\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { D_flip_flop:D0|Q[15]~43 D_flip_flop:D0|Q[15] } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.919 ns ( 79.13 % ) " "Info: Total cell delay = 1.919 ns ( 79.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.506 ns ( 20.87 % ) " "Info: Total interconnect delay = 0.506 ns ( 20.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { D_flip_flop:D0|Q[0] D_flip_flop:D0|Q[1]~16 D_flip_flop:D0|Q[2]~18 D_flip_flop:D0|Q[3]~20 D_flip_flop:D0|Q[4]~22 D_flip_flop:D0|Q[5]~24 D_flip_flop:D0|Q[6]~26 D_flip_flop:D0|Q[7]~28 D_flip_flop:D0|Q[8]~30 D_flip_flop:D0|Q[9]~32 D_flip_flop:D0|Q[10]~34 D_flip_flop:D0|Q[11]~36 D_flip_flop:D0|Q[12]~38 D_flip_flop:D0|Q[13]~40 D_flip_flop:D0|Q[14]~42 D_flip_flop:D0|Q[15]~43 D_flip_flop:D0|Q[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { D_flip_flop:D0|Q[0] {} D_flip_flop:D0|Q[1]~16 {} D_flip_flop:D0|Q[2]~18 {} D_flip_flop:D0|Q[3]~20 {} D_flip_flop:D0|Q[4]~22 {} D_flip_flop:D0|Q[5]~24 {} D_flip_flop:D0|Q[6]~26 {} D_flip_flop:D0|Q[7]~28 {} D_flip_flop:D0|Q[8]~30 {} D_flip_flop:D0|Q[9]~32 {} D_flip_flop:D0|Q[10]~34 {} D_flip_flop:D0|Q[11]~36 {} D_flip_flop:D0|Q[12]~38 {} D_flip_flop:D0|Q[13]~40 {} D_flip_flop:D0|Q[14]~42 {} D_flip_flop:D0|Q[15]~43 {} D_flip_flop:D0|Q[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[0\] destination 3.452 ns + Shortest register " "Info: + Shortest clock path from clock \"key\[0\]\" to destination register is 3.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'key\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/SincCounter_nbit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.537 ns) 3.452 ns D_flip_flop:D0\|Q\[15\] 2 REG LCFF_X64_Y7_N31 8 " "Info: 2: + IC(2.053 ns) + CELL(0.537 ns) = 3.452 ns; Loc. = LCFF_X64_Y7_N31; Fanout = 8; REG Node = 'D_flip_flop:D0\|Q\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { key[0] D_flip_flop:D0|Q[15] } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.53 % ) " "Info: Total cell delay = 1.399 ns ( 40.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.053 ns ( 59.47 % ) " "Info: Total interconnect delay = 2.053 ns ( 59.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { key[0] D_flip_flop:D0|Q[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { key[0] {} key[0]~combout {} D_flip_flop:D0|Q[15] {} } { 0.000ns 0.000ns 2.053ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[0\] source 3.452 ns - Longest register " "Info: - Longest clock path from clock \"key\[0\]\" to source register is 3.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'key\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/SincCounter_nbit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.537 ns) 3.452 ns D_flip_flop:D0\|Q\[0\] 2 REG LCFF_X64_Y7_N1 10 " "Info: 2: + IC(2.053 ns) + CELL(0.537 ns) = 3.452 ns; Loc. = LCFF_X64_Y7_N1; Fanout = 10; REG Node = 'D_flip_flop:D0\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { key[0] D_flip_flop:D0|Q[0] } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.53 % ) " "Info: Total cell delay = 1.399 ns ( 40.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.053 ns ( 59.47 % ) " "Info: Total interconnect delay = 2.053 ns ( 59.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { key[0] D_flip_flop:D0|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { key[0] {} key[0]~combout {} D_flip_flop:D0|Q[0] {} } { 0.000ns 0.000ns 2.053ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { key[0] D_flip_flop:D0|Q[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { key[0] {} key[0]~combout {} D_flip_flop:D0|Q[15] {} } { 0.000ns 0.000ns 2.053ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { key[0] D_flip_flop:D0|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { key[0] {} key[0]~combout {} D_flip_flop:D0|Q[0] {} } { 0.000ns 0.000ns 2.053ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { D_flip_flop:D0|Q[0] D_flip_flop:D0|Q[1]~16 D_flip_flop:D0|Q[2]~18 D_flip_flop:D0|Q[3]~20 D_flip_flop:D0|Q[4]~22 D_flip_flop:D0|Q[5]~24 D_flip_flop:D0|Q[6]~26 D_flip_flop:D0|Q[7]~28 D_flip_flop:D0|Q[8]~30 D_flip_flop:D0|Q[9]~32 D_flip_flop:D0|Q[10]~34 D_flip_flop:D0|Q[11]~36 D_flip_flop:D0|Q[12]~38 D_flip_flop:D0|Q[13]~40 D_flip_flop:D0|Q[14]~42 D_flip_flop:D0|Q[15]~43 D_flip_flop:D0|Q[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { D_flip_flop:D0|Q[0] {} D_flip_flop:D0|Q[1]~16 {} D_flip_flop:D0|Q[2]~18 {} D_flip_flop:D0|Q[3]~20 {} D_flip_flop:D0|Q[4]~22 {} D_flip_flop:D0|Q[5]~24 {} D_flip_flop:D0|Q[6]~26 {} D_flip_flop:D0|Q[7]~28 {} D_flip_flop:D0|Q[8]~30 {} D_flip_flop:D0|Q[9]~32 {} D_flip_flop:D0|Q[10]~34 {} D_flip_flop:D0|Q[11]~36 {} D_flip_flop:D0|Q[12]~38 {} D_flip_flop:D0|Q[13]~40 {} D_flip_flop:D0|Q[14]~42 {} D_flip_flop:D0|Q[15]~43 {} D_flip_flop:D0|Q[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { key[0] D_flip_flop:D0|Q[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { key[0] {} key[0]~combout {} D_flip_flop:D0|Q[15] {} } { 0.000ns 0.000ns 2.053ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { key[0] D_flip_flop:D0|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { key[0] {} key[0]~combout {} D_flip_flop:D0|Q[0] {} } { 0.000ns 0.000ns 2.053ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "D_flip_flop:D0\|Q\[12\] sw\[1\] key\[0\] -0.543 ns register " "Info: tsu for register \"D_flip_flop:D0\|Q\[12\]\" (data pin = \"sw\[1\]\", clock pin = \"key\[0\]\") is -0.543 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.945 ns + Longest pin register " "Info: + Longest pin to register delay is 2.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sw\[1\] 1 PIN PIN_N26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 16; PIN Node = 'sw\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } } { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/SincCounter_nbit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.660 ns) 2.945 ns D_flip_flop:D0\|Q\[12\] 2 REG LCFF_X64_Y7_N25 9 " "Info: 2: + IC(1.286 ns) + CELL(0.660 ns) = 2.945 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 9; REG Node = 'D_flip_flop:D0\|Q\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { sw[1] D_flip_flop:D0|Q[12] } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 56.33 % ) " "Info: Total cell delay = 1.659 ns ( 56.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.286 ns ( 43.67 % ) " "Info: Total interconnect delay = 1.286 ns ( 43.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.945 ns" { sw[1] D_flip_flop:D0|Q[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.945 ns" { sw[1] {} sw[1]~combout {} D_flip_flop:D0|Q[12] {} } { 0.000ns 0.000ns 1.286ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[0\] destination 3.452 ns - Shortest register " "Info: - Shortest clock path from clock \"key\[0\]\" to destination register is 3.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'key\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/SincCounter_nbit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.537 ns) 3.452 ns D_flip_flop:D0\|Q\[12\] 2 REG LCFF_X64_Y7_N25 9 " "Info: 2: + IC(2.053 ns) + CELL(0.537 ns) = 3.452 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 9; REG Node = 'D_flip_flop:D0\|Q\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { key[0] D_flip_flop:D0|Q[12] } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.53 % ) " "Info: Total cell delay = 1.399 ns ( 40.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.053 ns ( 59.47 % ) " "Info: Total interconnect delay = 2.053 ns ( 59.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { key[0] D_flip_flop:D0|Q[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { key[0] {} key[0]~combout {} D_flip_flop:D0|Q[12] {} } { 0.000ns 0.000ns 2.053ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.945 ns" { sw[1] D_flip_flop:D0|Q[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.945 ns" { sw[1] {} sw[1]~combout {} D_flip_flop:D0|Q[12] {} } { 0.000ns 0.000ns 1.286ns } { 0.000ns 0.999ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { key[0] D_flip_flop:D0|Q[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { key[0] {} key[0]~combout {} D_flip_flop:D0|Q[12] {} } { 0.000ns 0.000ns 2.053ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "key\[0\] hex0\[0\] D_flip_flop:D0\|Q\[3\] 10.630 ns register " "Info: tco from clock \"key\[0\]\" to destination pin \"hex0\[0\]\" through register \"D_flip_flop:D0\|Q\[3\]\" is 10.630 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[0\] source 3.452 ns + Longest register " "Info: + Longest clock path from clock \"key\[0\]\" to source register is 3.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'key\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/SincCounter_nbit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.537 ns) 3.452 ns D_flip_flop:D0\|Q\[3\] 2 REG LCFF_X64_Y7_N7 9 " "Info: 2: + IC(2.053 ns) + CELL(0.537 ns) = 3.452 ns; Loc. = LCFF_X64_Y7_N7; Fanout = 9; REG Node = 'D_flip_flop:D0\|Q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { key[0] D_flip_flop:D0|Q[3] } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.53 % ) " "Info: Total cell delay = 1.399 ns ( 40.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.053 ns ( 59.47 % ) " "Info: Total interconnect delay = 2.053 ns ( 59.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { key[0] D_flip_flop:D0|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { key[0] {} key[0]~combout {} D_flip_flop:D0|Q[3] {} } { 0.000ns 0.000ns 2.053ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.928 ns + Longest register pin " "Info: + Longest register to pin delay is 6.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D_flip_flop:D0\|Q\[3\] 1 REG LCFF_X64_Y7_N7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y7_N7; Fanout = 9; REG Node = 'D_flip_flop:D0\|Q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_flip_flop:D0|Q[3] } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.103 ns) + CELL(0.150 ns) 3.253 ns decoder_7seg:H0\|Mux0~0 2 COMB LCCOMB_X27_Y3_N12 1 " "Info: 2: + IC(3.103 ns) + CELL(0.150 ns) = 3.253 ns; Loc. = LCCOMB_X27_Y3_N12; Fanout = 1; COMB Node = 'decoder_7seg:H0\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.253 ns" { D_flip_flop:D0|Q[3] decoder_7seg:H0|Mux0~0 } "NODE_NAME" } } { "decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/decoder_7seg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(2.798 ns) 6.928 ns hex0\[0\] 3 PIN PIN_AF10 0 " "Info: 3: + IC(0.877 ns) + CELL(2.798 ns) = 6.928 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'hex0\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { decoder_7seg:H0|Mux0~0 hex0[0] } "NODE_NAME" } } { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/SincCounter_nbit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.948 ns ( 42.55 % ) " "Info: Total cell delay = 2.948 ns ( 42.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.980 ns ( 57.45 % ) " "Info: Total interconnect delay = 3.980 ns ( 57.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.928 ns" { D_flip_flop:D0|Q[3] decoder_7seg:H0|Mux0~0 hex0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.928 ns" { D_flip_flop:D0|Q[3] {} decoder_7seg:H0|Mux0~0 {} hex0[0] {} } { 0.000ns 3.103ns 0.877ns } { 0.000ns 0.150ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { key[0] D_flip_flop:D0|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { key[0] {} key[0]~combout {} D_flip_flop:D0|Q[3] {} } { 0.000ns 0.000ns 2.053ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.928 ns" { D_flip_flop:D0|Q[3] decoder_7seg:H0|Mux0~0 hex0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.928 ns" { D_flip_flop:D0|Q[3] {} decoder_7seg:H0|Mux0~0 {} hex0[0] {} } { 0.000ns 3.103ns 0.877ns } { 0.000ns 0.150ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "D_flip_flop:D0\|Q\[0\] sw\[1\] key\[0\] 1.184 ns register " "Info: th for register \"D_flip_flop:D0\|Q\[0\]\" (data pin = \"sw\[1\]\", clock pin = \"key\[0\]\") is 1.184 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[0\] destination 3.452 ns + Longest register " "Info: + Longest clock path from clock \"key\[0\]\" to destination register is 3.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'key\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/SincCounter_nbit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.537 ns) 3.452 ns D_flip_flop:D0\|Q\[0\] 2 REG LCFF_X64_Y7_N1 10 " "Info: 2: + IC(2.053 ns) + CELL(0.537 ns) = 3.452 ns; Loc. = LCFF_X64_Y7_N1; Fanout = 10; REG Node = 'D_flip_flop:D0\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { key[0] D_flip_flop:D0|Q[0] } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.53 % ) " "Info: Total cell delay = 1.399 ns ( 40.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.053 ns ( 59.47 % ) " "Info: Total interconnect delay = 2.053 ns ( 59.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { key[0] D_flip_flop:D0|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { key[0] {} key[0]~combout {} D_flip_flop:D0|Q[0] {} } { 0.000ns 0.000ns 2.053ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.534 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sw\[1\] 1 PIN PIN_N26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 16; PIN Node = 'sw\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } } { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/SincCounter_nbit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.150 ns) 2.450 ns D_flip_flop:D0\|Q\[0\]~45 2 COMB LCCOMB_X64_Y7_N0 1 " "Info: 2: + IC(1.301 ns) + CELL(0.150 ns) = 2.450 ns; Loc. = LCCOMB_X64_Y7_N0; Fanout = 1; COMB Node = 'D_flip_flop:D0\|Q\[0\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { sw[1] D_flip_flop:D0|Q[0]~45 } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.534 ns D_flip_flop:D0\|Q\[0\] 3 REG LCFF_X64_Y7_N1 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.534 ns; Loc. = LCFF_X64_Y7_N1; Fanout = 10; REG Node = 'D_flip_flop:D0\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { D_flip_flop:D0|Q[0]~45 D_flip_flop:D0|Q[0] } "NODE_NAME" } } { "D_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit - vrsB/D_flip_flop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 48.66 % ) " "Info: Total cell delay = 1.233 ns ( 48.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.301 ns ( 51.34 % ) " "Info: Total interconnect delay = 1.301 ns ( 51.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.534 ns" { sw[1] D_flip_flop:D0|Q[0]~45 D_flip_flop:D0|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.534 ns" { sw[1] {} sw[1]~combout {} D_flip_flop:D0|Q[0]~45 {} D_flip_flop:D0|Q[0] {} } { 0.000ns 0.000ns 1.301ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { key[0] D_flip_flop:D0|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { key[0] {} key[0]~combout {} D_flip_flop:D0|Q[0] {} } { 0.000ns 0.000ns 2.053ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.534 ns" { sw[1] D_flip_flop:D0|Q[0]~45 D_flip_flop:D0|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.534 ns" { sw[1] {} sw[1]~combout {} D_flip_flop:D0|Q[0]~45 {} D_flip_flop:D0|Q[0] {} } { 0.000ns 0.000ns 1.301ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 12 19:46:40 2016 " "Info: Processing ended: Tue Apr 12 19:46:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
