#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jul  2 12:33:20 2025
# Process ID: 16556
# Current directory: C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.runs/synth_5
# Command line: vivado.exe -log axi_stream.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_stream.tcl
# Log file: C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.runs/synth_5/axi_stream.vds
# Journal file: C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.runs/synth_5\vivado.jou
#-----------------------------------------------------------
source axi_stream.tcl -notrace
Command: synth_design -top axi_stream -part xc7a100tcsg324-3 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27400 
WARNING: [Synth 8-6901] identifier 'rd_data' is used before its declaration [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.srcs/sources_1/new/AXI_SLAVE.v:35]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 997.016 ; gain = 239.945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_stream' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.srcs/sources_1/new/AXI_TOP.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_master' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.srcs/sources_1/new/AXI_MASTER.v:1]
	Parameter IDLE bound to: 2'b00 
	Parameter TRANSFER bound to: 2'b01 
	Parameter mode0 bound to: 2'b00 
	Parameter mode1 bound to: 2'b01 
	Parameter mode2 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.srcs/sources_1/new/AXI_MASTER.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.srcs/sources_1/new/AXI_MASTER.v:33]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_master' (1#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.srcs/sources_1/new/AXI_MASTER.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_slave' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.srcs/sources_1/new/AXI_SLAVE.v:22]
	Parameter IDLE bound to: 2'b00 
	Parameter TRANSFER bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.srcs/sources_1/new/AXI_SLAVE.v:48]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_slave' (2#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.srcs/sources_1/new/AXI_SLAVE.v:22]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream' (3#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.srcs/sources_1/new/AXI_TOP.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1043.836 ; gain = 286.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1043.836 ; gain = 286.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1043.836 ; gain = 286.766
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1043.836 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.srcs/constrs_1/new/synth_5.xdc]
WARNING: [Vivado 12-663] port, pin or net 'a' not found. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.srcs/constrs_1/new/synth_5.xdc:1]
Finished Parsing XDC File [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.srcs/constrs_1/new/synth_5.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.srcs/constrs_1/new/synth_5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_stream_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_stream_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1159.527 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1159.527 ; gain = 402.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1159.527 ; gain = 402.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1159.527 ; gain = 402.457
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_stream_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_stream_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
                TRANSFER |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_stream_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
                TRANSFER |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_stream_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1159.527 ; gain = 402.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_stream_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_stream_slave 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst0/tstrb_reg[0]' (FDE) to 'inst0/tstrb_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst0/tstrb_reg[1]' (FDE) to 'inst0/tstrb_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst0/tstrb_reg[2]' (FDE) to 'inst0/tstrb_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst0/tkeep_reg[0]' (FDE) to 'inst0/tkeep_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst0/\tkeep_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst0/tkeep_reg[2]' (FDE) to 'inst0/tkeep_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst0/\tkeep_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1159.527 ; gain = 402.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1159.527 ; gain = 402.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1167.391 ; gain = 410.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst1/\rd_data_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst1/\rd_data_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst1/\rd_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst1/\rd_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst1/\rd_data_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst1/\rd_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst1/\rd_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst1/\rd_data_reg[15] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1168.199 ; gain = 411.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1174.961 ; gain = 417.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1174.961 ; gain = 417.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1174.961 ; gain = 417.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     7|
|4     |LUT2   |    26|
|5     |LUT3   |     3|
|6     |LUT4   |     6|
|7     |LUT5   |    32|
|8     |FDRE   |    94|
|9     |IBUF   |    37|
|10    |OBUF   |    75|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   289|
|2     |  inst0  |axi_stream_master |   122|
|3     |  inst1  |axi_stream_slave  |    54|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1174.961 ; gain = 417.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1174.961 ; gain = 302.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1174.961 ; gain = 417.891
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1186.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1186.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1186.996 ; gain = 735.340
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1186.996 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.runs/synth_5/axi_stream.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_stream_utilization_synth.rpt -pb axi_stream_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  2 12:33:53 2025...
