C:/Users/user/Desktop/JPEG/verilog/sti_rle2.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/sti_rle2.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sti_rle2

Top level modules:
	sti_rle2

} {} {}} C:/Users/user/Desktop/JPEG/verilog/ZigZag.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/ZigZag.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module ZigZag

Top level modules:
	ZigZag

} {} {}} C:/Users/user/Desktop/JPEG/verilog/Quantization_re.v {2 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/Quantization_re.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Quantization_re
** Warning: C:/Users/user/Desktop/JPEG/verilog/Quantization_re.v(118): (vlog-2256) Event expressions should result in a singular type.

-- Compiling module round

Top level modules:
	Quantization_re

} {} {}} C:/Users/user/Desktop/JPEG/verilog/RLE2.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/RLE2.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module RLE2

Top level modules:
	RLE2

} {} {}} C:/Users/user/Desktop/JPEG/verilog/SRAM32768x80.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/SRAM32768x80.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module SRAM32768x80
-- Compiling module spsram_hd_32768x80m16
-- Compiling module SRAM2

Top level modules:
	SRAM32768x80

} {} {}} C:/Users/user/Desktop/JPEG/verilog/D_ff_6b.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/D_ff_6b.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module D_ff_6b

Top level modules:
	D_ff_6b

} {} {}} C:/Users/user/Desktop/JPEG/verilog/ZigZag_TP.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/ZigZag_TP.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module ZigZag_TP

Top level modules:
	ZigZag_TP

} {} {}} C:/Users/user/Desktop/JPEG/verilog/De_Quantization.v {2 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/De_Quantization.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module De_Quantization
** Warning: C:/Users/user/Desktop/JPEG/verilog/De_Quantization.v(49): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/user/Desktop/JPEG/verilog/De_Quantization.v(50): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/user/Desktop/JPEG/verilog/De_Quantization.v(51): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/user/Desktop/JPEG/verilog/De_Quantization.v(52): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/user/Desktop/JPEG/verilog/De_Quantization.v(53): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/user/Desktop/JPEG/verilog/De_Quantization.v(54): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/user/Desktop/JPEG/verilog/De_Quantization.v(55): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/user/Desktop/JPEG/verilog/De_Quantization.v(56): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/user/Desktop/JPEG/verilog/De_Quantization.v(118): (vlog-2256) Event expressions should result in a singular type.

-- Compiling module round

Top level modules:
	De_Quantization

} {} {}} C:/Users/user/Desktop/JPEG/verilog/SRAM32768x64.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/SRAM32768x64.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module SRAM32768x64
-- Compiling module spsram_hd_32768x64m16
-- Compiling module SRAM

Top level modules:
	SRAM32768x64

} {} {}} C:/Users/user/Desktop/JPEG/verilog/RLE_top2.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/RLE_top2.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module RLE_top2

Top level modules:
	RLE_top2

} {} {}} C:/Users/user/Desktop/JPEG/verilog/Quantization.v {2 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/Quantization.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Quantization
** Warning: C:/Users/user/Desktop/JPEG/verilog/Quantization.v(118): (vlog-2256) Event expressions should result in a singular type.

-- Compiling module round

Top level modules:
	Quantization

} {} {}} C:/Users/user/Desktop/JPEG/verilog/RLE_top3.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/RLE_top3.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module RLE_top3

Top level modules:
	RLE_top3

} {} {}} C:/Users/user/Desktop/JPEG/verilog/sti.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/sti.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sti

Top level modules:
	sti

} {} {}} C:/Users/user/Desktop/JPEG/verilog/D_ff_64b.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/D_ff_64b.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module D_ff_64b

Top level modules:
	D_ff_64b

} {} {}} C:/Users/user/Desktop/JPEG/verilog/DCT_first.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/DCT_first.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module DCT_first
-- Compiling module round1

Top level modules:
	DCT_first

} {} {}} C:/Users/user/Desktop/JPEG/verilog/IDCT_first.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/IDCT_first.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module IDCT_first
-- Compiling module round1

Top level modules:
	IDCT_first

} {} {}} C:/Users/user/Desktop/JPEG/verilog/RLE.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/RLE.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module RLE

Top level modules:
	RLE

} {} {}} C:/Users/user/Desktop/JPEG/verilog/TPmem1.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/TPmem1.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module TPmem1

Top level modules:
	TPmem1

} {} {}} C:/Users/user/Desktop/JPEG/verilog/sti_version.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/sti_version.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sti_version

Top level modules:
	sti_version

} {} {}} C:/Users/user/Desktop/JPEG/verilog/SRAM16384x112.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/SRAM16384x112.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module SRAM16384x112
-- Compiling module spsram_hd_32768x80m16
-- Compiling module SRAM2

Top level modules:
	SRAM16384x112

} {} {}} C:/Users/user/Desktop/JPEG/verilog/RLE_top.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/RLE_top.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module RLE_top

Top level modules:
	RLE_top

} {} {}} C:/Users/user/Desktop/JPEG/verilog/TPmem2.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/TPmem2.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module TPmem2

Top level modules:
	TPmem2

} {} {}} C:/Users/user/Desktop/JPEG/verilog/Decoding.v {0 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/Decoding.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Decoding
** Error: C:/Users/user/Desktop/JPEG/verilog/Decoding.v(35): (vlog-2730) Undefined variable: 'terminate'.

** Error: C:/Users/user/Desktop/JPEG/verilog/Decoding.v(38): (vlog-2730) Undefined variable: 'index1'.

** Error: C:/Users/user/Desktop/JPEG/verilog/Decoding.v(39): near "a": syntax error, unexpected IDENTIFIER, expecting ';'
** Error: C:/Users/user/Desktop/JPEG/verilog/Decoding.v(45): (vlog-2730) Undefined variable: 'index2'.

** Error: C:/Users/user/Desktop/JPEG/verilog/Decoding.v(47): (vlog-2730) Undefined variable: 'a'.

** Error: C:/Users/user/Desktop/JPEG/verilog/Decoding.v(66): near "endmodule": syntax error, unexpected endmodule

} {4.0 5.0 6.0 7.0 8.0 10.0 11.0 12.0 13.0 14.0} {}} C:/Users/user/Desktop/JPEG/verilog/DCT_second.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/DCT_second.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module DCT_second
-- Compiling module round2

Top level modules:
	DCT_second

} {} {}} C:/Users/user/Desktop/JPEG/verilog/sti_test.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/sti_test.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sti_test

Top level modules:
	sti_test

} {} {}} C:/Users/user/Desktop/JPEG/verilog/sti_project2.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/sti_project2.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sti_project2

Top level modules:
	sti_project2

} {} {}} C:/Users/user/Desktop/JPEG/verilog/sti_quant.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/sti_quant.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sti_quant

Top level modules:
	sti_quant

} {} {}} C:/Users/user/Desktop/JPEG/verilog/test.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/test.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module test

Top level modules:
	test

} {} {}} C:/Users/user/Desktop/JPEG/verilog/sti_zig.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/sti_zig.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sti_zig

Top level modules:
	sti_zig

} {} {}} C:/Users/user/Desktop/JPEG/verilog/top_memory_test.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/top_memory_test.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module top_memory_test
-- Compiling module counter
-- Compiling module counter2
-- Compiling module counter3
-- Compiling module TPcontrol

Top level modules:
	top_memory_test

} {} {}} C:/Users/user/Desktop/JPEG/verilog/RLE_88.v {1 {vlog -work work C:/Users/user/Desktop/JPEG/verilog/RLE_88.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module RLE_88

Top level modules:
	RLE_88

} {} {}}
