Good catch â€” this is **NOT** a UVM problem.
This is a **SystemVerilog / XSim rule issue**.

Your code is *conceptually correct*, but **XSim is strict about declaration order**.

---

## âŒ Why you are getting this syntax error

```
ERROR: syntax error near ';'
```

### Root cause (VERY IMPORTANT)

In **XSim**, **all variable declarations inside a function must come BEFORE any executable statements**.

Your `build_phase()` currently does this:

```systemverilog
super.build_phase(phase);          // executable
env = my_env::type_id::create(...);// executable
uvm_config_db::set(...);           // executable

uvm_factory factory;               // âŒ declaration AFTER statements
```

ğŸ‘‰ **Illegal in XSim**

(Some simulators allow mixed declarations; **XSim does NOT**.)

---

## âœ… Correct Fix (XSim-safe, industry-safe)

### Move the declaration to the TOP of the function

```systemverilog
function void build_phase(uvm_phase phase);

  // âœ… ALL declarations first
  uvm_factory factory;

  // -------------------------
  super.build_phase(phase);

  env = my_env::type_id::create("env", this);

  uvm_config_db#(test_mode_e)::set(
    env.vseqr, "", "mode", SANITY
  );
  `uvm_info("CFG_SET", "Mode set in Config DB", UVM_NONE)

  // âœ… Day-34 factory usage
  factory = uvm_factory::get();

  factory.set_type_override_by_type(
    sanity_traffic_seq::get_type(),
    error_traffic_seq::get_type()
  );

  `uvm_info("FACTORY", "SANITY replaced with ERROR traffic", UVM_LOW)

endfunction
```

---

## ğŸ§  LOCK THIS RULE (VERY IMPORTANT)

> **XSim rule:**
> â Declarations must come before statements inside a function â

This applies to:

* `uvm_factory`
* `int`
* `bit`
* class handles
* ANY variable

---

## âœ… What should happen now

Even though you set:

```systemverilog
mode = SANITY
```

You should see:

```
[LAYERED_VSEQ] Policy: SANITY
[ERROR_SEQ] Error traffic running
```

âœ” Factory override working
âœ” Day-34 validated
âœ” Tool-portable
âœ” Interview-correct

---

## ğŸ”’ Day-34 Status

âœ… **UVM Factory**

* Type override âœ”
* Test reuse âœ”
* No env modification âœ”

---

## ğŸ”œ Next (DO NOT JUMP)

ğŸ“… **Day-35: Scoreboard Architecture**

* Analysis ports
* Analysis FIFOs
* Phase-aligned sampling (as promised)

ğŸ‘‰ Re-run
ğŸ‘‰ Paste **only the first ~15 lines** showing `[ERROR_SEQ]`
Then we move forward.
