// Seed: 3446223386
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  assign id_2 = {1'b0, 1};
  logic
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21;
  logic id_22 = 1;
  logic id_23;
  assign id_23 = 1;
  type_29(
      1, id_9, 1'b0, 1
  );
  assign id_22 = id_12;
  logic id_24 = id_11;
  logic id_25 = (1'b0);
endmodule
