Warning: Unsupported TensorFlow Lite semantics for QUANTIZE 'tfl.quantize'. Placing on CPU instead
 - Input(s), Output and Weight tensors must have quantization parameters
   Op has tensors with missing quantization parameters: serving_default_x:0
Warning: Unsupported TensorFlow Lite semantics for DEQUANTIZE 'PartitionedCall:0'. Placing on CPU instead
 - Input(s), Output and Weight tensors must have quantization parameters
   Op has tensors with missing quantization parameters: PartitionedCall:0
Warning: Quantize operation is unknown or unsupported, placing on CPU

Network summary for yolov5_fruitdetect_17ms
Accelerator configuration               Ethos_U65_256
System configuration                 internal-default
Memory mode                          internal-default
Accelerator clock                                1000 MHz
Design peak SRAM bandwidth                      16.00 GB/s
Design peak DRAM bandwidth                       3.75 GB/s

Total SRAM used                                384.00 KiB
Total DRAM used                               7233.61 KiB

CPU operators = 2 (0.8%)
NPU operators = 262 (99.2%)

Average SRAM bandwidth                           2.37 GB/s
Input   SRAM bandwidth                          21.88 MB/batch
Weight  SRAM bandwidth                          20.99 MB/batch
Output  SRAM bandwidth                           0.00 MB/batch
Total   SRAM bandwidth                          42.96 MB/batch
Total   SRAM bandwidth            per input     42.96 MB/inference (batch size 1)

Average DRAM bandwidth                           1.86 GB/s
Input   DRAM bandwidth                          11.54 MB/batch
Weight  DRAM bandwidth                           6.21 MB/batch
Output  DRAM bandwidth                          16.07 MB/batch
Total   DRAM bandwidth                          33.84 MB/batch
Total   DRAM bandwidth            per input     33.84 MB/inference (batch size 1)

Neural network macs                        1274748416 MACs/batch
Network Tops/s                                   0.14 Tops/s

NPU cycles                                   14866672 cycles/batch
SRAM Access cycles                            2412744 cycles/batch
DRAM Access cycles                            8225314 cycles/batch
On-chip Flash Access cycles                         0 cycles/batch
Off-chip Flash Access cycles                        0 cycles/batch
Total cycles                                 18157872 cycles/batch

Batch Inference time                18.16 ms,   55.07 inferences/s (batch size 1)

