<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: Mips16InstrInfo.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('Mips16InstrInfo_8cpp_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Mips16InstrInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="Mips16InstrInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- Mips16InstrInfo.cpp - Mips16 Instruction Information --------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file contains the Mips16 implementation of the TargetInstrInfo class.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Mips16InstrInfo_8h.html">Mips16InstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MipsInstPrinter_8h.html">InstPrinter/MipsInstPrinter.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MipsMachineFunction_8h.html">MipsMachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MipsTargetMachine_8h.html">MipsTargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringRef_8h.html">llvm/ADT/StringRef.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterScavenging_8h.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCAsmInfo_8h.html">llvm/MC/MCAsmInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/Support/TargetRegistry.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &lt;cctype&gt;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="Mips16InstrInfo_8cpp.html#abbe63dcf7af2a90118156c7cf6a3d7d4">NeverUseSaveRestore</a>(</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="stringliteral">&quot;mips16-never-use-save-restore&quot;</span>,</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>),</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;For testing ability to adjust stack pointer &quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;           <span class="stringliteral">&quot;without save/restore instruction&quot;</span>),</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#afbf2e2e936b0dd32dd90eb2f00110336">   39</a></span>&#160;<a class="code" href="classllvm_1_1Mips16InstrInfo.html#afbf2e2e936b0dd32dd90eb2f00110336">Mips16InstrInfo::Mips16InstrInfo</a>(<a class="code" href="classllvm_1_1MipsTargetMachine.html">MipsTargetMachine</a> &amp;tm)</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  : <a class="code" href="classllvm_1_1MipsInstrInfo.html">MipsInstrInfo</a>(tm, Mips::Bimm16),</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    RI(*tm.getSubtargetImpl()) {}</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#ab98f3f88d1daf1f1ac89ee219192c2b1">   43</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsRegisterInfo.html">MipsRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1Mips16InstrInfo.html#ab98f3f88d1daf1f1ac89ee219192c2b1">Mips16InstrInfo::getRegisterInfo</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="keywordflow">return</span> RI;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;}</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/// isLoadFromStackSlot - If the specified machine instruction is a direct</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/// load from a stack slot, return the virtual or physical register number of</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/// the destination along with the FrameIndex of the loaded stack slot.  If</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/// not, return 0.  This predicate must return 0 if the instruction has</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/// any side effects other than loading from the stack slot.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a5fd4ae04b95c60c5c12aa6c5cecd2d7c">Mips16InstrInfo::</a></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a5fd4ae04b95c60c5c12aa6c5cecd2d7c">   53</a></span>&#160;<a class="code" href="classllvm_1_1Mips16InstrInfo.html#a5fd4ae04b95c60c5c12aa6c5cecd2d7c">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;}</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/// isStoreToStackSlot - If the specified machine instruction is a direct</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/// store to a stack slot, return the virtual or physical register number of</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/// the source reg along with the FrameIndex of the loaded stack slot.  If</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/// not, return 0.  This predicate must return 0 if the instruction has</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/// any side effects other than storing to the stack slot.</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#aa5cdbf83e904eee11681cce31d959616">Mips16InstrInfo::</a></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#aa5cdbf83e904eee11681cce31d959616">   64</a></span>&#160;<a class="code" href="classllvm_1_1Mips16InstrInfo.html#aa5cdbf83e904eee11681cce31d959616">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;}</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a57e80b5922095e9f141c4fbb3e59a4a4">   69</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a57e80b5922095e9f141c4fbb3e59a4a4">Mips16InstrInfo::copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                                  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                  <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                  <span class="keywordtype">bool</span> KillSrc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordflow">if</span> (Mips::CPU16RegsRegClass.contains(DestReg) &amp;&amp;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;      Mips::GPR32RegClass.contains(SrcReg))</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    Opc = Mips::MoveR3216;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::GPR32RegClass.contains(DestReg) &amp;&amp;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;           Mips::CPU16RegsRegClass.contains(SrcReg))</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    Opc = Mips::Move32R16;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((SrcReg == Mips::HI0) &amp;&amp;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;           (Mips::CPU16RegsRegClass.contains(DestReg)))</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    Opc = Mips::Mfhi16, SrcReg = 0;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((SrcReg == Mips::LO0) &amp;&amp;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;           (Mips::CPU16RegsRegClass.contains(DestReg)))</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    Opc = Mips::Mflo16, SrcReg = 0;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  assert(Opc &amp;&amp; <span class="stringliteral">&quot;Cannot copy registers&quot;</span>);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Opc));</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordflow">if</span> (DestReg)</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(DestReg, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordflow">if</span> (SrcReg)</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;}</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a1478db5d54fd1605dede48d6b6206c5a">Mips16InstrInfo::</a></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a1478db5d54fd1605dede48d6b6206c5a">  102</a></span>&#160;<a class="code" href="classllvm_1_1Mips16InstrInfo.html#a1478db5d54fd1605dede48d6b6206c5a">storeRegToStack</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FI,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                int64_t Offset)<span class="keyword"> const </span>{</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordflow">if</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) DL = I-&gt;getDebugLoc();</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = <a class="code" href="classllvm_1_1MipsInstrInfo.html#a04dd31b6fb4c2346427f702a02ba9776">GetMemOperand</a>(MBB, FI, <a class="code" href="classllvm_1_1MachineMemOperand.html#a120d548151541463831d22519eb9b82faed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordflow">if</span> (Mips::CPU16RegsRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    Opc = Mips::SwRxSpImmX16;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  assert(Opc &amp;&amp; <span class="stringliteral">&quot;Register class not handled!&quot;</span>);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Opc)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill)).</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      addFrameIndex(FI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Offset)</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a384beeba0ba566bd452979f538197559">addMemOperand</a>(MMO);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;}</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#abf19bb5577cca9b76acabe64eefe9222">Mips16InstrInfo::</a></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#abf19bb5577cca9b76acabe64eefe9222">  119</a></span>&#160;<a class="code" href="classllvm_1_1Mips16InstrInfo.html#abf19bb5577cca9b76acabe64eefe9222">loadRegFromStack</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                 <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, int64_t Offset)<span class="keyword"> const </span>{</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keywordflow">if</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) DL = I-&gt;getDebugLoc();</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = <a class="code" href="classllvm_1_1MipsInstrInfo.html#a04dd31b6fb4c2346427f702a02ba9776">GetMemOperand</a>(MBB, FI, <a class="code" href="classllvm_1_1MachineMemOperand.html#a120d548151541463831d22519eb9b82fa7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordflow">if</span> (Mips::CPU16RegsRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    Opc = Mips::LwRxSpImmX16;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  assert(Opc &amp;&amp; <span class="stringliteral">&quot;Register class not handled!&quot;</span>);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Opc), DestReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a626648c4c0b3a79d0128473f3b72b88d">addFrameIndex</a>(FI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Offset)</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a384beeba0ba566bd452979f538197559">addMemOperand</a>(MMO);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;}</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a2453204ab04466879672d8a314601b95">  134</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a2453204ab04466879672d8a314601b95">Mips16InstrInfo::expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">switch</span>(MI-&gt;getDesc().getOpcode()) {</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordflow">case</span> Mips::RetRA16:</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    ExpandRetRA16(MBB, MI, Mips::JrcRa16);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  }</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a537a9265c55392ab47d44954f27db538">erase</a>(MI);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;}</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/// GetOppositeBranchOpc - Return the inverse of the specified</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/// opcode, e.g. turning BEQ to BNE.</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a0c79bfb46d0ca38e981432d51e106a60">  150</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a0c79bfb46d0ca38e981432d51e106a60">Mips16InstrInfo::getOppositeBranchOpc</a>(<span class="keywordtype">unsigned</span> Opc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="keywordflow">default</span>:  <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Illegal opcode!&quot;</span>);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keywordflow">case</span> Mips::BeqzRxImmX16: <span class="keywordflow">return</span> Mips::BnezRxImmX16;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordflow">case</span> Mips::BnezRxImmX16: <span class="keywordflow">return</span> Mips::BeqzRxImmX16;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordflow">case</span> Mips::BeqzRxImm16: <span class="keywordflow">return</span> Mips::BnezRxImm16;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keywordflow">case</span> Mips::BnezRxImm16: <span class="keywordflow">return</span> Mips::BeqzRxImm16;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordflow">case</span> Mips::BteqzT8CmpX16: <span class="keywordflow">return</span> Mips::BtnezT8CmpX16;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordflow">case</span> Mips::BteqzT8SltX16: <span class="keywordflow">return</span> Mips::BtnezT8SltX16;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordflow">case</span> Mips::BteqzT8SltiX16: <span class="keywordflow">return</span> Mips::BtnezT8SltiX16;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordflow">case</span> Mips::Btnez16: <span class="keywordflow">return</span> Mips::Bteqz16;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">case</span> Mips::BtnezX16: <span class="keywordflow">return</span> Mips::BteqzX16;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordflow">case</span> Mips::BtnezT8CmpiX16: <span class="keywordflow">return</span> Mips::BteqzT8CmpiX16;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keywordflow">case</span> Mips::BtnezT8SltuX16: <span class="keywordflow">return</span> Mips::BteqzT8SltuX16;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordflow">case</span> Mips::BtnezT8SltiuX16: <span class="keywordflow">return</span> Mips::BteqzT8SltiuX16;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordflow">case</span> Mips::Bteqz16: <span class="keywordflow">return</span> Mips::Btnez16;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordflow">case</span> Mips::BteqzX16: <span class="keywordflow">return</span> Mips::BtnezX16;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordflow">case</span> Mips::BteqzT8CmpiX16: <span class="keywordflow">return</span> Mips::BtnezT8CmpiX16;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordflow">case</span> Mips::BteqzT8SltuX16: <span class="keywordflow">return</span> Mips::BtnezT8SltuX16;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordflow">case</span> Mips::BteqzT8SltiuX16: <span class="keywordflow">return</span> Mips::BtnezT8SltiuX16;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">case</span> Mips::BtnezT8CmpX16: <span class="keywordflow">return</span> Mips::BteqzT8CmpX16;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keywordflow">case</span> Mips::BtnezT8SltX16: <span class="keywordflow">return</span> Mips::BteqzT8SltX16;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordflow">case</span> Mips::BtnezT8SltiX16: <span class="keywordflow">return</span> Mips::BteqzT8SltiX16;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  }</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  assert(<span class="keyword">false</span> &amp;&amp; <span class="stringliteral">&quot;Implement this function.&quot;</span>);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;}</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">// Adjust SP by FrameSize bytes. Save RA, S0, S1</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#aae145c9f766f56e90ee3c5afb8e2a650">  179</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#aae145c9f766f56e90ee3c5afb8e2a650">Mips16InstrInfo::makeFrame</a>(<span class="keywordtype">unsigned</span> SP, int64_t FrameSize,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() ? I-&gt;getDebugLoc() : <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>();</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="Mips16InstrInfo_8cpp.html#abbe63dcf7af2a90118156c7cf6a3d7d4">NeverUseSaveRestore</a>) {</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordflow">if</span> (isUInt&lt;11&gt;(FrameSize))</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::SaveRaF16)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(FrameSize);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;      <span class="keywordtype">int</span> Base = 2040; <span class="comment">// should create template function like isUInt that</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                       <span class="comment">// returns largest possible n bit unsigned integer</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;      int64_t Remainder = FrameSize - Base;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::SaveRaF16)). addImm(Base);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a3b9662928ee4d58fef185abfe20e8184">isInt&lt;16&gt;</a>(-Remainder))</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <a class="code" href="classllvm_1_1Mips16InstrInfo.html#ab675a7132872f3295b1e77151822ae94">BuildAddiuSpImm</a>(MBB, I, -Remainder);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        adjustStackPtrBig(SP, -Remainder, MBB, I, Mips::V0, Mips::V1);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    }</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  }</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="comment">// sw ra, -4[sp]</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="comment">// sw s1, -8[sp]</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="comment">// sw s0, -12[sp]</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::SwRxSpImmX16),</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                       Mips::RA);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    MIB1.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Mips::SP);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    MIB1.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(-4);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB2 = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::SwRxSpImmX16),</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                                       Mips::S1);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    MIB2.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Mips::SP);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    MIB2.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(-8);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB3 = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::SwRxSpImmX16),</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                       Mips::S0);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    MIB3.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Mips::SP);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    MIB3.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(-12);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    adjustStackPtrBig(SP, -FrameSize, MBB, I, Mips::V0, Mips::V1);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  }</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;}</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">// Adjust SP by FrameSize bytes. Restore RA, S0, S1</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a9f7d3a8e27b2bcbd3ece774e427b8b71">  221</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a9f7d3a8e27b2bcbd3ece774e427b8b71">Mips16InstrInfo::restoreFrame</a>(<span class="keywordtype">unsigned</span> SP, int64_t FrameSize,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                                   <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                                   <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() ? I-&gt;getDebugLoc() : <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>();</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="Mips16InstrInfo_8cpp.html#abbe63dcf7af2a90118156c7cf6a3d7d4">NeverUseSaveRestore</a>) {</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keywordflow">if</span> (isUInt&lt;11&gt;(FrameSize))</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::RestoreRaF16)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(FrameSize);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;      <span class="keywordtype">int</span> Base = 2040; <span class="comment">// should create template function like isUInt that</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                       <span class="comment">// returns largest possible n bit unsigned integer</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;      int64_t Remainder = FrameSize - Base;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a3b9662928ee4d58fef185abfe20e8184">isInt&lt;16&gt;</a>(Remainder))</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        <a class="code" href="classllvm_1_1Mips16InstrInfo.html#ab675a7132872f3295b1e77151822ae94">BuildAddiuSpImm</a>(MBB, I, Remainder);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        adjustStackPtrBig(SP, Remainder, MBB, I, Mips::A0, Mips::A1);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::RestoreRaF16)). addImm(Base);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    }</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  }</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    adjustStackPtrBig(SP, FrameSize, MBB, I, Mips::A0, Mips::A1);</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="comment">// lw ra, -4[sp]</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="comment">// lw s1, -8[sp]</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="comment">// lw s0, -12[sp]</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::LwRxSpImmX16),</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                                       Mips::A0);</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    MIB1.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Mips::SP);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    MIB1.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(-4);</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB0 = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::Move32R16),</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                       Mips::RA);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;     MIB0.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Mips::A0);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB2 = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::LwRxSpImmX16),</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                                       Mips::S1);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    MIB2.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Mips::SP);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    MIB2.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(-8);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB3 = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::LwRxSpImmX16),</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                                       Mips::S0);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    MIB3.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Mips::SP);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    MIB3.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(-12);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  }</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;}</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">// Adjust SP by Amount bytes where bytes can be up to 32bit number.</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">// This can only be called at times that we know that there is at least one free</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">// This is clearly safe at prologue and epilogue.</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="keywordtype">void</span> Mips16InstrInfo::adjustStackPtrBig(<span class="keywordtype">unsigned</span> SP, int64_t Amount,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                                        <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                                        <span class="keywordtype">unsigned</span> Reg1, <span class="keywordtype">unsigned</span> Reg2)<span class="keyword"> const </span>{</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() ? I-&gt;getDebugLoc() : <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>();</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">//  MachineRegisterInfo &amp;RegInfo = MBB.getParent()-&gt;getRegInfo();</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">//  unsigned Reg1 = RegInfo.createVirtualRegister(&amp;Mips::CPU16RegsRegClass);</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">//  unsigned Reg2 = RegInfo.createVirtualRegister(&amp;Mips::CPU16RegsRegClass);</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="comment">// li reg1, constant</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="comment">// move reg2, sp</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="comment">// add reg1, reg1, reg2</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="comment">// move sp, reg1</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::LwConstant32), Reg1);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  MIB1.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Amount);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB2 = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::MoveR3216), Reg2);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  MIB2.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Mips::SP, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB3 = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::AdduRxRyRz16), Reg1);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  MIB3.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Reg1);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  MIB3.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Reg2, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB4 = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::Move32R16),</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                                                     Mips::SP);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  MIB4.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Reg1, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;}</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="keywordtype">void</span> Mips16InstrInfo::adjustStackPtrBigUnrestricted(<span class="keywordtype">unsigned</span> SP, int64_t Amount,</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> I)<span class="keyword"> const </span>{</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;   assert(<span class="keyword">false</span> &amp;&amp; <span class="stringliteral">&quot;adjust stack pointer amount exceeded&quot;</span>);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;}</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/// Adjust SP by Amount bytes.</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a6288d6bb6a6243bf386ae049a9b1511b">  302</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a6288d6bb6a6243bf386ae049a9b1511b">Mips16InstrInfo::adjustStackPtr</a>(<span class="keywordtype">unsigned</span> SP, int64_t Amount,</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> I)<span class="keyword"> const </span>{</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a3b9662928ee4d58fef185abfe20e8184">isInt&lt;16&gt;</a>(Amount))  <span class="comment">// need to change to addiu sp, ....and isInt&lt;16&gt;</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <a class="code" href="classllvm_1_1Mips16InstrInfo.html#ab675a7132872f3295b1e77151822ae94">BuildAddiuSpImm</a>(MBB, I, Amount);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    adjustStackPtrBigUnrestricted(SP, Amount, MBB, I);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;}</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">/// This function generates the sequence of instructions needed to get the</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/// result of adding register REG and immediate IMM.</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a29ffb62459272f76fced2c00eb806637">  314</a></span>&#160;<a class="code" href="classllvm_1_1Mips16InstrInfo.html#a29ffb62459272f76fced2c00eb806637">Mips16InstrInfo::loadImmediate</a>(<span class="keywordtype">unsigned</span> FrameReg,</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                               int64_t Imm, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                               <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> II, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL,</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                               <span class="keywordtype">unsigned</span> &amp;NewImm)<span class="keyword"> const </span>{</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="comment">// given original instruction is:</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <span class="comment">// Instr rx, T[offset] where offset is too big.</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="comment">// lo = offset &amp; 0xFFFF</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="comment">// hi = ((offset &gt;&gt; 16) + (lo &gt;&gt; 15)) &amp; 0xFFFF;</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="comment">// let T = temporary register</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="comment">// li T, hi</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="comment">// shl T, 16</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="comment">// add T, Rx, T</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> rs;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  int32_t lo = Imm &amp; 0xFFFF;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  NewImm = lo;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> =0;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keywordtype">int</span> SpReg = 0;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  rs.<a class="code" href="classllvm_1_1RegScavenger.html#a20ef9205cdd28f324f8b04cd8a6e2c0b">enterBasicBlock</a>(&amp;MBB);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  rs.<a class="code" href="classllvm_1_1RegScavenger.html#afe23dbb6421b62ff369b85cd8436d483">forward</a>(II);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="comment">// We need to know which registers can be used, in the case where there</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="comment">// are not enough free registers. We exclude all registers that</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="comment">// are used in the instruction that we are helping.</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="comment">//  // Consider all allocatable registers in the register class initially</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Candidates =</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      RI.getAllocatableSet</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      (*II-&gt;getParent()-&gt;getParent(), &amp;Mips::CPU16RegsRegClass);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="comment">// Exclude all the registers being used by the instruction.</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = II-&gt;getNumOperands(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = II-&gt;getOperand(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() != 0 &amp;&amp; !MO.<a class="code" href="classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">isDef</a>() &amp;&amp;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        !<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()))</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;      Candidates.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>());</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  }</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="comment">// If the same register was used and defined in an instruction, then</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="comment">// it will not be in the list of candidates.</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="comment">// we need to analyze the instruction that we are helping.</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="comment">// we need to know if it defines register x but register x is not</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="comment">// present as an operand of the instruction. this tells</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="comment">// whether the register is live before the instruction. if it&#39;s not</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="comment">// then we don&#39;t need to save it in case there are no free registers.</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordtype">int</span> DefReg = 0;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = II-&gt;getNumOperands(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = II-&gt;getOperand(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">isDef</a>()) {</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;      DefReg = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    }</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  }</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Available = rs.<a class="code" href="classllvm_1_1RegScavenger.html#afaf92711851d9d2abd2ef7f6c1b68bf8">getRegsAvailable</a>(&amp;Mips::CPU16RegsRegClass);</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  Available &amp;= Candidates;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="comment">// we use T0 for the first register, if we need to save something away.</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="comment">// we use T1 for the second register, if we need to save something away.</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="keywordtype">unsigned</span> FirstRegSaved =0, SecondRegSaved=0;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keywordtype">unsigned</span> FirstRegSavedTo = 0, SecondRegSavedTo = 0;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  Reg = Available.<a class="code" href="classllvm_1_1BitVector.html#a5a2d0629a1d92f7c8f351b8e89f4ce47">find_first</a>();</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordflow">if</span> (Reg == -1) {</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    Reg = Candidates.<a class="code" href="classllvm_1_1BitVector.html#a5a2d0629a1d92f7c8f351b8e89f4ce47">find_first</a>();</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    Candidates.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(Reg);</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="keywordflow">if</span> (DefReg != Reg) {</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;      FirstRegSaved = <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;      FirstRegSavedTo = Mips::T0;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;      <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a57e80b5922095e9f141c4fbb3e59a4a4">copyPhysReg</a>(MBB, II, DL, FirstRegSavedTo, FirstRegSaved, <span class="keyword">true</span>);</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    }</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  }</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    Available.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(Reg);</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, II, DL, <span class="keyword">get</span>(Mips::LwConstant32), Reg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Imm);</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  NewImm = 0;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keywordflow">if</span> (FrameReg == Mips::SP) {</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    SpReg = Available.<a class="code" href="classllvm_1_1BitVector.html#a5a2d0629a1d92f7c8f351b8e89f4ce47">find_first</a>();</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="keywordflow">if</span> (SpReg == -1) {</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;      SpReg = Candidates.<a class="code" href="classllvm_1_1BitVector.html#a5a2d0629a1d92f7c8f351b8e89f4ce47">find_first</a>();</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;      <span class="comment">// Candidates.reset(SpReg); // not really needed</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;      <span class="keywordflow">if</span> (DefReg!= SpReg) {</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        SecondRegSaved = SpReg;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        SecondRegSavedTo = <a class="code" href="Mips16ISelLowering_8cpp.html#ac16509a75e3d3fc46b9df1726be486ec">Mips::T1</a>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;      }</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;      <span class="keywordflow">if</span> (SecondRegSaved)</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a57e80b5922095e9f141c4fbb3e59a4a4">copyPhysReg</a>(MBB, II, DL, SecondRegSavedTo, SecondRegSaved, <span class="keyword">true</span>);</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    }</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;   <span class="keywordflow">else</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;     Available.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(SpReg);</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a57e80b5922095e9f141c4fbb3e59a4a4">copyPhysReg</a>(MBB, II, DL, SpReg, Mips::SP, <span class="keyword">false</span>);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, II, DL, <span class="keyword">get</span>(Mips::  AdduRxRyRz16), Reg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SpReg, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Reg);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  }</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, II, DL, <span class="keyword">get</span>(Mips::  AdduRxRyRz16), Reg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(FrameReg)</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordflow">if</span> (FirstRegSaved || SecondRegSaved) {</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    II = <a class="code" href="namespacellvm.html#aa1704159f75e6eacd595962ea6d93ffe">llvm::next</a>(II);</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keywordflow">if</span> (FirstRegSaved)</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;      <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a57e80b5922095e9f141c4fbb3e59a4a4">copyPhysReg</a>(MBB, II, DL, FirstRegSaved, FirstRegSavedTo, <span class="keyword">true</span>);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordflow">if</span> (SecondRegSaved)</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;      <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a57e80b5922095e9f141c4fbb3e59a4a4">copyPhysReg</a>(MBB, II, DL, SecondRegSaved, SecondRegSavedTo, <span class="keyword">true</span>);</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  }</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;}</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/// This function generates the sequence of instructions needed to get the</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/// result of adding register REG and immediate IMM.</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a3e583ba70f3a448f775a7880b732bdb7">  432</a></span>&#160;<a class="code" href="classllvm_1_1Mips16InstrInfo.html#a3e583ba70f3a448f775a7880b732bdb7">Mips16InstrInfo::basicLoadImmediate</a>(</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordtype">unsigned</span> FrameReg,</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  int64_t Imm, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> II, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL,</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="keywordtype">unsigned</span> &amp;NewImm)<span class="keyword"> const </span>{</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = &amp;Mips::CPU16RegsRegClass;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;RegInfo = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(RC);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, II, DL, <span class="keyword">get</span>(Mips::LwConstant32), Reg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Imm);</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  NewImm = 0;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;}</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="keywordtype">unsigned</span> Mips16InstrInfo::getAnalyzableBrOpc(<span class="keywordtype">unsigned</span> Opc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keywordflow">return</span> (Opc == Mips::BeqzRxImmX16   || Opc == Mips::BimmX16  ||</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;          Opc == Mips::Bimm16  ||</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;          Opc == Mips::Bteqz16        || Opc == Mips::Btnez16 ||</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;          Opc == Mips::BeqzRxImm16    || Opc == Mips::BnezRxImm16   ||</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;          Opc == Mips::BnezRxImmX16   || Opc == Mips::BteqzX16 ||</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;          Opc == Mips::BteqzT8CmpX16  || Opc == Mips::BteqzT8CmpiX16 ||</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;          Opc == Mips::BteqzT8SltX16  || Opc == Mips::BteqzT8SltuX16  ||</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;          Opc == Mips::BteqzT8SltiX16 || Opc == Mips::BteqzT8SltiuX16 ||</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;          Opc == Mips::BtnezX16       || Opc == Mips::BtnezT8CmpX16 ||</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;          Opc == Mips::BtnezT8CmpiX16 || Opc == Mips::BtnezT8SltX16 ||</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;          Opc == Mips::BtnezT8SltuX16 || Opc == Mips::BtnezT8SltiX16 ||</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;          Opc == Mips::BtnezT8SltiuX16 ) ? Opc : 0;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;}</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="keywordtype">void</span> Mips16InstrInfo::ExpandRetRA16(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;                                  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;                                  <span class="keywordtype">unsigned</span> Opc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, I-&gt;getDebugLoc(), <span class="keyword">get</span>(Opc));</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;}</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a32abe4afa4ed209329d3a502012ca0e8">  467</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code" href="classllvm_1_1Mips16InstrInfo.html#a32abe4afa4ed209329d3a502012ca0e8">Mips16InstrInfo::AddiuSpImm</a>(int64_t Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Mips16InstrInfo.html#a7fce04fee8e560f61b782a3bf2c87e6b">validSpImm8</a>(Imm))</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Mips::AddiuSpImm16);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Mips::AddiuSpImmX16);</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;}</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#ab675a7132872f3295b1e77151822ae94">Mips16InstrInfo::BuildAddiuSpImm</a></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#ab675a7132872f3295b1e77151822ae94">  475</a></span>&#160;  (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> I, int64_t Imm) <span class="keyword">const</span> {</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() ? I-&gt;getDebugLoc() : <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>();</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a32abe4afa4ed209329d3a502012ca0e8">AddiuSpImm</a>(Imm)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Imm);</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;}</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="namespacellvm.html#a224bebe43bcfbc624ed655a88dc56d5c">  480</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html">MipsInstrInfo</a> *<a class="code" href="namespacellvm.html#a224bebe43bcfbc624ed655a88dc56d5c">llvm::createMips16InstrInfo</a>(<a class="code" href="classllvm_1_1MipsTargetMachine.html">MipsTargetMachine</a> &amp;<a class="code" href="classllvm_1_1MipsInstrInfo.html#af2fa603f3d1a6a5c1dd0665ecc71b64a">TM</a>) {</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#afbf2e2e936b0dd32dd90eb2f00110336">Mips16InstrInfo</a>(TM);</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;}</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a0ab77cfcec8bd5d96d5a28f3be23cb05">  484</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a0ab77cfcec8bd5d96d5a28f3be23cb05">Mips16InstrInfo::validImmediate</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>,</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;                                     int64_t Amount) {</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="keywordflow">case</span> Mips::LbRxRyOffMemX16:</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="keywordflow">case</span> Mips::LbuRxRyOffMemX16:</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="keywordflow">case</span> Mips::LhRxRyOffMemX16:</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="keywordflow">case</span> Mips::LhuRxRyOffMemX16:</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordflow">case</span> Mips::SbRxRyOffMemX16:</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="keywordflow">case</span> Mips::ShRxRyOffMemX16:</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="keywordflow">case</span> Mips::LwRxRyOffMemX16:</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="keywordflow">case</span> Mips::SwRxRyOffMemX16:</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="keywordflow">case</span> Mips::SwRxSpImmX16:</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="keywordflow">case</span> Mips::LwRxSpImmX16:</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a3b9662928ee4d58fef185abfe20e8184">isInt&lt;16&gt;</a>(Amount);</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="keywordflow">case</span> Mips::AddiuRxRyOffMemX16:</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="keywordflow">if</span> ((Reg == Mips::PC) || (Reg == Mips::SP))</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a3b9662928ee4d58fef185abfe20e8184">isInt&lt;16&gt;</a>(Amount);</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <span class="keywordflow">return</span> isInt&lt;15&gt;(Amount);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  }</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected Opcode in validImmediate&quot;</span>);</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;}</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">/// Measure the specified inline asm to determine an approximation of its</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">/// length.</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/// Comments (which run till the next SeparatorString or newline) do not</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">/// count as an instruction.</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">/// Any other non-whitespace text is considered an instruction, with</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">/// multiple instructions separated by SeparatorString or newlines.</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">/// Variable-length instructions are not handled here; this function</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">/// may be overloaded in the target code to do that.</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/// We implement the special case of the .space directive taking only an</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">/// integer argument, which is the size in bytes. This is used for creating</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">/// inline code spacing for testing purposes using inline assembly.</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a99c4d28ee41625ac261409fcc4e6c78e">  518</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a99c4d28ee41625ac261409fcc4e6c78e">Mips16InstrInfo::getInlineAsmLength</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *Str,</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> &amp;MAI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="comment">// Count the number of instructions in the asm.</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <span class="keywordtype">bool</span> atInsnStart = <span class="keyword">true</span>;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="keywordtype">unsigned</span> Length = 0;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <span class="keywordflow">for</span> (; *Str; ++Str) {</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="keywordflow">if</span> (*Str == <span class="charliteral">&#39;\n&#39;</span> || <a class="code" href="namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fac655d7183272e27b95516887e3f24702">strncmp</a>(Str, MAI.<a class="code" href="classllvm_1_1MCAsmInfo.html#a883e669eae77dd2a1176fed1eb6e3efe">getSeparatorString</a>(),</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                                <a class="code" href="namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa0b976adf6aef24ee68598686784f3d66">strlen</a>(MAI.<a class="code" href="classllvm_1_1MCAsmInfo.html#a883e669eae77dd2a1176fed1eb6e3efe">getSeparatorString</a>())) == 0)</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;      atInsnStart = <span class="keyword">true</span>;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="keywordflow">if</span> (atInsnStart &amp;&amp; !std::isspace(static_cast&lt;unsigned char&gt;(*Str))) {</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fac655d7183272e27b95516887e3f24702">strncmp</a>(Str, <span class="stringliteral">&quot;.space&quot;</span>, 6)==0) {</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        <span class="keywordtype">char</span> *EStr; <span class="keywordtype">int</span> Sz;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        Sz = <a class="code" href="namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa2022ce5a2e7608261db877aa721e775d">strtol</a>(Str+6, &amp;EStr, 10);</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        <span class="keywordflow">while</span> (isspace(*EStr)) ++EStr;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        <span class="keywordflow">if</span> (*EStr==<span class="charliteral">&#39;\0&#39;</span>) {</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;          <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;parsed .space &quot;</span> &lt;&lt; Sz &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;          <span class="keywordflow">return</span> Sz;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        }</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;      }</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      Length += MAI.<a class="code" href="classllvm_1_1MCAsmInfo.html#a8de8717ab5e4598e7bf93e39eb4a90a0">getMaxInstLength</a>();</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;      atInsnStart = <span class="keyword">false</span>;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    }</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="keywordflow">if</span> (atInsnStart &amp;&amp; <a class="code" href="namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fac655d7183272e27b95516887e3f24702">strncmp</a>(Str, MAI.<a class="code" href="classllvm_1_1MCAsmInfo.html#a076a9d9d3ff46dfc9aa36de94a1ff351">getCommentString</a>(),</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;                               <a class="code" href="namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa0b976adf6aef24ee68598686784f3d66">strlen</a>(MAI.<a class="code" href="classllvm_1_1MCAsmInfo.html#a076a9d9d3ff46dfc9aa36de94a1ff351">getCommentString</a>())) == 0)</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;      atInsnStart = <span class="keyword">false</span>;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  }</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="keywordflow">return</span> Length;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;}</div><div class="ttc" id="Mips16InstrInfo_8h_html"><div class="ttname"><a href="Mips16InstrInfo_8h.html">Mips16InstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a120d548151541463831d22519eb9b82fa7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a120d548151541463831d22519eb9b82fa7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdoc">The memory access reads data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00093">MachineMemOperand.h:93</a></div></div>
<div class="ttc" id="Mips16InstrInfo_8cpp_html_abbe63dcf7af2a90118156c7cf6a3d7d4"><div class="ttname"><a href="Mips16InstrInfo_8cpp.html#abbe63dcf7af2a90118156c7cf6a3d7d4">NeverUseSaveRestore</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; NeverUseSaveRestore(&quot;mips16-never-use-save-restore&quot;, cl::init(false), cl::desc(&quot;For testing ability to adjust stack pointer &quot;&quot;without save/restore instruction&quot;), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a537a9265c55392ab47d44954f27db538"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a537a9265c55392ab47d44954f27db538">llvm::MachineBasicBlock::erase</a></div><div class="ttdeci">instr_iterator erase(instr_iterator I)</div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a5a2d0629a1d92f7c8f351b8e89f4ce47"><div class="ttname"><a href="classllvm_1_1BitVector.html#a5a2d0629a1d92f7c8f351b8e89f4ce47">llvm::BitVector::find_first</a></div><div class="ttdeci">int find_first() const </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00159">BitVector.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a120d548151541463831d22519eb9b82faed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a120d548151541463831d22519eb9b82faed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdoc">The memory access writes data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00095">MachineMemOperand.h:95</a></div></div>
<div class="ttc" id="namespacellvm_html_a224bebe43bcfbc624ed655a88dc56d5c"><div class="ttname"><a href="namespacellvm.html#a224bebe43bcfbc624ed655a88dc56d5c">llvm::createMips16InstrInfo</a></div><div class="ttdeci">const MipsInstrInfo * createMips16InstrInfo(MipsTargetMachine &amp;TM)</div><div class="ttdoc">Create MipsInstrInfo objects. </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00480">Mips16InstrInfo.cpp:480</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a76c3c7e3d4f11b4cfad37fc0449c9635"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">unsigned createVirtualRegister(const TargetRegisterClass *RegClass)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00104">MachineRegisterInfo.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00031">RegisterScavenging.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6fa2022ce5a2e7608261db877aa721e775d"><div class="ttname"><a href="namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa2022ce5a2e7608261db877aa721e775d">llvm::LibFunc::strtol</a></div><div class="ttdoc">long int strtol(const char *nptr, char **endptr, int base); </div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8h_source.html#l00579">TargetLibraryInfo.h:579</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00033">MachineInstrBuilder.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_aae145c9f766f56e90ee3c5afb8e2a650"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#aae145c9f766f56e90ee3c5afb8e2a650">llvm::Mips16InstrInfo::makeFrame</a></div><div class="ttdeci">void makeFrame(unsigned SP, int64_t FrameSize, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I) const </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00179">Mips16InstrInfo.cpp:179</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a29ffb62459272f76fced2c00eb806637"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a29ffb62459272f76fced2c00eb806637">llvm::Mips16InstrInfo::loadImmediate</a></div><div class="ttdeci">unsigned loadImmediate(unsigned FrameReg, int64_t Imm, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator II, DebugLoc DL, unsigned &amp;NewImm) const </div><div class="ttdoc">Emit a series of instructions to load an immediate. </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00314">Mips16InstrInfo.cpp:314</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a32abe4afa4ed209329d3a502012ca0e8"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a32abe4afa4ed209329d3a502012ca0e8">llvm::Mips16InstrInfo::AddiuSpImm</a></div><div class="ttdeci">const MCInstrDesc &amp; AddiuSpImm(int64_t Imm) const </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00467">Mips16InstrInfo.cpp:467</a></div></div>
<div class="ttc" id="MCAsmInfo_8h_html"><div class="ttname"><a href="MCAsmInfo_8h.html">MCAsmInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00028">DebugLoc.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00238">MachineBasicBlock.h:238</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_af2fa603f3d1a6a5c1dd0665ecc71b64a"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#af2fa603f3d1a6a5c1dd0665ecc71b64a">llvm::MipsInstrInfo::TM</a></div><div class="ttdeci">MipsTargetMachine &amp; TM</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8h_source.html#l00032">MipsInstrInfo.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00109">CommandLine.h:109</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00082">MachineMemOperand.h:82</a></div></div>
<div class="ttc" id="MipsMachineFunction_8h_html"><div class="ttname"><a href="MipsMachineFunction_8h.html">MipsMachineFunction.h</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00103">ErrorHandling.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00224">MachineOperand.h:224</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a6288d6bb6a6243bf386ae049a9b1511b"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a6288d6bb6a6243bf386ae049a9b1511b">llvm::Mips16InstrInfo::adjustStackPtr</a></div><div class="ttdeci">void adjustStackPtr(unsigned SP, int64_t Amount, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I) const </div><div class="ttdoc">Adjust SP by Amount bytes. </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00302">Mips16InstrInfo.cpp:302</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_aa5cdbf83e904eee11681cce31d959616"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#aa5cdbf83e904eee11681cce31d959616">llvm::Mips16InstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">virtual unsigned isStoreToStackSlot(const MachineInstr *MI, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00064">Mips16InstrInfo.cpp:64</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="MipsTargetMachine_8h_html"><div class="ttname"><a href="MipsTargetMachine_8h.html">MipsTargetMachine.h</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html"><div class="ttname"><a href="ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a0ab77cfcec8bd5d96d5a28f3be23cb05"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a0ab77cfcec8bd5d96d5a28f3be23cb05">llvm::Mips16InstrInfo::validImmediate</a></div><div class="ttdeci">static bool validImmediate(unsigned Opcode, unsigned Reg, int64_t Amount)</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00484">Mips16InstrInfo.cpp:484</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_afe23dbb6421b62ff369b85cd8436d483"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#afe23dbb6421b62ff369b85cd8436d483">llvm::RegScavenger::forward</a></div><div class="ttdeci">void forward()</div><div class="ttdoc">forward - Move the internal MBB iterator and update register states. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00171">RegisterScavenging.cpp:171</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a2453204ab04466879672d8a314601b95"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a2453204ab04466879672d8a314601b95">llvm::Mips16InstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">virtual bool expandPostRAPseudo(MachineBasicBlock::iterator MI) const </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00134">Mips16InstrInfo.cpp:134</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a3e583ba70f3a448f775a7880b732bdb7"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a3e583ba70f3a448f775a7880b732bdb7">llvm::Mips16InstrInfo::basicLoadImmediate</a></div><div class="ttdeci">unsigned basicLoadImmediate(unsigned FrameReg, int64_t Imm, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator II, DebugLoc DL, unsigned &amp;NewImm) const </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00432">Mips16InstrInfo.cpp:432</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_afaf92711851d9d2abd2ef7f6c1b68bf8"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#afaf92711851d9d2abd2ef7f6c1b68bf8">llvm::RegScavenger::getRegsAvailable</a></div><div class="ttdeci">BitVector getRegsAvailable(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00271">RegisterScavenging.cpp:271</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_ab675a7132872f3295b1e77151822ae94"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#ab675a7132872f3295b1e77151822ae94">llvm::Mips16InstrInfo::BuildAddiuSpImm</a></div><div class="ttdeci">void BuildAddiuSpImm(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, int64_t Imm) const </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00475">Mips16InstrInfo.cpp:475</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a20ef9205cdd28f324f8b04cd8a6e2c0b"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a20ef9205cdd28f324f8b04cd8a6e2c0b">llvm::RegScavenger::enterBasicBlock</a></div><div class="ttdeci">void enterBasicBlock(MachineBasicBlock *mbb)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00070">RegisterScavenging.cpp:70</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00389">MachineInstrBuilder.h:389</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a9f7d3a8e27b2bcbd3ece774e427b8b71"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a9f7d3a8e27b2bcbd3ece774e427b8b71">llvm::Mips16InstrInfo::restoreFrame</a></div><div class="ttdeci">void restoreFrame(unsigned SP, int64_t FrameSize, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I) const </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00221">Mips16InstrInfo.cpp:221</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmInfo_html"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html">llvm::MCAsmInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00042">MCAsmInfo.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html">llvm::MipsInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8h_source.html#l00029">MipsInstrInfo.h:29</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00314">CommandLine.h:314</a></div></div>
<div class="ttc" id="RegisterScavenging_8h_html"><div class="ttname"><a href="RegisterScavenging_8h.html">RegisterScavenging.h</a></div></div>
<div class="ttc" id="MipsInstPrinter_8h_html"><div class="ttname"><a href="MipsInstPrinter_8h.html">MipsInstPrinter.h</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_abf19bb5577cca9b76acabe64eefe9222"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#abf19bb5577cca9b76acabe64eefe9222">llvm::Mips16InstrInfo::loadRegFromStack</a></div><div class="ttdeci">virtual void loadRegFromStack(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, int64_t Offset) const </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00119">Mips16InstrInfo.cpp:119</a></div></div>
<div class="ttc" id="classllvm_1_1MipsRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MipsRegisterInfo.html">llvm::MipsRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterInfo_8h_source.html#l00027">MipsRegisterInfo.h:27</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00286">CommandLine.h:286</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a99c4d28ee41625ac261409fcc4e6c78e"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a99c4d28ee41625ac261409fcc4e6c78e">llvm::Mips16InstrInfo::getInlineAsmLength</a></div><div class="ttdeci">unsigned getInlineAsmLength(const char *Str, const MCAsmInfo &amp;MAI) const </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00518">Mips16InstrInfo.cpp:518</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="namespacellvm_html_aa1704159f75e6eacd595962ea6d93ffe"><div class="ttname"><a href="namespacellvm.html#aa1704159f75e6eacd595962ea6d93ffe">llvm::next</a></div><div class="ttdeci">ItTy next(ItTy it, Dist n)</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00154">STLExtras.h:154</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a57e80b5922095e9f141c4fbb3e59a4a4"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a57e80b5922095e9f141c4fbb3e59a4a4">llvm::Mips16InstrInfo::copyPhysReg</a></div><div class="ttdeci">virtual void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00069">Mips16InstrInfo.cpp:69</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a5109693c2cdda2a4118e7d588b51bfa6"><div class="ttname"><a href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">llvm::BitVector::reset</a></div><div class="ttdeci">BitVector &amp; reset()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00275">BitVector.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a0c79bfb46d0ca38e981432d51e106a60"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a0c79bfb46d0ca38e981432d51e106a60">llvm::Mips16InstrInfo::getOppositeBranchOpc</a></div><div class="ttdeci">virtual unsigned getOppositeBranchOpc(unsigned Opc) const </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00150">Mips16InstrInfo.cpp:150</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00223">MachineInstrBuilder.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MipsTargetMachine_html"><div class="ttname"><a href="classllvm_1_1MipsTargetMachine.html">llvm::MipsTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsTargetMachine_8h_source.html#l00034">MipsTargetMachine.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a7fce04fee8e560f61b782a3bf2c87e6b"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a7fce04fee8e560f61b782a3bf2c87e6b">llvm::Mips16InstrInfo::validSpImm8</a></div><div class="ttdeci">static bool validSpImm8(int offset)</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8h_source.html#l00098">Mips16InstrInfo.h:98</a></div></div>
<div class="ttc" id="StringRef_8h_html"><div class="ttname"><a href="StringRef_8h.html">StringRef.h</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00029">Target/README.txt:29</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8de7d5cf38939044471c6ee60a01a3df"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00274">MachineOperand.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a626648c4c0b3a79d0128473f3b72b88d"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a626648c4c0b3a79d0128473f3b72b88d">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00104">MachineInstrBuilder.h:104</a></div></div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6fa0b976adf6aef24ee68598686784f3d66"><div class="ttname"><a href="namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa0b976adf6aef24ee68598686784f3d66">llvm::LibFunc::strlen</a></div><div class="ttdoc">size_t strlen(const char *s); </div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8h_source.html#l00549">TargetLibraryInfo.h:549</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs - Return a circular-buffered debug stream. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00101">Debug.cpp:101</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_ab98f3f88d1daf1f1ac89ee219192c2b1"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#ab98f3f88d1daf1f1ac89ee219192c2b1">llvm::Mips16InstrInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const MipsRegisterInfo &amp; getRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00043">Mips16InstrInfo.cpp:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00030">MachineRegisterInfo.h:30</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_afbf2e2e936b0dd32dd90eb2f00110336"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#afbf2e2e936b0dd32dd90eb2f00110336">llvm::Mips16InstrInfo::Mips16InstrInfo</a></div><div class="ttdeci">Mips16InstrInfo(MipsTargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00039">Mips16InstrInfo.cpp:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01149">CommandLine.h:1149</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmInfo_html_a883e669eae77dd2a1176fed1eb6e3efe"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html#a883e669eae77dd2a1176fed1eb6e3efe">llvm::MCAsmInfo::getSeparatorString</a></div><div class="ttdeci">const char * getSeparatorString() const </div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00414">MCAsmInfo.h:414</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a384beeba0ba566bd452979f538197559"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a384beeba0ba566bd452979f538197559">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00154">MachineInstrBuilder.h:154</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="namespacellvm_html_a3b9662928ee4d58fef185abfe20e8184"><div class="ttname"><a href="namespacellvm.html#a3b9662928ee4d58fef185abfe20e8184">llvm::isInt&lt; 16 &gt;</a></div><div class="ttdeci">bool isInt&lt; 16 &gt;(int64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00272">MathExtras.h:272</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00259">MachineOperand.h:259</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a1478db5d54fd1605dede48d6b6206c5a"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a1478db5d54fd1605dede48d6b6206c5a">llvm::Mips16InstrInfo::storeRegToStack</a></div><div class="ttdeci">virtual void storeRegToStack(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, int64_t Offset) const </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00102">Mips16InstrInfo.cpp:102</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmInfo_html_a8de8717ab5e4598e7bf93e39eb4a90a0"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html#a8de8717ab5e4598e7bf93e39eb4a90a0">llvm::MCAsmInfo::getMaxInstLength</a></div><div class="ttdeci">unsigned getMaxInstLength() const </div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00405">MCAsmInfo.h:405</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="Debug_8h_html_aef41e8aaf4c60819b30faf396cdf4978"><div class="ttname"><a href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a></div><div class="ttdeci">#define DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00097">Debug.h:97</a></div></div>
<div class="ttc" id="TargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6fac655d7183272e27b95516887e3f24702"><div class="ttname"><a href="namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fac655d7183272e27b95516887e3f24702">llvm::LibFunc::strncmp</a></div><div class="ttdoc">int strncmp(const char *s1, const char *s2, size_t n); </div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8h_source.html#l00555">TargetLibraryInfo.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a04dd31b6fb4c2346427f702a02ba9776"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a04dd31b6fb4c2346427f702a02ba9776">llvm::MipsInstrInfo::GetMemOperand</a></div><div class="ttdeci">MachineMemOperand * GetMemOperand(MachineBasicBlock &amp;MBB, int FI, unsigned Flag) const </div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00057">MipsInstrInfo.cpp:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a5fd4ae04b95c60c5c12aa6c5cecd2d7c"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a5fd4ae04b95c60c5c12aa6c5cecd2d7c">llvm::Mips16InstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">virtual unsigned isLoadFromStackSlot(const MachineInstr *MI, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00053">Mips16InstrInfo.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmInfo_html_a076a9d9d3ff46dfc9aa36de94a1ff351"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html#a076a9d9d3ff46dfc9aa36de94a1ff351">llvm::MCAsmInfo::getCommentString</a></div><div class="ttdeci">const char * getCommentString() const </div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00420">MCAsmInfo.h:420</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00031">MachineInstrBuilder.h:31</a></div></div>
<div class="ttc" id="Mips16ISelLowering_8cpp_html_ac16509a75e3d3fc46b9df1726be486ec"><div class="ttname"><a href="Mips16ISelLowering_8cpp.html#ac16509a75e3d3fc46b9df1726be486ec">T1</a></div><div class="ttdeci">#define T1</div><div class="ttdef"><b>Definition:</b> <a href="Mips16ISelLowering_8cpp_source.html#l00348">Mips16ISelLowering.cpp:348</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:00:09 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
