
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1684798                       # Simulator instruction rate (inst/s)
host_mem_usage                              201493024                       # Number of bytes of host memory used
host_op_rate                                  1983673                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1702.02                       # Real time elapsed on the host
host_tick_rate                              597413907                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2867551411                       # Number of instructions simulated
sim_ops                                    3376241685                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.016808                       # Number of seconds simulated
sim_ticks                                1016807501408                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    22                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       246371                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        492734                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 171646314                       # Number of branches fetched
system.switch_cpus.committedInsts           867551410                       # Number of instructions committed
system.switch_cpus.committedOps            1018756128                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2438387292                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2438387292                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    322274487                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    318353454                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    125131306                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            39805418                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     880611410                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            880611410                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1381666159                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    770771886                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           180039371                       # Number of load instructions
system.switch_cpus.num_mem_refs             296953307                       # number of memory refs
system.switch_cpus.num_store_insts          116913936                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      50808565                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             50808565                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     64596326                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     38111358                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         637026025     62.53%     62.53% # Class of executed instruction
system.switch_cpus.op_class::IntMult         54691811      5.37%     67.90% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     67.90% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd         5928365      0.58%     68.48% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         3921126      0.38%     68.87% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         1613821      0.16%     69.02% # Class of executed instruction
system.switch_cpus.op_class::FloatMult        5346948      0.52%     69.55% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc      6434822      0.63%     70.18% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv          900505      0.09%     70.27% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc        5582972      0.55%     70.82% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.82% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.82% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.82% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           356448      0.03%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::MemRead        180039371     17.67%     88.52% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       116913936     11.48%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1018756150                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         3999                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2501821                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           17                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5003646                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             17                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             243369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72850                       # Transaction distribution
system.membus.trans_dist::CleanEvict           173512                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3003                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3003                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        243369                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       368230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       370876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       739106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 739106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     20345088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     20515328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     40860416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40860416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            246372                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  246372    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              246372                       # Request fanout histogram
system.membus.reqLayer0.occupancy           649007342                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           654966381                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2345977049                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2479758                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1509462                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1238738                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            22065                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           22065                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2479756                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7505463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7505469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    504119424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              504119936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          246379                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9324800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2748202                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001461                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038190                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2744188     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4014      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2748202                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4482792534                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5216296785                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4170                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     15709056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          15709184                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks      4635904                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        4635904                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       122727                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             122728                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks        36218                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             36218                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data     15449390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             15449516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks       4559274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             4559274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks       4559274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     15449390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            20008790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples     72436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    245276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.005578073862                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         4070                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         4070                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             664803                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState             68382                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     122728                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     36218                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   245456                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   72436                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   178                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            14544                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            14428                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            15082                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            13057                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            14210                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            14974                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            15014                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            15728                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            16244                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            16655                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           16834                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           15878                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           16751                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           17122                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           14684                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           14073                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             4294                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             4240                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             4142                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             3842                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             4278                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             4794                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             4488                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             4152                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             4625                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             4644                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            4544                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            4450                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            5250                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            5554                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            4750                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            4368                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  5378014858                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                1226390000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             9976977358                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21926.20                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40676.20                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  122910                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                  33657                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.11                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               46.46                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               245456                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               72436                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 122642                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 122636                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  3645                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  3647                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                  4072                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  4072                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  4071                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  4071                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  4070                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  4070                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  4070                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  4070                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  4070                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  4070                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  4070                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  4070                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  4070                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  4070                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  4070                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  4070                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       161126                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   126.189144                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   124.712656                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    18.828833                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         7509      4.66%      4.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       152367     94.56%     99.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         1192      0.74%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           52      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       161126                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         4070                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     60.263882                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    57.065826                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    19.754369                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15             2      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23           26      0.64%      0.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          148      3.64%      4.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39          331      8.13%     12.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47          587     14.42%     26.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55          693     17.03%     43.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63          665     16.34%     60.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71          514     12.63%     72.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79          436     10.71%     83.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          271      6.66%     90.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          171      4.20%     94.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          112      2.75%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           49      1.20%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           32      0.79%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           20      0.49%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            6      0.15%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            4      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            3      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         4070                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         4070                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.792383                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.781154                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.613112                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             424     10.42%     10.42% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17               2      0.05%     10.47% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            3640     89.43%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               3      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         4070                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              15697792                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  11392                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                4634560                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               15709184                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             4635904                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       15.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        4.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    15.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     4.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.16                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1016616609423                       # Total gap between requests
system.mem_ctrls0.avgGap                   6395987.38                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     15697664                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks      4634560                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 125.884201112556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 15438186.656041612849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 4557952.211782862432                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       245454                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks        72436                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data   9976907358                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23462296443492                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40646.75                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 323903810.86                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   49.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           601252260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           319573155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          915640740                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         199325700                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     90888951000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    313915179840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      487105760295                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       479.054059                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 815149718018                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 167704383390                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           549187380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           291900015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          835644180                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         178680600                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     84919504590                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    318942608160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      485983362525                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       477.950214                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 828280537422                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 154573563986                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     15826304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          15826432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks      4688896                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        4688896                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       123643                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             123644                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks        36632                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             36632                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst          126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     15564700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             15564826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst          126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total             126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks       4611390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total             4611390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks       4611390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst          126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     15564700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            20176216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples     73264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    247103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.005718724630                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         4115                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         4115                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             667937                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState             69178                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     123644                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                     36632                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   247288                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   73264                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   183                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            14653                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            14622                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            14816                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            13278                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            14031                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            15125                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            15221                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            15851                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            16482                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            16771                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           16856                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           15958                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           17075                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           17150                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           14998                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           14218                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             4416                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             4178                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             4362                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             3852                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             4292                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             4954                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             4516                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             4394                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             4492                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             4828                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            4588                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            4322                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            5246                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            5554                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            4870                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            4369                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.10                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  5463821827                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                1235525000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            10097040577                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22111.34                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40861.34                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  123859                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                  34162                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.12                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               46.63                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               247288                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               73264                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 123558                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 123547                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                  3695                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                  3695                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                  4117                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  4117                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  4116                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  4116                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  4116                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  4116                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  4116                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  4116                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  4116                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  4116                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  4117                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  4117                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  4116                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  4116                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  4115                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  4115                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       162317                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   126.306129                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   124.801408                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    19.306073                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         7502      4.62%      4.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       153460     94.54%     99.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         1277      0.79%     99.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           70      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       162317                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         4115                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     60.025516                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    56.893613                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    19.555018                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15             1      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23           28      0.68%      0.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          147      3.57%      4.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          354      8.60%     12.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47          570     13.85%     26.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55          715     17.38%     44.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63          662     16.09%     60.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71          584     14.19%     74.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79          408      9.91%     84.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          272      6.61%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          161      3.91%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          100      2.43%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           50      1.22%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           32      0.78%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           15      0.36%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            7      0.17%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            5      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            2      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         4115                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         4115                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.796598                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.785542                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.608391                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             421     10.23%     10.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            3691     89.70%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         4115                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              15814720                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  11712                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                4686912                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               15826432                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             4688896                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       15.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        4.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    15.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     4.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.16                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1016615272938                       # Total gap between requests
system.mem_ctrls1.avgGap                   6342903.95                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     15814592                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks      4686912                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 125.884201112556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 15553181.873757932335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 4609438.850037897937                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       247286                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks        73264                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  10096970577                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23361653955771                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40831.15                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 318869485.09                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   49.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           605928960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           322058880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          924687120                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         199764180                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     91222064700                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    313634705760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      487175047200                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       479.122200                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 814415893081                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 168438208327                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           553014420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           293934135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          839642580                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         182512080                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     84822804660                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    319023310560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      485981056035                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       477.947945                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 828491379046                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 154362722362                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2255451                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2255451                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2255451                       # number of overall hits
system.l2.overall_hits::total                 2255451                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       246370                       # number of demand (read+write) misses
system.l2.demand_misses::total                 246372                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       246370                       # number of overall misses
system.l2.overall_misses::total                246372                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       172221                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  22561943877                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22562116098                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       172221                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  22561943877                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22562116098                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2501821                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2501823                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2501821                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2501823                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.098476                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.098477                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.098476                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.098477                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86110.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 91577.480525                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91577.436145                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86110.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91577.480525                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91577.436145                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               72850                       # number of writebacks
system.l2.writebacks::total                     72850                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       246370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            246372                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       246370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           246372                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       155164                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  20454307706                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20454462870                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       155164                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  20454307706                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20454462870                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.098476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.098477                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.098476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098477                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        77582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 83022.720729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83022.676562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        77582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 83022.720729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83022.676562                       # average overall mshr miss latency
system.l2.replacements                         246379                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1436612                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1436612                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1436612                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1436612                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        19062                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19062                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3003                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3003                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    265839168                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     265839168                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        22065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             22065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.136098                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.136098                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88524.531469                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88524.531469                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3003                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3003                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    240052207                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    240052207                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.136098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.136098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79937.464868                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79937.464868                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       172221                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       172221                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86110.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86110.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       155164                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       155164                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        77582                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        77582                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2236389                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2236389                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       243367                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          243367                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  22296104709                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22296104709                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2479756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2479756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.098142                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.098142                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91615.152050                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91615.152050                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       243367                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       243367                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  20214255499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20214255499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.098142                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.098142                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 83060.790900                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83060.790900                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                    13745467                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    262763                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     52.311273                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.305594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2689.487942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.060376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 13691.146088                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.164153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.835641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14092                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  80240731                       # Number of tag accesses
system.l2.tags.data_accesses                 80240731                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    983192498592                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1016807501408                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000289298                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    867551431                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2867840729                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000289298                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    867551431                       # number of overall hits
system.cpu.icache.overall_hits::total      2867840729                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          923                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            925                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          923                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total           925                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       176391                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       176391                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       176391                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       176391                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000290221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    867551433                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2867841654                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000290221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    867551433                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2867841654                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 88195.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   190.692973                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 88195.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   190.692973                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          301                       # number of writebacks
system.cpu.icache.writebacks::total               301                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       174723                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       174723                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       174723                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       174723                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 87361.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87361.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 87361.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87361.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                    301                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000289298                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    867551431                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2867840729                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          923                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           925                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       176391                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       176391                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000290221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    867551433                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2867841654                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 88195.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   190.692973                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       174723                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       174723                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 87361.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87361.500000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.927185                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2867841654                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               925                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3100369.355676                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.547818                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.379367                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999275                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000608                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      111845825431                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     111845825431                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    666242068                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    288878225                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        955120293                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    666242068                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    288878225                       # number of overall hits
system.cpu.dcache.overall_hits::total       955120293                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5589468                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2499814                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8089282                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5589468                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2499814                       # number of overall misses
system.cpu.dcache.overall_misses::total       8089282                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  47555676213                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47555676213                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  47555676213                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47555676213                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    671831536                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    291378039                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    963209575                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    671831536                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    291378039                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    963209575                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.008579                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008398                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.008579                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008398                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19023.685847                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  5878.850090                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19023.685847                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  5878.850090                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4974735                       # number of writebacks
system.cpu.dcache.writebacks::total           4974735                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2499814                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2499814                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2499814                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2499814                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  45470831337                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  45470831337                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  45470831337                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45470831337                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008579                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002595                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008579                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002595                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18189.685847                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18189.685847                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18189.685847                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18189.685847                       # average overall mshr miss latency
system.cpu.dcache.replacements                8095967                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    402295572                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    175194094                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       577489666                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5229138                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2477749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7706887                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  47076905586                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47076905586                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    407524710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    177671843                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    585196553                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013170                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 18999.868665                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  6108.420376                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2477749                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2477749                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  45010462920                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  45010462920                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013946                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004234                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18165.868665                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18165.868665                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    263946496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    113684131                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      377630627                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       360330                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        22065                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       382395                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    478770627                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    478770627                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    264306826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    113706196                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    378013022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 21698.192930                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1252.031609                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        22065                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22065                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    460368417                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    460368417                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000194                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 20864.192930                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20864.192930                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      5927808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      3206157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      9133965                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4934                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data         2007                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         6941                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     21761979                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     21761979                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      5932742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      3208164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      9140906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000626                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000759                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 10843.038864                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  3135.280075                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         2007                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2007                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     20088141                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     20088141                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000626                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10009.038864                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10009.038864                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      5932742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      3208164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      9140906                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      5932742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      3208164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      9140906                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           981491387                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8096223                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.228304                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   128.036187                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   127.963112                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.500141                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.499856                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       31415820607                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      31415820607                       # Number of data accesses

---------- End Simulation Statistics   ----------
