/* Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP2C35F672) Path("D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/output_files/") File("AES_128.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
