<stg><name>conv_2d_cl<array,array<ap_fixed,2u>,config2></name>


<trans_list>

<trans id="215" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:0  %pX_loc_1 = alloca i32

]]></Node>
<StgValue><ssdm name="pX_loc_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:1  %sX_loc_1 = alloca i32

]]></Node>
<StgValue><ssdm name="sX_loc_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:2  %pY_loc_1 = alloca i32

]]></Node>
<StgValue><ssdm name="pY_loc_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:3  %sY_loc_1 = alloca i32

]]></Node>
<StgValue><ssdm name="sY_loc_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str238, i32 0, i32 0, [1 x i8]* @p_str239, [1 x i8]* @p_str240, [1 x i8]* @p_str241, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str242, [1 x i8]* @p_str243)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str231, i32 0, i32 0, [1 x i8]* @p_str232, [1 x i8]* @p_str233, [1 x i8]* @p_str234, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str235, [1 x i8]* @p_str236)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str224, i32 0, i32 0, [1 x i8]* @p_str225, [1 x i8]* @p_str226, [1 x i8]* @p_str227, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str228, [1 x i8]* @p_str229)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:7  %kernel_data_V_1_load = load i16* @kernel_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:8  %kernel_data_V_2_load = load i16* @kernel_data_V_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:9  %kernel_data_V_4_load = load i16* @kernel_data_V_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:10  %kernel_data_V_5_load = load i16* @kernel_data_V_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:11  %kernel_data_V_7_load = load i16* @kernel_data_V_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:12  %kernel_data_V_8_load = load i16* @kernel_data_V_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_8_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:13  %sX_load = load i32* @sX, align 4

]]></Node>
<StgValue><ssdm name="sX_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:14  %sY_load = load i32* @sY, align 4

]]></Node>
<StgValue><ssdm name="sY_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:15  %pY_load = load i32* @pY, align 4

]]></Node>
<StgValue><ssdm name="pY_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:16  %pX_load = load i32* @pX, align 4

]]></Node>
<StgValue><ssdm name="pX_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:17  store i32 %sY_load, i32* %sY_loc_1

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:18  store i32 %pY_load, i32* %pY_loc_1

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:19  store i32 %sX_load, i32* %sX_loc_1

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:20  store i32 %pX_load, i32* %pX_loc_1

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:21  br label %"compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i"

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i:0  %indvar_flatten = phi i7 [ 0, %codeRepl ], [ %add_ln78, %"compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i.backedge" ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i:1  %kernel_data_V_1_loc_1 = phi i16 [ %kernel_data_V_1_load, %codeRepl ], [ %kernel_data_V_1_ret, %"compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i.backedge" ]

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_loc_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i:2  %kernel_data_V_2_loc_1 = phi i16 [ %kernel_data_V_2_load, %codeRepl ], [ %kernel_data_V_2_ret, %"compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i.backedge" ]

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_loc_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i:3  %kernel_data_V_4_loc_1 = phi i16 [ %kernel_data_V_4_load, %codeRepl ], [ %kernel_data_V_4_ret, %"compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i.backedge" ]

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_loc_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i:4  %kernel_data_V_5_loc_1 = phi i16 [ %kernel_data_V_5_load, %codeRepl ], [ %kernel_data_V_5_ret, %"compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i.backedge" ]

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_loc_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i:5  %kernel_data_V_7_loc_1 = phi i16 [ %kernel_data_V_7_load, %codeRepl ], [ %kernel_data_V_7_ret, %"compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i.backedge" ]

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_loc_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i:6  %kernel_data_V_8_loc_1 = phi i16 [ %kernel_data_V_8_load, %codeRepl ], [ %kernel_data_V_8_ret, %"compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i.backedge" ]

]]></Node>
<StgValue><ssdm name="kernel_data_V_8_loc_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i:7  %icmp_ln78 = icmp eq i7 %indvar_flatten, -28

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i:8  %add_ln78 = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i:9  br i1 %icmp_ln78, label %"conv_2d_buffer_cl<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit", label %hls_label_2

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i.backedge:0  br label %"compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:10  %tmp_data_0_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_data_V)

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="144" op_0_bw="144" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
hls_label_2:11  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"shift_line_buffer<array<ap_fixed,1u>,config2>"(i16 %tmp_data_0_V, i16 %kernel_data_V_1_loc_1, i16 %kernel_data_V_2_loc_1, i16 %kernel_data_V_4_loc_1, i16 %kernel_data_V_5_loc_1, i16 %kernel_data_V_7_loc_1, i16 %kernel_data_V_8_loc_1)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="144">
<![CDATA[
hls_label_2:12  %kernel_data_V_6_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_6_ret"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="144">
<![CDATA[
hls_label_2:13  %kernel_data_V_3_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_ret"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="144">
<![CDATA[
hls_label_2:14  %kernel_data_V_0_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="kernel_data_V_0_ret"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="144">
<![CDATA[
hls_label_2:15  %kernel_data_V_1_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_ret"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:16  store i16 %kernel_data_V_1_ret, i16* @kernel_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="144">
<![CDATA[
hls_label_2:17  %kernel_data_V_2_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_2_ret"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:18  store i16 %kernel_data_V_2_ret, i16* @kernel_data_V_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="144">
<![CDATA[
hls_label_2:19  %kernel_data_V_4_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_ret"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:20  store i16 %kernel_data_V_4_ret, i16* @kernel_data_V_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="144">
<![CDATA[
hls_label_2:21  %kernel_data_V_5_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_ret"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:22  store i16 %kernel_data_V_5_ret, i16* @kernel_data_V_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="144">
<![CDATA[
hls_label_2:23  %kernel_data_V_7_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_ret"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:24  store i16 %kernel_data_V_7_ret, i16* @kernel_data_V_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="144">
<![CDATA[
hls_label_2:25  %kernel_data_V_8_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_8_ret"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_2:26  store i16 %kernel_data_V_8_ret, i16* @kernel_data_V_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:0  %pX_loc_1_load = load i32* %pX_loc_1

]]></Node>
<StgValue><ssdm name="pX_loc_1_load"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:1  %sX_loc_1_load_1 = load i32* %sX_loc_1

]]></Node>
<StgValue><ssdm name="sX_loc_1_load_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:2  %pY_loc_1_load = load i32* %pY_loc_1

]]></Node>
<StgValue><ssdm name="pY_loc_1_load"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:3  %sY_loc_1_load_1 = load i32* %sY_loc_1

]]></Node>
<StgValue><ssdm name="sY_loc_1_load_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:27  %icmp_ln272 = icmp eq i32 %sX_loc_1_load_1, 2

]]></Node>
<StgValue><ssdm name="icmp_ln272"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:28  %icmp_ln272_1 = icmp eq i32 %sY_loc_1_load_1, 2

]]></Node>
<StgValue><ssdm name="icmp_ln272_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:29  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_loc_1_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_2:30  %icmp_ln272_2 = icmp sgt i31 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln272_2"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:31  %tmp_40 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_loc_1_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_2:32  %icmp_ln272_3 = icmp sgt i31 %tmp_40, 0

]]></Node>
<StgValue><ssdm name="icmp_ln272_3"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:33  %and_ln272 = and i1 %icmp_ln272, %icmp_ln272_1

]]></Node>
<StgValue><ssdm name="and_ln272"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:34  %and_ln272_1 = and i1 %icmp_ln272_2, %icmp_ln272_3

]]></Node>
<StgValue><ssdm name="and_ln272_1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:35  %and_ln272_2 = and i1 %and_ln272_1, %and_ln272

]]></Node>
<StgValue><ssdm name="and_ln272_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2:36  br i1 %and_ln272_2, label %hls_label_4, label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="26" op_0_bw="16">
<![CDATA[
hls_label_4:3  %sext_ln1118 = sext i16 %kernel_data_V_0_ret to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_4:4  %mul_ln1118 = mul i26 %sext_ln1118, 376

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:5  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_4:6  %shl_ln = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %kernel_data_V_0_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="22" op_0_bw="21">
<![CDATA[
hls_label_4:7  %sext_ln1118_862 = sext i21 %shl_ln to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_862"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
hls_label_4:8  %shl_ln1118_s = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %kernel_data_V_0_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="22" op_0_bw="19">
<![CDATA[
hls_label_4:9  %sext_ln1118_863 = sext i19 %shl_ln1118_s to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_863"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_4:10  %add_ln1118 = add i22 %sext_ln1118_863, %sext_ln1118_862

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="12" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:11  %trunc_ln708_s = call i12 @_ssdm_op_PartSelect.i12.i22.i32.i32(i22 %add_ln1118, i32 10, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="12">
<![CDATA[
hls_label_4:12  %sext_ln1118_864 = sext i12 %trunc_ln708_s to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_864"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="23" op_0_bw="16">
<![CDATA[
hls_label_4:13  %sext_ln1118_865 = sext i16 %kernel_data_V_1_ret to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_865"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="26" op_0_bw="16">
<![CDATA[
hls_label_4:14  %sext_ln1118_866 = sext i16 %kernel_data_V_1_ret to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_866"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_4:15  %mul_ln1118_958 = mul i26 %sext_ln1118_866, -300

]]></Node>
<StgValue><ssdm name="mul_ln1118_958"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:16  %trunc_ln708_1247 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_958, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1247"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:17  %mul_ln1118_959 = mul i23 %sext_ln1118_865, 38

]]></Node>
<StgValue><ssdm name="mul_ln1118_959"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="13" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:18  %trunc_ln708_1270 = call i13 @_ssdm_op_PartSelect.i13.i23.i32.i32(i23 %mul_ln1118_959, i32 10, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1270"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="13">
<![CDATA[
hls_label_4:19  %sext_ln1118_867 = sext i13 %trunc_ln708_1270 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_867"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="26" op_0_bw="16">
<![CDATA[
hls_label_4:20  %sext_ln1118_868 = sext i16 %kernel_data_V_2_ret to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_868"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_4:21  %mul_ln1118_960 = mul i26 %sext_ln1118_868, -363

]]></Node>
<StgValue><ssdm name="mul_ln1118_960"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:22  %trunc_ln708_1249 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_960, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1249"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_4:23  %mul_ln1118_961 = mul i26 %sext_ln1118_868, 359

]]></Node>
<StgValue><ssdm name="mul_ln1118_961"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:24  %trunc_ln708_1250 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_961, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1250"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="23" op_0_bw="16">
<![CDATA[
hls_label_4:25  %sext_ln1118_869 = sext i16 %kernel_data_V_3_ret to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_869"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
hls_label_4:26  %shl_ln1118_369 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %kernel_data_V_3_ret, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_369"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="23">
<![CDATA[
hls_label_4:27  %sext_ln1118_870 = sext i23 %shl_ln1118_369 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_870"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_4:28  %shl_ln1118_370 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %kernel_data_V_3_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_370"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="21">
<![CDATA[
hls_label_4:29  %sext_ln1118_871 = sext i21 %shl_ln1118_370 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_871"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_4:30  %sub_ln1118 = sub i24 %sext_ln1118_870, %sext_ln1118_871

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:31  %trunc_ln708_1271 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %sub_ln1118, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1271"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="15" op_0_bw="14">
<![CDATA[
hls_label_4:32  %sext_ln1118_872 = sext i14 %trunc_ln708_1271 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_872"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:33  %mul_ln1118_962 = mul i23 %sext_ln1118_869, -52

]]></Node>
<StgValue><ssdm name="mul_ln1118_962"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="13" op_0_bw="13" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:34  %trunc_ln708_1272 = call i13 @_ssdm_op_PartSelect.i13.i23.i32.i32(i23 %mul_ln1118_962, i32 10, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1272"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="14" op_0_bw="13">
<![CDATA[
hls_label_4:35  %sext_ln1118_873 = sext i13 %trunc_ln708_1272 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_873"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="26" op_0_bw="16">
<![CDATA[
hls_label_4:36  %sext_ln1118_874 = sext i16 %kernel_data_V_4_ret to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_874"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="25" op_0_bw="16">
<![CDATA[
hls_label_4:37  %sext_ln1118_875 = sext i16 %kernel_data_V_4_ret to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_875"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_4:38  %mul_ln1118_963 = mul i25 %sext_ln1118_875, 214

]]></Node>
<StgValue><ssdm name="mul_ln1118_963"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:39  %trunc_ln708_1273 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_963, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1273"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:40  %sext_ln708 = sext i15 %trunc_ln708_1273 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_4:41  %mul_ln1118_964 = mul i26 %sext_ln1118_874, -479

]]></Node>
<StgValue><ssdm name="mul_ln1118_964"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:42  %trunc_ln708_1254 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_964, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1254"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="23" op_0_bw="16">
<![CDATA[
hls_label_4:43  %sext_ln1118_876 = sext i16 %kernel_data_V_5_ret to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_876"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="26" op_0_bw="16">
<![CDATA[
hls_label_4:44  %sext_ln1118_877 = sext i16 %kernel_data_V_5_ret to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_877"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_4:45  %mul_ln1118_965 = mul i26 %sext_ln1118_877, 453

]]></Node>
<StgValue><ssdm name="mul_ln1118_965"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:46  %trunc_ln708_1255 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_965, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1255"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:47  %mul_ln1118_966 = mul i23 %sext_ln1118_876, -54

]]></Node>
<StgValue><ssdm name="mul_ln1118_966"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="13" op_0_bw="13" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:48  %trunc_ln708_1274 = call i13 @_ssdm_op_PartSelect.i13.i23.i32.i32(i23 %mul_ln1118_966, i32 10, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1274"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="13">
<![CDATA[
hls_label_4:49  %sext_ln1118_878 = sext i13 %trunc_ln708_1274 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_878"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="26" op_0_bw="16">
<![CDATA[
hls_label_4:50  %sext_ln1118_879 = sext i16 %kernel_data_V_6_ret to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_879"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_4:51  %shl_ln1118_371 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %kernel_data_V_6_ret, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_371"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="23" op_0_bw="22">
<![CDATA[
hls_label_4:52  %sext_ln1118_880 = sext i22 %shl_ln1118_371 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_880"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
hls_label_4:53  %shl_ln1118_372 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %kernel_data_V_6_ret, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_372"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="23" op_0_bw="20">
<![CDATA[
hls_label_4:54  %sext_ln1118_881 = sext i20 %shl_ln1118_372 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_881"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:55  %add_ln1118_72 = add i23 %sext_ln1118_881, %sext_ln1118_880

]]></Node>
<StgValue><ssdm name="add_ln1118_72"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="13" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:56  %trunc_ln708_1275 = call i13 @_ssdm_op_PartSelect.i13.i23.i32.i32(i23 %add_ln1118_72, i32 10, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1275"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="13">
<![CDATA[
hls_label_4:57  %sext_ln1118_882 = sext i13 %trunc_ln708_1275 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_882"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_4:58  %mul_ln1118_967 = mul i26 %sext_ln1118_879, 401

]]></Node>
<StgValue><ssdm name="mul_ln1118_967"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:59  %trunc_ln708_1258 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_967, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1258"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="25" op_0_bw="16">
<![CDATA[
hls_label_4:60  %sext_ln1118_883 = sext i16 %kernel_data_V_7_ret to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_883"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_4:61  %mul_ln1118_968 = mul i25 %sext_ln1118_883, -162

]]></Node>
<StgValue><ssdm name="mul_ln1118_968"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:62  %trunc_ln708_1276 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_968, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1276"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:63  %sext_ln708_438 = sext i15 %trunc_ln708_1276 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_438"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
hls_label_4:64  %shl_ln1118_373 = call i25 @_ssdm_op_BitConcatenate.i25.i16.i9(i16 %kernel_data_V_7_ret, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_373"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="26" op_0_bw="25">
<![CDATA[
hls_label_4:65  %sext_ln1118_884 = sext i25 %shl_ln1118_373 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_884"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_4:66  %shl_ln1118_374 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %kernel_data_V_7_ret, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_374"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="26" op_0_bw="22">
<![CDATA[
hls_label_4:67  %sext_ln1118_885 = sext i22 %shl_ln1118_374 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_885"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_4:68  %sub_ln1118_279 = sub i26 %sext_ln1118_885, %sext_ln1118_884

]]></Node>
<StgValue><ssdm name="sub_ln1118_279"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:69  %trunc_ln708_1260 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %sub_ln1118_279, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1260"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="25" op_0_bw="16">
<![CDATA[
hls_label_4:70  %sext_ln1118_886 = sext i16 %kernel_data_V_8_ret to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_886"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="26" op_0_bw="16">
<![CDATA[
hls_label_4:71  %sext_ln1118_887 = sext i16 %kernel_data_V_8_ret to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_887"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_4:72  %mul_ln1118_969 = mul i26 %sext_ln1118_887, -336

]]></Node>
<StgValue><ssdm name="mul_ln1118_969"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:73  %trunc_ln708_1261 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_969, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1261"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_4:74  %mul_ln1118_970 = mul i25 %sext_ln1118_886, 165

]]></Node>
<StgValue><ssdm name="mul_ln1118_970"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:75  %trunc_ln708_1277 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_970, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1277"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:76  %sext_ln708_439 = sext i15 %trunc_ln708_1277 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_439"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:77  %add_ln703 = add i16 %trunc_ln708_1247, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:78  %add_ln703_1286 = add i16 %trunc_ln708_1261, %trunc_ln708_1255

]]></Node>
<StgValue><ssdm name="add_ln703_1286"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:79  %add_ln703_1287 = add i16 %trunc_ln708_1249, %add_ln703_1286

]]></Node>
<StgValue><ssdm name="add_ln703_1287"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:80  %add_ln703_1288 = add i16 %add_ln703, %add_ln703_1287

]]></Node>
<StgValue><ssdm name="add_ln703_1288"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:81  %add_ln703_1289 = add i16 %sext_ln708_438, %sext_ln708

]]></Node>
<StgValue><ssdm name="add_ln703_1289"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_4:82  %add_ln703_1290 = add i14 %sext_ln1118_882, 883

]]></Node>
<StgValue><ssdm name="add_ln703_1290"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="15" op_0_bw="14">
<![CDATA[
hls_label_4:83  %sext_ln703 = sext i14 %add_ln703_1290 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_4:84  %add_ln703_1291 = add i15 %sext_ln1118_872, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_1291"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:85  %sext_ln703_573 = sext i15 %add_ln703_1291 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_573"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:86  %add_ln703_1292 = add i16 %add_ln703_1289, %sext_ln703_573

]]></Node>
<StgValue><ssdm name="add_ln703_1292"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:87  %res_out_0_V = add i16 %add_ln703_1288, %add_ln703_1292

]]></Node>
<StgValue><ssdm name="res_out_0_V"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:88  %add_ln703_1294 = add i16 %trunc_ln708_1254, %trunc_ln708_1250

]]></Node>
<StgValue><ssdm name="add_ln703_1294"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:89  %add_ln703_1295 = add i16 %sext_ln708_439, %trunc_ln708_1260

]]></Node>
<StgValue><ssdm name="add_ln703_1295"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:90  %add_ln703_1296 = add i16 %trunc_ln708_1258, %add_ln703_1295

]]></Node>
<StgValue><ssdm name="add_ln703_1296"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:91  %add_ln703_1297 = add i16 %add_ln703_1294, %add_ln703_1296

]]></Node>
<StgValue><ssdm name="add_ln703_1297"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_4:92  %add_ln703_1298 = add i14 %sext_ln1118_873, %sext_ln1118_867

]]></Node>
<StgValue><ssdm name="add_ln703_1298"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="15" op_0_bw="14">
<![CDATA[
hls_label_4:93  %sext_ln703_574 = sext i14 %add_ln703_1298 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_574"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_4:94  %add_ln703_1299 = add i13 %sext_ln1118_864, -1135

]]></Node>
<StgValue><ssdm name="add_ln703_1299"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="13">
<![CDATA[
hls_label_4:95  %sext_ln703_575 = sext i13 %add_ln703_1299 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_575"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_4:96  %add_ln703_1300 = add i14 %sext_ln1118_878, %sext_ln703_575

]]></Node>
<StgValue><ssdm name="add_ln703_1300"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="15" op_0_bw="14">
<![CDATA[
hls_label_4:97  %sext_ln703_576 = sext i14 %add_ln703_1300 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_576"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_4:98  %add_ln703_1301 = add i15 %sext_ln703_574, %sext_ln703_576

]]></Node>
<StgValue><ssdm name="add_ln703_1301"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:99  %sext_ln703_577 = sext i15 %add_ln703_1301 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_577"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:100  %acc_1_V = add i16 %add_ln703_1297, %sext_ln703_577

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge22.i.i:0  %pX_loc_1_load_1 = load i32* %pX_loc_1

]]></Node>
<StgValue><ssdm name="pX_loc_1_load_1"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.i.i:1  %icmp_ln293 = icmp eq i32 %pX_loc_1_load_1, 9

]]></Node>
<StgValue><ssdm name="icmp_ln293"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.i.i:2  br i1 %icmp_ln293, label %0, label %4

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sX_loc_1_load = load i32* %sX_loc_1

]]></Node>
<StgValue><ssdm name="sX_loc_1_load"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln306 = add nsw i32 %pX_loc_1_load_1, 1

]]></Node>
<StgValue><ssdm name="add_ln306"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  store i32 %add_ln306, i32* @pX, align 4

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln308 = add i32 %sX_loc_1_load, 1

]]></Node>
<StgValue><ssdm name="add_ln308"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %select_ln308 = select i1 %icmp_ln272, i32 2, i32 %add_ln308

]]></Node>
<StgValue><ssdm name="select_ln308"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  store i32 %select_ln308, i32* @sX, align 4

]]></Node>
<StgValue><ssdm name="store_ln308"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
:6  store i32 %select_ln308, i32* %sX_loc_1

]]></Node>
<StgValue><ssdm name="store_ln308"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  store i32 %add_ln306, i32* %pX_loc_1

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %"compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i.backedge"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %pY_loc_1_load_1 = load i32* %pY_loc_1

]]></Node>
<StgValue><ssdm name="pY_loc_1_load_1"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @pX, align 4

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  store i32 0, i32* @sX, align 4

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln297 = icmp eq i32 %pY_loc_1_load_1, 9

]]></Node>
<StgValue><ssdm name="icmp_ln297"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln297, label %1, label %2

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sY_loc_1_load = load i32* %sY_loc_1

]]></Node>
<StgValue><ssdm name="sY_loc_1_load"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln301 = add nsw i32 %pY_loc_1_load_1, 1

]]></Node>
<StgValue><ssdm name="add_ln301"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  store i32 %add_ln301, i32* @pY, align 4

]]></Node>
<StgValue><ssdm name="store_ln301"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln303 = add i32 %sY_loc_1_load, 1

]]></Node>
<StgValue><ssdm name="add_ln303"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %select_ln303 = select i1 %icmp_ln272_1, i32 2, i32 %add_ln303

]]></Node>
<StgValue><ssdm name="select_ln303"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
:5  store i32 %select_ln303, i32* %sY_loc_1

]]></Node>
<StgValue><ssdm name="store_ln303"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
:6  store i32 %add_ln301, i32* %pY_loc_1

]]></Node>
<StgValue><ssdm name="store_ln301"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY, align 4

]]></Node>
<StgValue><ssdm name="store_ln298"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:1  store i32 0, i32* %sY_loc_1

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
:2  store i32 0, i32* %pY_loc_1

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:2  store i32 0, i32* %sX_loc_1

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
:3  store i32 0, i32* %pX_loc_1

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
hls_label_2:4  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_2:5  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
hls_label_2:6  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str35) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:7  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str36)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln82"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2:9  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str36, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4:0  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str39)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
hls_label_4:1  call void (...)* @_ssdm_op_SpecResourceLimit(i32 18, [4 x i8]* @p_str18, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln81"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4:2  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str39, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
hls_label_4:101  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16 %res_out_0_V, i16 %acc_1_V)

]]></Node>
<StgValue><ssdm name="write_ln289"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4:102  br label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0  %sY_loc_1_load_2 = load i32* %sY_loc_1

]]></Node>
<StgValue><ssdm name="sY_loc_1_load_2"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %sY_loc_1_load_2, i32* @sY, align 4

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %"compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit.i.backedge"

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0">
<![CDATA[
conv_2d_buffer_cl<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config2>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln109"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
