-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_535_37 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mul_ln474 : IN STD_LOGIC_VECTOR (11 downto 0);
    mean : IN STD_LOGIC_VECTOR (31 downto 0);
    inv_std : IN STD_LOGIC_VECTOR (31 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2560_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2560_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2560_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2560_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2560_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2560_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2564_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2564_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2564_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2564_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2564_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2564_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2568_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2568_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2568_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2568_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2568_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2568_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2572_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2572_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2572_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2572_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2572_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2572_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2576_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2576_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2576_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2576_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2576_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2576_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2580_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2580_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2580_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2580_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2580_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2580_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2328_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2328_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2328_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2328_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2328_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2328_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2332_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2332_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2332_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2332_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2332_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2332_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2336_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2336_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2336_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2336_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2336_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2336_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2340_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2340_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2340_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2340_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2340_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2340_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2344_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2344_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2344_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2344_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2344_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2344_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2348_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2348_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2348_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2348_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2348_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2348_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2352_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2352_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2352_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2352_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2352_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2352_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2356_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2356_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2356_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2356_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2356_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2356_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2360_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2360_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2360_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2360_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2360_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2360_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2364_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2364_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2364_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2364_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2364_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2364_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2368_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2368_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2368_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2368_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2368_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2368_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2372_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2372_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2372_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2372_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2372_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2372_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2376_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2376_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2376_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2376_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2376_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2376_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2380_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2380_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2380_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2380_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2380_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2380_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2384_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2384_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2384_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2384_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2384_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2384_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2388_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2388_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2388_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2388_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2388_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2388_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2392_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2392_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2392_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2392_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2392_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2392_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2396_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2396_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2396_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2396_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2396_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2396_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2400_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2400_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2400_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2400_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2400_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2400_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2404_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2404_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2404_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2404_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2404_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2404_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2408_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2408_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2408_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2408_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2408_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2408_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2412_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2412_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2412_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2412_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2412_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2412_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2416_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2416_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2416_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2416_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2416_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2416_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2420_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2420_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2420_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2420_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2420_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2420_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2424_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2424_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2424_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2424_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2424_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2424_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2428_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2428_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2428_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2428_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2428_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2428_p_idle : IN STD_LOGIC;
    grp_fu_1323_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1323_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1323_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1323_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1323_p_ce : OUT STD_LOGIC;
    grp_fu_2728_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2728_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2728_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2728_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2728_p_ce : OUT STD_LOGIC;
    grp_fu_2732_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2732_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2732_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2732_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2732_p_ce : OUT STD_LOGIC;
    grp_fu_2736_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2736_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2736_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2736_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2736_p_ce : OUT STD_LOGIC;
    grp_fu_2740_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2740_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2740_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2740_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2740_p_ce : OUT STD_LOGIC;
    grp_fu_2744_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2744_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2744_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2744_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2744_p_ce : OUT STD_LOGIC;
    grp_fu_2748_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2748_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2748_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2748_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2748_p_ce : OUT STD_LOGIC;
    grp_fu_2752_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2752_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2752_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2752_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2752_p_ce : OUT STD_LOGIC;
    grp_fu_2756_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2756_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2756_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2756_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2756_p_ce : OUT STD_LOGIC;
    grp_fu_2760_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2760_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2760_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2760_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2760_p_ce : OUT STD_LOGIC;
    grp_fu_2764_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2764_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2764_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2764_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2764_p_ce : OUT STD_LOGIC;
    grp_fu_2768_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2768_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2768_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2768_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2768_p_ce : OUT STD_LOGIC;
    grp_fu_2772_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2772_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2772_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2772_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2772_p_ce : OUT STD_LOGIC;
    grp_fu_2776_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2776_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2776_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2776_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2776_p_ce : OUT STD_LOGIC;
    grp_fu_2780_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2780_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2780_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2780_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2780_p_ce : OUT STD_LOGIC;
    grp_fu_2784_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2784_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2784_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2784_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2784_p_ce : OUT STD_LOGIC;
    grp_fu_2584_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2584_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2584_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2584_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2584_p_ce : OUT STD_LOGIC;
    grp_fu_2588_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2588_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2588_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2588_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2588_p_ce : OUT STD_LOGIC;
    grp_fu_2592_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2592_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2592_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2592_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2592_p_ce : OUT STD_LOGIC;
    grp_fu_2596_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2596_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2596_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2596_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2596_p_ce : OUT STD_LOGIC;
    grp_fu_2600_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2600_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2600_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2600_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2600_p_ce : OUT STD_LOGIC;
    grp_fu_2604_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2604_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2604_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2604_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2604_p_ce : OUT STD_LOGIC;
    grp_fu_2432_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2432_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2432_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2432_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2432_p_ce : OUT STD_LOGIC;
    grp_fu_2436_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2436_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2436_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2436_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2436_p_ce : OUT STD_LOGIC;
    grp_fu_2440_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2440_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2440_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2440_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2440_p_ce : OUT STD_LOGIC;
    grp_fu_2444_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2444_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2444_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2444_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2444_p_ce : OUT STD_LOGIC;
    grp_fu_2448_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2448_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2448_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2448_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2448_p_ce : OUT STD_LOGIC;
    grp_fu_2452_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2452_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2452_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2452_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2452_p_ce : OUT STD_LOGIC;
    grp_fu_2456_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2456_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2456_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2456_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2456_p_ce : OUT STD_LOGIC;
    grp_fu_2460_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2460_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2460_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2460_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2460_p_ce : OUT STD_LOGIC;
    grp_fu_2464_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2464_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2464_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2464_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2464_p_ce : OUT STD_LOGIC;
    grp_fu_2468_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2468_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2468_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2468_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2468_p_ce : OUT STD_LOGIC;
    grp_fu_1330_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1330_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1330_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1330_p_ce : OUT STD_LOGIC;
    grp_fu_1335_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1335_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1335_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1335_p_ce : OUT STD_LOGIC;
    grp_fu_2672_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2672_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2672_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2672_p_ce : OUT STD_LOGIC;
    grp_fu_2676_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2676_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2676_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2676_p_ce : OUT STD_LOGIC;
    grp_fu_2680_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2680_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2680_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2680_p_ce : OUT STD_LOGIC;
    grp_fu_2684_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2684_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2684_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2684_p_ce : OUT STD_LOGIC;
    grp_fu_2688_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2688_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2688_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2688_p_ce : OUT STD_LOGIC;
    grp_fu_2692_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2692_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2692_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2692_p_ce : OUT STD_LOGIC;
    grp_fu_2696_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2696_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2696_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2696_p_ce : OUT STD_LOGIC;
    grp_fu_2700_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2700_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2700_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2700_p_ce : OUT STD_LOGIC;
    grp_fu_2704_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2704_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2704_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2704_p_ce : OUT STD_LOGIC;
    grp_fu_2708_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2708_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2708_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2708_p_ce : OUT STD_LOGIC;
    grp_fu_2712_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2712_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2712_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2712_p_ce : OUT STD_LOGIC;
    grp_fu_2716_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2716_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2716_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2716_p_ce : OUT STD_LOGIC;
    grp_fu_2720_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2720_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2720_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2720_p_ce : OUT STD_LOGIC;
    grp_fu_2724_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2724_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2724_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2724_p_ce : OUT STD_LOGIC;
    grp_fu_2608_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2608_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2608_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2608_p_ce : OUT STD_LOGIC;
    grp_fu_2612_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2612_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2612_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2612_p_ce : OUT STD_LOGIC;
    grp_fu_2616_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2616_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2616_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2616_p_ce : OUT STD_LOGIC;
    grp_fu_2620_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2620_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2620_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2620_p_ce : OUT STD_LOGIC;
    grp_fu_2624_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2624_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2624_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2624_p_ce : OUT STD_LOGIC;
    grp_fu_2628_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2628_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2628_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2628_p_ce : OUT STD_LOGIC;
    grp_fu_2632_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2632_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2632_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2632_p_ce : OUT STD_LOGIC;
    grp_fu_2636_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2636_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2636_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2636_p_ce : OUT STD_LOGIC;
    grp_fu_2640_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2640_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2640_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2640_p_ce : OUT STD_LOGIC;
    grp_fu_2644_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2644_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2644_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2644_p_ce : OUT STD_LOGIC;
    grp_fu_2648_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2648_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2648_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2648_p_ce : OUT STD_LOGIC;
    grp_fu_2652_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2652_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2652_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2652_p_ce : OUT STD_LOGIC;
    grp_fu_2656_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2656_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2656_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2656_p_ce : OUT STD_LOGIC;
    grp_fu_2660_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2660_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2660_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2660_p_ce : OUT STD_LOGIC;
    grp_fu_2664_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2664_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2664_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2664_p_ce : OUT STD_LOGIC;
    grp_fu_2668_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2668_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2668_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2668_p_ce : OUT STD_LOGIC );
end;


architecture behav of activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_535_37 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_300 : STD_LOGIC_VECTOR (9 downto 0) := "1100000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv10_20 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln535_fu_1396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln535_reg_1964 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln535_reg_1964_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln535_reg_1964_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln535_reg_1964_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln535_reg_1964_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln535_reg_1964_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln535_reg_1964_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln535_reg_1964_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln547_fu_1422_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln547_reg_1968 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln547_reg_1968_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln547_reg_1968_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln547_reg_1968_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln547_reg_1968_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln547_reg_1968_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln547_reg_1968_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln547_reg_1968_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln547_reg_1968_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln547_reg_1968_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln547_1_fu_1470_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln547_1_reg_2068 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln547_1_reg_2068_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln547_1_reg_2068_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln547_1_reg_2068_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln547_1_reg_2068_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln547_1_reg_2068_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln547_1_reg_2068_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln547_1_reg_2068_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln547_1_reg_2068_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln547_1_reg_2068_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_281_reg_2168 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_283_reg_2173 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_285_reg_2178 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_287_reg_2183 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_289_reg_2188 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_291_reg_2193 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_293_reg_2198 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_295_reg_2203 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_297_reg_2208 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_299_reg_2213 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_2218 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_reg_2223 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_74_reg_2228 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_75_reg_2233 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_76_reg_2238 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_78_reg_2243 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_301_reg_2248 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_303_reg_2253 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_305_reg_2258 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_307_reg_2263 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_309_reg_2268 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_311_reg_2273 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_313_reg_2278 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_315_reg_2283 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_317_reg_2288 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_319_reg_2293 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_3_reg_2298 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_3_reg_2303 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_3_reg_2308 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_3_reg_2313 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_3_reg_2318 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_3_reg_2323 : STD_LOGIC_VECTOR (15 downto 0);
    signal v_fu_1508_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_1_fu_1520_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_2_fu_1532_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_3_fu_1544_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_4_fu_1556_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_5_fu_1568_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_6_fu_1580_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_7_fu_1592_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_8_fu_1604_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_9_fu_1616_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_10_fu_1628_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_11_fu_1640_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_12_fu_1652_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_13_fu_1664_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_14_fu_1676_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_15_fu_1688_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_16_fu_1700_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_17_fu_1712_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_18_fu_1724_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_19_fu_1736_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_20_fu_1748_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_21_fu_1760_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_22_fu_1772_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_23_fu_1784_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_24_fu_1796_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_25_fu_1808_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_26_fu_1820_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_27_fu_1832_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_28_fu_1844_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_29_fu_1856_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_30_fu_1868_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_31_fu_1880_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub5_reg_2488 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_1_reg_2493 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_2_reg_2498 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_3_reg_2503 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_4_reg_2508 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_5_reg_2513 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_6_reg_2518 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_7_reg_2523 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_8_reg_2528 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_9_reg_2533 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_s_reg_2538 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_10_reg_2543 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_11_reg_2548 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_12_reg_2553 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_13_reg_2558 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_14_reg_2563 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_15_reg_2568 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_16_reg_2573 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_17_reg_2578 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_18_reg_2583 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_19_reg_2588 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_20_reg_2593 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_21_reg_2598 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_22_reg_2603 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_23_reg_2608 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_24_reg_2613 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_25_reg_2618 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_26_reg_2623 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_27_reg_2628 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_28_reg_2633 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_29_reg_2638 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub782_30_reg_2643 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_reg_2648 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_1_reg_2653 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_2_reg_2658 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_3_reg_2663 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_4_reg_2668 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_5_reg_2673 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_6_reg_2678 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_7_reg_2683 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_8_reg_2688 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_9_reg_2693 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_10_reg_2698 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_11_reg_2703 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_12_reg_2708 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_13_reg_2713 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_14_reg_2718 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_15_reg_2723 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_16_reg_2728 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_17_reg_2733 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_18_reg_2738 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_19_reg_2743 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_20_reg_2748 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_21_reg_2753 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_22_reg_2758 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_23_reg_2763 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_24_reg_2768 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_25_reg_2773 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_26_reg_2778 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_27_reg_2783 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_28_reg_2788 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_29_reg_2793 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_30_reg_2798 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_31_reg_2803 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_to_bf16_fu_940_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_946_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_952_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_958_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_964_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_970_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_976_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_982_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_988_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_994_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1000_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1006_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1012_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1018_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1024_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1030_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1036_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1042_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1048_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1054_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1060_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1066_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1072_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1078_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1084_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1090_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1096_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1102_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1108_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1114_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1120_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1126_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_940_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp418 : BOOLEAN;
    signal grp_float_to_bf16_fu_946_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp419 : BOOLEAN;
    signal grp_float_to_bf16_fu_952_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp420 : BOOLEAN;
    signal grp_float_to_bf16_fu_958_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp421 : BOOLEAN;
    signal grp_float_to_bf16_fu_964_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp422 : BOOLEAN;
    signal grp_float_to_bf16_fu_970_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp423 : BOOLEAN;
    signal grp_float_to_bf16_fu_976_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp424 : BOOLEAN;
    signal grp_float_to_bf16_fu_982_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp425 : BOOLEAN;
    signal grp_float_to_bf16_fu_988_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp426 : BOOLEAN;
    signal grp_float_to_bf16_fu_994_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp427 : BOOLEAN;
    signal grp_float_to_bf16_fu_1000_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp428 : BOOLEAN;
    signal grp_float_to_bf16_fu_1006_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp429 : BOOLEAN;
    signal grp_float_to_bf16_fu_1012_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp430 : BOOLEAN;
    signal grp_float_to_bf16_fu_1018_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp431 : BOOLEAN;
    signal grp_float_to_bf16_fu_1024_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp432 : BOOLEAN;
    signal grp_float_to_bf16_fu_1030_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp433 : BOOLEAN;
    signal grp_float_to_bf16_fu_1036_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp434 : BOOLEAN;
    signal grp_float_to_bf16_fu_1042_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp435 : BOOLEAN;
    signal grp_float_to_bf16_fu_1048_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp436 : BOOLEAN;
    signal grp_float_to_bf16_fu_1054_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp437 : BOOLEAN;
    signal grp_float_to_bf16_fu_1060_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp438 : BOOLEAN;
    signal grp_float_to_bf16_fu_1066_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp439 : BOOLEAN;
    signal grp_float_to_bf16_fu_1072_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp440 : BOOLEAN;
    signal grp_float_to_bf16_fu_1078_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp441 : BOOLEAN;
    signal grp_float_to_bf16_fu_1084_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp442 : BOOLEAN;
    signal grp_float_to_bf16_fu_1090_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp443 : BOOLEAN;
    signal grp_float_to_bf16_fu_1096_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp444 : BOOLEAN;
    signal grp_float_to_bf16_fu_1102_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp445 : BOOLEAN;
    signal grp_float_to_bf16_fu_1108_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp446 : BOOLEAN;
    signal grp_float_to_bf16_fu_1114_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp447 : BOOLEAN;
    signal grp_float_to_bf16_fu_1120_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp448 : BOOLEAN;
    signal grp_float_to_bf16_fu_1126_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp449 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal idx_fu_118 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln535_fu_1490_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (9 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local : STD_LOGIC;
    signal lshr_ln5_fu_1402_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln546_fu_1412_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln546_fu_1416_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_s_fu_1442_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln5_fu_1452_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln546_1_fu_1460_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln546_1_fu_1464_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_f32_fu_1501_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_131_fu_1513_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_132_fu_1525_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_133_fu_1537_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_134_fu_1549_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_135_fu_1561_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_136_fu_1573_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_137_fu_1585_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_138_fu_1597_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_139_fu_1609_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_140_fu_1621_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_141_fu_1633_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_142_fu_1645_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_143_fu_1657_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_144_fu_1669_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_145_fu_1681_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_146_fu_1693_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_147_fu_1705_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_148_fu_1717_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_149_fu_1729_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_150_fu_1741_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_151_fu_1753_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_152_fu_1765_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_153_fu_1777_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_154_fu_1789_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_155_fu_1801_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_156_fu_1813_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_157_fu_1825_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_158_fu_1837_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_159_fu_1849_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_160_fu_1861_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_161_fu_1873_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_float_to_bf16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1000_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1000_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1000_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1000_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1000_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1006_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1006_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1006_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1006_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1006_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1012_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1012_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1012_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1012_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1012_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1018_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1018_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1018_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1018_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1018_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1024_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1024_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1024_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1024_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1024_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1030_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1030_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1030_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1030_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1030_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1036_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1036_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1036_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1036_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1036_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1042_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1042_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1042_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1042_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1042_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1048_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1048_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1048_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1048_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1048_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1054_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1054_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1054_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1054_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1054_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1060_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1060_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1060_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1060_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1060_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1066_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1066_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1066_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1066_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1066_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1072_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1072_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1072_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1072_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1072_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1078_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1078_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1078_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1078_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1078_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1084_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1084_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1084_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1084_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1084_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1090_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1090_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1090_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1090_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1090_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1096_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1096_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1096_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1096_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1096_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1102_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1102_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1102_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1102_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1102_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1108_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1108_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1108_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1108_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1108_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1114_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1114_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1114_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1114_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1114_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1120_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1120_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1120_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1120_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1120_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1126_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1126_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_1126_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1126_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1126_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_940_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_940_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_940_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_940_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_940_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_946_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_946_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_946_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_946_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_946_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_952_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_952_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_952_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_952_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_952_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_958_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_958_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_958_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_958_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_958_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_964_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_964_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_964_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_964_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_964_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_970_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_970_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_970_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_970_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_970_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_976_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_976_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_976_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_976_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_976_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_982_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_982_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_982_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_982_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_982_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_988_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_988_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_988_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_988_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_988_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_994_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_994_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln535_reg_1964_pp0_iter7_reg = ap_const_lv1_1))) then 
                    grp_float_to_bf16_fu_994_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_994_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_994_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    idx_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln535_fu_1396_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    idx_fu_118 <= add_ln535_fu_1490_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_118 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_281_reg_2168 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_283_reg_2173 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_285_reg_2178 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_287_reg_2183 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_289_reg_2188 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_291_reg_2193 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_293_reg_2198 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_295_reg_2203 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_297_reg_2208 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_299_reg_2213 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_301_reg_2248 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_303_reg_2253 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_305_reg_2258 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_307_reg_2263 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_309_reg_2268 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_311_reg_2273 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_313_reg_2278 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_315_reg_2283 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_317_reg_2288 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_319_reg_2293 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_74_reg_2228 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_75_reg_2233 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_76_reg_2238 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_78_reg_2243 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_reg_2223 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_3_reg_2308 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_3_reg_2313 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_3_reg_2318 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_3_reg_2323 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_3_reg_2303 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0;
                p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_3_reg_2298 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0;
                p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_2218 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln535_reg_1964 <= icmp_ln535_fu_1396_p2;
                icmp_ln535_reg_1964_pp0_iter1_reg <= icmp_ln535_reg_1964;
                    zext_ln547_1_reg_2068(11 downto 0) <= zext_ln547_1_fu_1470_p1(11 downto 0);
                    zext_ln547_1_reg_2068_pp0_iter1_reg(11 downto 0) <= zext_ln547_1_reg_2068(11 downto 0);
                    zext_ln547_reg_1968(11 downto 0) <= zext_ln547_fu_1422_p1(11 downto 0);
                    zext_ln547_reg_1968_pp0_iter1_reg(11 downto 0) <= zext_ln547_reg_1968(11 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln535_reg_1964_pp0_iter2_reg <= icmp_ln535_reg_1964_pp0_iter1_reg;
                icmp_ln535_reg_1964_pp0_iter3_reg <= icmp_ln535_reg_1964_pp0_iter2_reg;
                icmp_ln535_reg_1964_pp0_iter4_reg <= icmp_ln535_reg_1964_pp0_iter3_reg;
                icmp_ln535_reg_1964_pp0_iter5_reg <= icmp_ln535_reg_1964_pp0_iter4_reg;
                icmp_ln535_reg_1964_pp0_iter6_reg <= icmp_ln535_reg_1964_pp0_iter5_reg;
                icmp_ln535_reg_1964_pp0_iter7_reg <= icmp_ln535_reg_1964_pp0_iter6_reg;
                out_f_10_reg_2698 <= grp_fu_2704_p_dout0;
                out_f_11_reg_2703 <= grp_fu_2708_p_dout0;
                out_f_12_reg_2708 <= grp_fu_2712_p_dout0;
                out_f_13_reg_2713 <= grp_fu_2716_p_dout0;
                out_f_14_reg_2718 <= grp_fu_2720_p_dout0;
                out_f_15_reg_2723 <= grp_fu_2724_p_dout0;
                out_f_16_reg_2728 <= grp_fu_2608_p_dout0;
                out_f_17_reg_2733 <= grp_fu_2612_p_dout0;
                out_f_18_reg_2738 <= grp_fu_2616_p_dout0;
                out_f_19_reg_2743 <= grp_fu_2620_p_dout0;
                out_f_1_reg_2653 <= grp_fu_1335_p_dout0;
                out_f_20_reg_2748 <= grp_fu_2624_p_dout0;
                out_f_21_reg_2753 <= grp_fu_2628_p_dout0;
                out_f_22_reg_2758 <= grp_fu_2632_p_dout0;
                out_f_23_reg_2763 <= grp_fu_2636_p_dout0;
                out_f_24_reg_2768 <= grp_fu_2640_p_dout0;
                out_f_25_reg_2773 <= grp_fu_2644_p_dout0;
                out_f_26_reg_2778 <= grp_fu_2648_p_dout0;
                out_f_27_reg_2783 <= grp_fu_2652_p_dout0;
                out_f_28_reg_2788 <= grp_fu_2656_p_dout0;
                out_f_29_reg_2793 <= grp_fu_2660_p_dout0;
                out_f_2_reg_2658 <= grp_fu_2672_p_dout0;
                out_f_30_reg_2798 <= grp_fu_2664_p_dout0;
                out_f_31_reg_2803 <= grp_fu_2668_p_dout0;
                out_f_3_reg_2663 <= grp_fu_2676_p_dout0;
                out_f_4_reg_2668 <= grp_fu_2680_p_dout0;
                out_f_5_reg_2673 <= grp_fu_2684_p_dout0;
                out_f_6_reg_2678 <= grp_fu_2688_p_dout0;
                out_f_7_reg_2683 <= grp_fu_2692_p_dout0;
                out_f_8_reg_2688 <= grp_fu_2696_p_dout0;
                out_f_9_reg_2693 <= grp_fu_2700_p_dout0;
                out_f_reg_2648 <= grp_fu_1330_p_dout0;
                sub5_reg_2488 <= grp_fu_1323_p_dout0;
                sub782_10_reg_2543 <= grp_fu_2768_p_dout0;
                sub782_11_reg_2548 <= grp_fu_2772_p_dout0;
                sub782_12_reg_2553 <= grp_fu_2776_p_dout0;
                sub782_13_reg_2558 <= grp_fu_2780_p_dout0;
                sub782_14_reg_2563 <= grp_fu_2784_p_dout0;
                sub782_15_reg_2568 <= grp_fu_2584_p_dout0;
                sub782_16_reg_2573 <= grp_fu_2588_p_dout0;
                sub782_17_reg_2578 <= grp_fu_2592_p_dout0;
                sub782_18_reg_2583 <= grp_fu_2596_p_dout0;
                sub782_19_reg_2588 <= grp_fu_2600_p_dout0;
                sub782_1_reg_2493 <= grp_fu_2728_p_dout0;
                sub782_20_reg_2593 <= grp_fu_2604_p_dout0;
                sub782_21_reg_2598 <= grp_fu_2432_p_dout0;
                sub782_22_reg_2603 <= grp_fu_2436_p_dout0;
                sub782_23_reg_2608 <= grp_fu_2440_p_dout0;
                sub782_24_reg_2613 <= grp_fu_2444_p_dout0;
                sub782_25_reg_2618 <= grp_fu_2448_p_dout0;
                sub782_26_reg_2623 <= grp_fu_2452_p_dout0;
                sub782_27_reg_2628 <= grp_fu_2456_p_dout0;
                sub782_28_reg_2633 <= grp_fu_2460_p_dout0;
                sub782_29_reg_2638 <= grp_fu_2464_p_dout0;
                sub782_2_reg_2498 <= grp_fu_2732_p_dout0;
                sub782_30_reg_2643 <= grp_fu_2468_p_dout0;
                sub782_3_reg_2503 <= grp_fu_2736_p_dout0;
                sub782_4_reg_2508 <= grp_fu_2740_p_dout0;
                sub782_5_reg_2513 <= grp_fu_2744_p_dout0;
                sub782_6_reg_2518 <= grp_fu_2748_p_dout0;
                sub782_7_reg_2523 <= grp_fu_2752_p_dout0;
                sub782_8_reg_2528 <= grp_fu_2756_p_dout0;
                sub782_9_reg_2533 <= grp_fu_2760_p_dout0;
                sub782_s_reg_2538 <= grp_fu_2764_p_dout0;
                    zext_ln547_1_reg_2068_pp0_iter2_reg(11 downto 0) <= zext_ln547_1_reg_2068_pp0_iter1_reg(11 downto 0);
                    zext_ln547_1_reg_2068_pp0_iter3_reg(11 downto 0) <= zext_ln547_1_reg_2068_pp0_iter2_reg(11 downto 0);
                    zext_ln547_1_reg_2068_pp0_iter4_reg(11 downto 0) <= zext_ln547_1_reg_2068_pp0_iter3_reg(11 downto 0);
                    zext_ln547_1_reg_2068_pp0_iter5_reg(11 downto 0) <= zext_ln547_1_reg_2068_pp0_iter4_reg(11 downto 0);
                    zext_ln547_1_reg_2068_pp0_iter6_reg(11 downto 0) <= zext_ln547_1_reg_2068_pp0_iter5_reg(11 downto 0);
                    zext_ln547_1_reg_2068_pp0_iter7_reg(11 downto 0) <= zext_ln547_1_reg_2068_pp0_iter6_reg(11 downto 0);
                    zext_ln547_1_reg_2068_pp0_iter8_reg(11 downto 0) <= zext_ln547_1_reg_2068_pp0_iter7_reg(11 downto 0);
                    zext_ln547_1_reg_2068_pp0_iter9_reg(11 downto 0) <= zext_ln547_1_reg_2068_pp0_iter8_reg(11 downto 0);
                    zext_ln547_reg_1968_pp0_iter2_reg(11 downto 0) <= zext_ln547_reg_1968_pp0_iter1_reg(11 downto 0);
                    zext_ln547_reg_1968_pp0_iter3_reg(11 downto 0) <= zext_ln547_reg_1968_pp0_iter2_reg(11 downto 0);
                    zext_ln547_reg_1968_pp0_iter4_reg(11 downto 0) <= zext_ln547_reg_1968_pp0_iter3_reg(11 downto 0);
                    zext_ln547_reg_1968_pp0_iter5_reg(11 downto 0) <= zext_ln547_reg_1968_pp0_iter4_reg(11 downto 0);
                    zext_ln547_reg_1968_pp0_iter6_reg(11 downto 0) <= zext_ln547_reg_1968_pp0_iter5_reg(11 downto 0);
                    zext_ln547_reg_1968_pp0_iter7_reg(11 downto 0) <= zext_ln547_reg_1968_pp0_iter6_reg(11 downto 0);
                    zext_ln547_reg_1968_pp0_iter8_reg(11 downto 0) <= zext_ln547_reg_1968_pp0_iter7_reg(11 downto 0);
                    zext_ln547_reg_1968_pp0_iter9_reg(11 downto 0) <= zext_ln547_reg_1968_pp0_iter8_reg(11 downto 0);
            end if;
        end if;
    end process;
    zext_ln547_reg_1968(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln547_reg_1968_pp0_iter1_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln547_reg_1968_pp0_iter2_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln547_reg_1968_pp0_iter3_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln547_reg_1968_pp0_iter4_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln547_reg_1968_pp0_iter5_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln547_reg_1968_pp0_iter6_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln547_reg_1968_pp0_iter7_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln547_reg_1968_pp0_iter8_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln547_reg_1968_pp0_iter9_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln547_1_reg_2068(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln547_1_reg_2068_pp0_iter1_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln547_1_reg_2068_pp0_iter2_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln547_1_reg_2068_pp0_iter3_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln547_1_reg_2068_pp0_iter4_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln547_1_reg_2068_pp0_iter5_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln547_1_reg_2068_pp0_iter6_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln547_1_reg_2068_pp0_iter7_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln547_1_reg_2068_pp0_iter8_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln547_1_reg_2068_pp0_iter9_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 <= zext_ln547_1_reg_2068_pp0_iter9_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 <= zext_ln547_reg_1968_pp0_iter9_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 <= grp_float_to_bf16_fu_2360_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 <= grp_float_to_bf16_fu_2424_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0 <= zext_ln547_1_fu_1470_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address1 <= zext_ln547_fu_1422_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0 <= zext_ln547_1_fu_1470_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address1 <= zext_ln547_fu_1422_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0 <= zext_ln547_1_fu_1470_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address1 <= zext_ln547_fu_1422_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0 <= zext_ln547_1_fu_1470_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address1 <= zext_ln547_fu_1422_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0 <= zext_ln547_1_fu_1470_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address1 <= zext_ln547_fu_1422_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0 <= zext_ln547_1_fu_1470_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address1 <= zext_ln547_fu_1422_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0 <= zext_ln547_1_fu_1470_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address1 <= zext_ln547_fu_1422_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0 <= zext_ln547_1_fu_1470_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address1 <= zext_ln547_fu_1422_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0 <= zext_ln547_1_fu_1470_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address1 <= zext_ln547_fu_1422_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0 <= zext_ln547_1_fu_1470_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address1 <= zext_ln547_fu_1422_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 <= zext_ln547_1_reg_2068_pp0_iter9_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 <= zext_ln547_reg_1968_pp0_iter9_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 <= grp_float_to_bf16_fu_2356_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 <= grp_float_to_bf16_fu_2420_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 <= zext_ln547_1_reg_2068_pp0_iter9_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 <= zext_ln547_reg_1968_pp0_iter9_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 <= grp_float_to_bf16_fu_2352_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 <= grp_float_to_bf16_fu_2416_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 <= zext_ln547_1_reg_2068_pp0_iter9_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 <= zext_ln547_reg_1968_pp0_iter9_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 <= grp_float_to_bf16_fu_2348_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 <= grp_float_to_bf16_fu_2412_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 <= zext_ln547_1_reg_2068_pp0_iter9_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 <= zext_ln547_reg_1968_pp0_iter9_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 <= grp_float_to_bf16_fu_2344_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 <= grp_float_to_bf16_fu_2408_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 <= zext_ln547_1_reg_2068_pp0_iter9_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 <= zext_ln547_reg_1968_pp0_iter9_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 <= grp_float_to_bf16_fu_2340_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 <= grp_float_to_bf16_fu_2404_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 <= zext_ln547_1_reg_2068_pp0_iter9_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 <= zext_ln547_reg_1968_pp0_iter9_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 <= grp_float_to_bf16_fu_2336_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 <= grp_float_to_bf16_fu_2400_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 <= zext_ln547_1_reg_2068_pp0_iter9_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 <= zext_ln547_reg_1968_pp0_iter9_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 <= grp_float_to_bf16_fu_2332_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 <= grp_float_to_bf16_fu_2396_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 <= zext_ln547_1_reg_2068_pp0_iter9_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 <= zext_ln547_reg_1968_pp0_iter9_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 <= grp_float_to_bf16_fu_2328_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 <= grp_float_to_bf16_fu_2392_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 <= zext_ln547_1_reg_2068_pp0_iter9_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 <= zext_ln547_reg_1968_pp0_iter9_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 <= grp_float_to_bf16_fu_2364_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 <= grp_float_to_bf16_fu_2428_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln535_fu_1490_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv10_20));
    add_ln546_1_fu_1464_p2 <= std_logic_vector(unsigned(zext_ln546_1_fu_1460_p1) + unsigned(mul_ln474));
    add_ln546_fu_1416_p2 <= std_logic_vector(unsigned(zext_ln546_fu_1412_p1) + unsigned(mul_ln474));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp418 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp419 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp420 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp421 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp422 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp423 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp424 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp426 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp427 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp428 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp429 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp430 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp431 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp432 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp433 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp434 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp435 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp436 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp437 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp438 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp439 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp440 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp441 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp442 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp443 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp444 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp445 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp446 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp447 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp448 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp449 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln535_fu_1396_p2)
    begin
        if (((icmp_ln535_fu_1396_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, idx_fu_118, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_i <= idx_fu_118;
        end if; 
    end process;

    grp_float_to_bf16_fu_1000_ap_ready <= grp_float_to_bf16_fu_2560_p_ready;
    grp_float_to_bf16_fu_1006_ap_ready <= grp_float_to_bf16_fu_2564_p_ready;
    grp_float_to_bf16_fu_1012_ap_ready <= grp_float_to_bf16_fu_2568_p_ready;
    grp_float_to_bf16_fu_1018_ap_ready <= grp_float_to_bf16_fu_2572_p_ready;
    grp_float_to_bf16_fu_1024_ap_ready <= grp_float_to_bf16_fu_2576_p_ready;
    grp_float_to_bf16_fu_1030_ap_ready <= grp_float_to_bf16_fu_2580_p_ready;
    grp_float_to_bf16_fu_1036_ap_ready <= grp_float_to_bf16_fu_2328_p_ready;
    grp_float_to_bf16_fu_1042_ap_ready <= grp_float_to_bf16_fu_2332_p_ready;
    grp_float_to_bf16_fu_1048_ap_ready <= grp_float_to_bf16_fu_2336_p_ready;
    grp_float_to_bf16_fu_1054_ap_ready <= grp_float_to_bf16_fu_2340_p_ready;
    grp_float_to_bf16_fu_1060_ap_ready <= grp_float_to_bf16_fu_2344_p_ready;
    grp_float_to_bf16_fu_1066_ap_ready <= grp_float_to_bf16_fu_2348_p_ready;
    grp_float_to_bf16_fu_1072_ap_ready <= grp_float_to_bf16_fu_2352_p_ready;
    grp_float_to_bf16_fu_1078_ap_ready <= grp_float_to_bf16_fu_2356_p_ready;
    grp_float_to_bf16_fu_1084_ap_ready <= grp_float_to_bf16_fu_2360_p_ready;
    grp_float_to_bf16_fu_1090_ap_ready <= grp_float_to_bf16_fu_2364_p_ready;
    grp_float_to_bf16_fu_1096_ap_ready <= grp_float_to_bf16_fu_2368_p_ready;
    grp_float_to_bf16_fu_1102_ap_ready <= grp_float_to_bf16_fu_2372_p_ready;
    grp_float_to_bf16_fu_1108_ap_ready <= grp_float_to_bf16_fu_2376_p_ready;
    grp_float_to_bf16_fu_1114_ap_ready <= grp_float_to_bf16_fu_2380_p_ready;
    grp_float_to_bf16_fu_1120_ap_ready <= grp_float_to_bf16_fu_2384_p_ready;
    grp_float_to_bf16_fu_1126_ap_ready <= grp_float_to_bf16_fu_2388_p_ready;
    grp_float_to_bf16_fu_2328_p_din1 <= out_f_16_reg_2728;
    grp_float_to_bf16_fu_2328_p_start <= grp_float_to_bf16_fu_1036_ap_start_reg;
    grp_float_to_bf16_fu_2332_p_din1 <= out_f_17_reg_2733;
    grp_float_to_bf16_fu_2332_p_start <= grp_float_to_bf16_fu_1042_ap_start_reg;
    grp_float_to_bf16_fu_2336_p_din1 <= out_f_18_reg_2738;
    grp_float_to_bf16_fu_2336_p_start <= grp_float_to_bf16_fu_1048_ap_start_reg;
    grp_float_to_bf16_fu_2340_p_din1 <= out_f_19_reg_2743;
    grp_float_to_bf16_fu_2340_p_start <= grp_float_to_bf16_fu_1054_ap_start_reg;
    grp_float_to_bf16_fu_2344_p_din1 <= out_f_20_reg_2748;
    grp_float_to_bf16_fu_2344_p_start <= grp_float_to_bf16_fu_1060_ap_start_reg;
    grp_float_to_bf16_fu_2348_p_din1 <= out_f_21_reg_2753;
    grp_float_to_bf16_fu_2348_p_start <= grp_float_to_bf16_fu_1066_ap_start_reg;
    grp_float_to_bf16_fu_2352_p_din1 <= out_f_22_reg_2758;
    grp_float_to_bf16_fu_2352_p_start <= grp_float_to_bf16_fu_1072_ap_start_reg;
    grp_float_to_bf16_fu_2356_p_din1 <= out_f_23_reg_2763;
    grp_float_to_bf16_fu_2356_p_start <= grp_float_to_bf16_fu_1078_ap_start_reg;
    grp_float_to_bf16_fu_2360_p_din1 <= out_f_24_reg_2768;
    grp_float_to_bf16_fu_2360_p_start <= grp_float_to_bf16_fu_1084_ap_start_reg;
    grp_float_to_bf16_fu_2364_p_din1 <= out_f_25_reg_2773;
    grp_float_to_bf16_fu_2364_p_start <= grp_float_to_bf16_fu_1090_ap_start_reg;
    grp_float_to_bf16_fu_2368_p_din1 <= out_f_26_reg_2778;
    grp_float_to_bf16_fu_2368_p_start <= grp_float_to_bf16_fu_1096_ap_start_reg;
    grp_float_to_bf16_fu_2372_p_din1 <= out_f_27_reg_2783;
    grp_float_to_bf16_fu_2372_p_start <= grp_float_to_bf16_fu_1102_ap_start_reg;
    grp_float_to_bf16_fu_2376_p_din1 <= out_f_28_reg_2788;
    grp_float_to_bf16_fu_2376_p_start <= grp_float_to_bf16_fu_1108_ap_start_reg;
    grp_float_to_bf16_fu_2380_p_din1 <= out_f_29_reg_2793;
    grp_float_to_bf16_fu_2380_p_start <= grp_float_to_bf16_fu_1114_ap_start_reg;
    grp_float_to_bf16_fu_2384_p_din1 <= out_f_30_reg_2798;
    grp_float_to_bf16_fu_2384_p_start <= grp_float_to_bf16_fu_1120_ap_start_reg;
    grp_float_to_bf16_fu_2388_p_din1 <= out_f_31_reg_2803;
    grp_float_to_bf16_fu_2388_p_start <= grp_float_to_bf16_fu_1126_ap_start_reg;
    grp_float_to_bf16_fu_2392_p_din1 <= out_f_reg_2648;
    grp_float_to_bf16_fu_2392_p_start <= grp_float_to_bf16_fu_940_ap_start_reg;
    grp_float_to_bf16_fu_2396_p_din1 <= out_f_1_reg_2653;
    grp_float_to_bf16_fu_2396_p_start <= grp_float_to_bf16_fu_946_ap_start_reg;
    grp_float_to_bf16_fu_2400_p_din1 <= out_f_2_reg_2658;
    grp_float_to_bf16_fu_2400_p_start <= grp_float_to_bf16_fu_952_ap_start_reg;
    grp_float_to_bf16_fu_2404_p_din1 <= out_f_3_reg_2663;
    grp_float_to_bf16_fu_2404_p_start <= grp_float_to_bf16_fu_958_ap_start_reg;
    grp_float_to_bf16_fu_2408_p_din1 <= out_f_4_reg_2668;
    grp_float_to_bf16_fu_2408_p_start <= grp_float_to_bf16_fu_964_ap_start_reg;
    grp_float_to_bf16_fu_2412_p_din1 <= out_f_5_reg_2673;
    grp_float_to_bf16_fu_2412_p_start <= grp_float_to_bf16_fu_970_ap_start_reg;
    grp_float_to_bf16_fu_2416_p_din1 <= out_f_6_reg_2678;
    grp_float_to_bf16_fu_2416_p_start <= grp_float_to_bf16_fu_976_ap_start_reg;
    grp_float_to_bf16_fu_2420_p_din1 <= out_f_7_reg_2683;
    grp_float_to_bf16_fu_2420_p_start <= grp_float_to_bf16_fu_982_ap_start_reg;
    grp_float_to_bf16_fu_2424_p_din1 <= out_f_8_reg_2688;
    grp_float_to_bf16_fu_2424_p_start <= grp_float_to_bf16_fu_988_ap_start_reg;
    grp_float_to_bf16_fu_2428_p_din1 <= out_f_9_reg_2693;
    grp_float_to_bf16_fu_2428_p_start <= grp_float_to_bf16_fu_994_ap_start_reg;
    grp_float_to_bf16_fu_2560_p_din1 <= out_f_10_reg_2698;
    grp_float_to_bf16_fu_2560_p_start <= grp_float_to_bf16_fu_1000_ap_start_reg;
    grp_float_to_bf16_fu_2564_p_din1 <= out_f_11_reg_2703;
    grp_float_to_bf16_fu_2564_p_start <= grp_float_to_bf16_fu_1006_ap_start_reg;
    grp_float_to_bf16_fu_2568_p_din1 <= out_f_12_reg_2708;
    grp_float_to_bf16_fu_2568_p_start <= grp_float_to_bf16_fu_1012_ap_start_reg;
    grp_float_to_bf16_fu_2572_p_din1 <= out_f_13_reg_2713;
    grp_float_to_bf16_fu_2572_p_start <= grp_float_to_bf16_fu_1018_ap_start_reg;
    grp_float_to_bf16_fu_2576_p_din1 <= out_f_14_reg_2718;
    grp_float_to_bf16_fu_2576_p_start <= grp_float_to_bf16_fu_1024_ap_start_reg;
    grp_float_to_bf16_fu_2580_p_din1 <= out_f_15_reg_2723;
    grp_float_to_bf16_fu_2580_p_start <= grp_float_to_bf16_fu_1030_ap_start_reg;
    grp_float_to_bf16_fu_940_ap_ready <= grp_float_to_bf16_fu_2392_p_ready;
    grp_float_to_bf16_fu_946_ap_ready <= grp_float_to_bf16_fu_2396_p_ready;
    grp_float_to_bf16_fu_952_ap_ready <= grp_float_to_bf16_fu_2400_p_ready;
    grp_float_to_bf16_fu_958_ap_ready <= grp_float_to_bf16_fu_2404_p_ready;
    grp_float_to_bf16_fu_964_ap_ready <= grp_float_to_bf16_fu_2408_p_ready;
    grp_float_to_bf16_fu_970_ap_ready <= grp_float_to_bf16_fu_2412_p_ready;
    grp_float_to_bf16_fu_976_ap_ready <= grp_float_to_bf16_fu_2416_p_ready;
    grp_float_to_bf16_fu_982_ap_ready <= grp_float_to_bf16_fu_2420_p_ready;
    grp_float_to_bf16_fu_988_ap_ready <= grp_float_to_bf16_fu_2424_p_ready;
    grp_float_to_bf16_fu_994_ap_ready <= grp_float_to_bf16_fu_2428_p_ready;
    grp_fu_1323_p_ce <= ap_const_logic_1;
    grp_fu_1323_p_din0 <= v_fu_1508_p1;
    grp_fu_1323_p_din1 <= mean;
    grp_fu_1323_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_1330_p_ce <= ap_const_logic_1;
    grp_fu_1330_p_din0 <= sub5_reg_2488;
    grp_fu_1330_p_din1 <= inv_std;
    grp_fu_1335_p_ce <= ap_const_logic_1;
    grp_fu_1335_p_din0 <= sub782_1_reg_2493;
    grp_fu_1335_p_din1 <= inv_std;
    grp_fu_2432_p_ce <= ap_const_logic_1;
    grp_fu_2432_p_din0 <= v_22_fu_1772_p1;
    grp_fu_2432_p_din1 <= mean;
    grp_fu_2432_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2436_p_ce <= ap_const_logic_1;
    grp_fu_2436_p_din0 <= v_23_fu_1784_p1;
    grp_fu_2436_p_din1 <= mean;
    grp_fu_2436_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2440_p_ce <= ap_const_logic_1;
    grp_fu_2440_p_din0 <= v_24_fu_1796_p1;
    grp_fu_2440_p_din1 <= mean;
    grp_fu_2440_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2444_p_ce <= ap_const_logic_1;
    grp_fu_2444_p_din0 <= v_25_fu_1808_p1;
    grp_fu_2444_p_din1 <= mean;
    grp_fu_2444_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2448_p_ce <= ap_const_logic_1;
    grp_fu_2448_p_din0 <= v_26_fu_1820_p1;
    grp_fu_2448_p_din1 <= mean;
    grp_fu_2448_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2452_p_ce <= ap_const_logic_1;
    grp_fu_2452_p_din0 <= v_27_fu_1832_p1;
    grp_fu_2452_p_din1 <= mean;
    grp_fu_2452_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2456_p_ce <= ap_const_logic_1;
    grp_fu_2456_p_din0 <= v_28_fu_1844_p1;
    grp_fu_2456_p_din1 <= mean;
    grp_fu_2456_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2460_p_ce <= ap_const_logic_1;
    grp_fu_2460_p_din0 <= v_29_fu_1856_p1;
    grp_fu_2460_p_din1 <= mean;
    grp_fu_2460_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2464_p_ce <= ap_const_logic_1;
    grp_fu_2464_p_din0 <= v_30_fu_1868_p1;
    grp_fu_2464_p_din1 <= mean;
    grp_fu_2464_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2468_p_ce <= ap_const_logic_1;
    grp_fu_2468_p_din0 <= v_31_fu_1880_p1;
    grp_fu_2468_p_din1 <= mean;
    grp_fu_2468_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2584_p_ce <= ap_const_logic_1;
    grp_fu_2584_p_din0 <= v_16_fu_1700_p1;
    grp_fu_2584_p_din1 <= mean;
    grp_fu_2584_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2588_p_ce <= ap_const_logic_1;
    grp_fu_2588_p_din0 <= v_17_fu_1712_p1;
    grp_fu_2588_p_din1 <= mean;
    grp_fu_2588_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2592_p_ce <= ap_const_logic_1;
    grp_fu_2592_p_din0 <= v_18_fu_1724_p1;
    grp_fu_2592_p_din1 <= mean;
    grp_fu_2592_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2596_p_ce <= ap_const_logic_1;
    grp_fu_2596_p_din0 <= v_19_fu_1736_p1;
    grp_fu_2596_p_din1 <= mean;
    grp_fu_2596_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2600_p_ce <= ap_const_logic_1;
    grp_fu_2600_p_din0 <= v_20_fu_1748_p1;
    grp_fu_2600_p_din1 <= mean;
    grp_fu_2600_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2604_p_ce <= ap_const_logic_1;
    grp_fu_2604_p_din0 <= v_21_fu_1760_p1;
    grp_fu_2604_p_din1 <= mean;
    grp_fu_2604_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2608_p_ce <= ap_const_logic_1;
    grp_fu_2608_p_din0 <= sub782_15_reg_2568;
    grp_fu_2608_p_din1 <= inv_std;
    grp_fu_2612_p_ce <= ap_const_logic_1;
    grp_fu_2612_p_din0 <= sub782_16_reg_2573;
    grp_fu_2612_p_din1 <= inv_std;
    grp_fu_2616_p_ce <= ap_const_logic_1;
    grp_fu_2616_p_din0 <= sub782_17_reg_2578;
    grp_fu_2616_p_din1 <= inv_std;
    grp_fu_2620_p_ce <= ap_const_logic_1;
    grp_fu_2620_p_din0 <= sub782_18_reg_2583;
    grp_fu_2620_p_din1 <= inv_std;
    grp_fu_2624_p_ce <= ap_const_logic_1;
    grp_fu_2624_p_din0 <= sub782_19_reg_2588;
    grp_fu_2624_p_din1 <= inv_std;
    grp_fu_2628_p_ce <= ap_const_logic_1;
    grp_fu_2628_p_din0 <= sub782_20_reg_2593;
    grp_fu_2628_p_din1 <= inv_std;
    grp_fu_2632_p_ce <= ap_const_logic_1;
    grp_fu_2632_p_din0 <= sub782_21_reg_2598;
    grp_fu_2632_p_din1 <= inv_std;
    grp_fu_2636_p_ce <= ap_const_logic_1;
    grp_fu_2636_p_din0 <= sub782_22_reg_2603;
    grp_fu_2636_p_din1 <= inv_std;
    grp_fu_2640_p_ce <= ap_const_logic_1;
    grp_fu_2640_p_din0 <= sub782_23_reg_2608;
    grp_fu_2640_p_din1 <= inv_std;
    grp_fu_2644_p_ce <= ap_const_logic_1;
    grp_fu_2644_p_din0 <= sub782_24_reg_2613;
    grp_fu_2644_p_din1 <= inv_std;
    grp_fu_2648_p_ce <= ap_const_logic_1;
    grp_fu_2648_p_din0 <= sub782_25_reg_2618;
    grp_fu_2648_p_din1 <= inv_std;
    grp_fu_2652_p_ce <= ap_const_logic_1;
    grp_fu_2652_p_din0 <= sub782_26_reg_2623;
    grp_fu_2652_p_din1 <= inv_std;
    grp_fu_2656_p_ce <= ap_const_logic_1;
    grp_fu_2656_p_din0 <= sub782_27_reg_2628;
    grp_fu_2656_p_din1 <= inv_std;
    grp_fu_2660_p_ce <= ap_const_logic_1;
    grp_fu_2660_p_din0 <= sub782_28_reg_2633;
    grp_fu_2660_p_din1 <= inv_std;
    grp_fu_2664_p_ce <= ap_const_logic_1;
    grp_fu_2664_p_din0 <= sub782_29_reg_2638;
    grp_fu_2664_p_din1 <= inv_std;
    grp_fu_2668_p_ce <= ap_const_logic_1;
    grp_fu_2668_p_din0 <= sub782_30_reg_2643;
    grp_fu_2668_p_din1 <= inv_std;
    grp_fu_2672_p_ce <= ap_const_logic_1;
    grp_fu_2672_p_din0 <= sub782_2_reg_2498;
    grp_fu_2672_p_din1 <= inv_std;
    grp_fu_2676_p_ce <= ap_const_logic_1;
    grp_fu_2676_p_din0 <= sub782_3_reg_2503;
    grp_fu_2676_p_din1 <= inv_std;
    grp_fu_2680_p_ce <= ap_const_logic_1;
    grp_fu_2680_p_din0 <= sub782_4_reg_2508;
    grp_fu_2680_p_din1 <= inv_std;
    grp_fu_2684_p_ce <= ap_const_logic_1;
    grp_fu_2684_p_din0 <= sub782_5_reg_2513;
    grp_fu_2684_p_din1 <= inv_std;
    grp_fu_2688_p_ce <= ap_const_logic_1;
    grp_fu_2688_p_din0 <= sub782_6_reg_2518;
    grp_fu_2688_p_din1 <= inv_std;
    grp_fu_2692_p_ce <= ap_const_logic_1;
    grp_fu_2692_p_din0 <= sub782_7_reg_2523;
    grp_fu_2692_p_din1 <= inv_std;
    grp_fu_2696_p_ce <= ap_const_logic_1;
    grp_fu_2696_p_din0 <= sub782_8_reg_2528;
    grp_fu_2696_p_din1 <= inv_std;
    grp_fu_2700_p_ce <= ap_const_logic_1;
    grp_fu_2700_p_din0 <= sub782_9_reg_2533;
    grp_fu_2700_p_din1 <= inv_std;
    grp_fu_2704_p_ce <= ap_const_logic_1;
    grp_fu_2704_p_din0 <= sub782_s_reg_2538;
    grp_fu_2704_p_din1 <= inv_std;
    grp_fu_2708_p_ce <= ap_const_logic_1;
    grp_fu_2708_p_din0 <= sub782_10_reg_2543;
    grp_fu_2708_p_din1 <= inv_std;
    grp_fu_2712_p_ce <= ap_const_logic_1;
    grp_fu_2712_p_din0 <= sub782_11_reg_2548;
    grp_fu_2712_p_din1 <= inv_std;
    grp_fu_2716_p_ce <= ap_const_logic_1;
    grp_fu_2716_p_din0 <= sub782_12_reg_2553;
    grp_fu_2716_p_din1 <= inv_std;
    grp_fu_2720_p_ce <= ap_const_logic_1;
    grp_fu_2720_p_din0 <= sub782_13_reg_2558;
    grp_fu_2720_p_din1 <= inv_std;
    grp_fu_2724_p_ce <= ap_const_logic_1;
    grp_fu_2724_p_din0 <= sub782_14_reg_2563;
    grp_fu_2724_p_din1 <= inv_std;
    grp_fu_2728_p_ce <= ap_const_logic_1;
    grp_fu_2728_p_din0 <= v_1_fu_1520_p1;
    grp_fu_2728_p_din1 <= mean;
    grp_fu_2728_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2732_p_ce <= ap_const_logic_1;
    grp_fu_2732_p_din0 <= v_2_fu_1532_p1;
    grp_fu_2732_p_din1 <= mean;
    grp_fu_2732_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2736_p_ce <= ap_const_logic_1;
    grp_fu_2736_p_din0 <= v_3_fu_1544_p1;
    grp_fu_2736_p_din1 <= mean;
    grp_fu_2736_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2740_p_ce <= ap_const_logic_1;
    grp_fu_2740_p_din0 <= v_4_fu_1556_p1;
    grp_fu_2740_p_din1 <= mean;
    grp_fu_2740_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2744_p_ce <= ap_const_logic_1;
    grp_fu_2744_p_din0 <= v_5_fu_1568_p1;
    grp_fu_2744_p_din1 <= mean;
    grp_fu_2744_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2748_p_ce <= ap_const_logic_1;
    grp_fu_2748_p_din0 <= v_6_fu_1580_p1;
    grp_fu_2748_p_din1 <= mean;
    grp_fu_2748_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2752_p_ce <= ap_const_logic_1;
    grp_fu_2752_p_din0 <= v_7_fu_1592_p1;
    grp_fu_2752_p_din1 <= mean;
    grp_fu_2752_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2756_p_ce <= ap_const_logic_1;
    grp_fu_2756_p_din0 <= v_8_fu_1604_p1;
    grp_fu_2756_p_din1 <= mean;
    grp_fu_2756_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2760_p_ce <= ap_const_logic_1;
    grp_fu_2760_p_din0 <= v_9_fu_1616_p1;
    grp_fu_2760_p_din1 <= mean;
    grp_fu_2760_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2764_p_ce <= ap_const_logic_1;
    grp_fu_2764_p_din0 <= v_10_fu_1628_p1;
    grp_fu_2764_p_din1 <= mean;
    grp_fu_2764_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2768_p_ce <= ap_const_logic_1;
    grp_fu_2768_p_din0 <= v_11_fu_1640_p1;
    grp_fu_2768_p_din1 <= mean;
    grp_fu_2768_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2772_p_ce <= ap_const_logic_1;
    grp_fu_2772_p_din0 <= v_12_fu_1652_p1;
    grp_fu_2772_p_din1 <= mean;
    grp_fu_2772_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2776_p_ce <= ap_const_logic_1;
    grp_fu_2776_p_din0 <= v_13_fu_1664_p1;
    grp_fu_2776_p_din1 <= mean;
    grp_fu_2776_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2780_p_ce <= ap_const_logic_1;
    grp_fu_2780_p_din0 <= v_14_fu_1676_p1;
    grp_fu_2780_p_din1 <= mean;
    grp_fu_2780_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_2784_p_ce <= ap_const_logic_1;
    grp_fu_2784_p_din0 <= v_15_fu_1688_p1;
    grp_fu_2784_p_din1 <= mean;
    grp_fu_2784_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    icmp_ln535_fu_1396_p2 <= "1" when (unsigned(ap_sig_allocacmp_i) < unsigned(ap_const_lv10_300)) else "0";
    lshr_ln5_fu_1402_p4 <= ap_sig_allocacmp_i(9 downto 4);
    or_ln5_fu_1452_p3 <= (tmp_s_fu_1442_p4 & ap_const_lv1_1);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0 <= zext_ln547_1_fu_1470_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address1 <= zext_ln547_fu_1422_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0 <= zext_ln547_1_fu_1470_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address1 <= zext_ln547_fu_1422_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0 <= zext_ln547_1_fu_1470_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address1 <= zext_ln547_fu_1422_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0 <= zext_ln547_1_fu_1470_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address1 <= zext_ln547_fu_1422_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0 <= zext_ln547_1_fu_1470_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address1 <= zext_ln547_fu_1422_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0 <= zext_ln547_1_fu_1470_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address1 <= zext_ln547_fu_1422_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address0 <= zext_ln547_1_reg_2068_pp0_iter9_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address1 <= zext_ln547_reg_1968_pp0_iter9_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d0 <= grp_float_to_bf16_fu_2368_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d1 <= grp_float_to_bf16_fu_2560_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address0 <= zext_ln547_1_reg_2068_pp0_iter9_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address1 <= zext_ln547_reg_1968_pp0_iter9_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d0 <= grp_float_to_bf16_fu_2372_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d1 <= grp_float_to_bf16_fu_2564_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address0 <= zext_ln547_1_reg_2068_pp0_iter9_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address1 <= zext_ln547_reg_1968_pp0_iter9_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d0 <= grp_float_to_bf16_fu_2376_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d1 <= grp_float_to_bf16_fu_2568_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address0 <= zext_ln547_1_reg_2068_pp0_iter9_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address1 <= zext_ln547_reg_1968_pp0_iter9_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d0 <= grp_float_to_bf16_fu_2380_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d1 <= grp_float_to_bf16_fu_2572_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address0 <= zext_ln547_1_reg_2068_pp0_iter9_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address1 <= zext_ln547_reg_1968_pp0_iter9_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d0 <= grp_float_to_bf16_fu_2384_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d1 <= grp_float_to_bf16_fu_2576_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address0 <= zext_ln547_1_reg_2068_pp0_iter9_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address1 <= zext_ln547_reg_1968_pp0_iter9_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d0 <= grp_float_to_bf16_fu_2388_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d1 <= grp_float_to_bf16_fu_2580_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_s_fu_1442_p4 <= ap_sig_allocacmp_i(9 downto 5);
    v_10_fu_1628_p1 <= x_f32_140_fu_1621_p3;
    v_11_fu_1640_p1 <= x_f32_141_fu_1633_p3;
    v_12_fu_1652_p1 <= x_f32_142_fu_1645_p3;
    v_13_fu_1664_p1 <= x_f32_143_fu_1657_p3;
    v_14_fu_1676_p1 <= x_f32_144_fu_1669_p3;
    v_15_fu_1688_p1 <= x_f32_145_fu_1681_p3;
    v_16_fu_1700_p1 <= x_f32_146_fu_1693_p3;
    v_17_fu_1712_p1 <= x_f32_147_fu_1705_p3;
    v_18_fu_1724_p1 <= x_f32_148_fu_1717_p3;
    v_19_fu_1736_p1 <= x_f32_149_fu_1729_p3;
    v_1_fu_1520_p1 <= x_f32_131_fu_1513_p3;
    v_20_fu_1748_p1 <= x_f32_150_fu_1741_p3;
    v_21_fu_1760_p1 <= x_f32_151_fu_1753_p3;
    v_22_fu_1772_p1 <= x_f32_152_fu_1765_p3;
    v_23_fu_1784_p1 <= x_f32_153_fu_1777_p3;
    v_24_fu_1796_p1 <= x_f32_154_fu_1789_p3;
    v_25_fu_1808_p1 <= x_f32_155_fu_1801_p3;
    v_26_fu_1820_p1 <= x_f32_156_fu_1813_p3;
    v_27_fu_1832_p1 <= x_f32_157_fu_1825_p3;
    v_28_fu_1844_p1 <= x_f32_158_fu_1837_p3;
    v_29_fu_1856_p1 <= x_f32_159_fu_1849_p3;
    v_2_fu_1532_p1 <= x_f32_132_fu_1525_p3;
    v_30_fu_1868_p1 <= x_f32_160_fu_1861_p3;
    v_31_fu_1880_p1 <= x_f32_161_fu_1873_p3;
    v_3_fu_1544_p1 <= x_f32_133_fu_1537_p3;
    v_4_fu_1556_p1 <= x_f32_134_fu_1549_p3;
    v_5_fu_1568_p1 <= x_f32_135_fu_1561_p3;
    v_6_fu_1580_p1 <= x_f32_136_fu_1573_p3;
    v_7_fu_1592_p1 <= x_f32_137_fu_1585_p3;
    v_8_fu_1604_p1 <= x_f32_138_fu_1597_p3;
    v_9_fu_1616_p1 <= x_f32_139_fu_1609_p3;
    v_fu_1508_p1 <= x_f32_fu_1501_p3;
    x_f32_131_fu_1513_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_283_reg_2173 & ap_const_lv16_0);
    x_f32_132_fu_1525_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_285_reg_2178 & ap_const_lv16_0);
    x_f32_133_fu_1537_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_287_reg_2183 & ap_const_lv16_0);
    x_f32_134_fu_1549_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_289_reg_2188 & ap_const_lv16_0);
    x_f32_135_fu_1561_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_291_reg_2193 & ap_const_lv16_0);
    x_f32_136_fu_1573_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_293_reg_2198 & ap_const_lv16_0);
    x_f32_137_fu_1585_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_295_reg_2203 & ap_const_lv16_0);
    x_f32_138_fu_1597_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_297_reg_2208 & ap_const_lv16_0);
    x_f32_139_fu_1609_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_299_reg_2213 & ap_const_lv16_0);
    x_f32_140_fu_1621_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_2218 & ap_const_lv16_0);
    x_f32_141_fu_1633_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_reg_2223 & ap_const_lv16_0);
    x_f32_142_fu_1645_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_74_reg_2228 & ap_const_lv16_0);
    x_f32_143_fu_1657_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_75_reg_2233 & ap_const_lv16_0);
    x_f32_144_fu_1669_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_76_reg_2238 & ap_const_lv16_0);
    x_f32_145_fu_1681_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_78_reg_2243 & ap_const_lv16_0);
    x_f32_146_fu_1693_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_301_reg_2248 & ap_const_lv16_0);
    x_f32_147_fu_1705_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_303_reg_2253 & ap_const_lv16_0);
    x_f32_148_fu_1717_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_305_reg_2258 & ap_const_lv16_0);
    x_f32_149_fu_1729_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_307_reg_2263 & ap_const_lv16_0);
    x_f32_150_fu_1741_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_309_reg_2268 & ap_const_lv16_0);
    x_f32_151_fu_1753_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_311_reg_2273 & ap_const_lv16_0);
    x_f32_152_fu_1765_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_313_reg_2278 & ap_const_lv16_0);
    x_f32_153_fu_1777_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_315_reg_2283 & ap_const_lv16_0);
    x_f32_154_fu_1789_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_317_reg_2288 & ap_const_lv16_0);
    x_f32_155_fu_1801_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_319_reg_2293 & ap_const_lv16_0);
    x_f32_156_fu_1813_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_3_reg_2298 & ap_const_lv16_0);
    x_f32_157_fu_1825_p3 <= (activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_3_reg_2303 & ap_const_lv16_0);
    x_f32_158_fu_1837_p3 <= (activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_3_reg_2308 & ap_const_lv16_0);
    x_f32_159_fu_1849_p3 <= (activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_3_reg_2313 & ap_const_lv16_0);
    x_f32_160_fu_1861_p3 <= (activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_3_reg_2318 & ap_const_lv16_0);
    x_f32_161_fu_1873_p3 <= (activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_3_reg_2323 & ap_const_lv16_0);
    x_f32_fu_1501_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_281_reg_2168 & ap_const_lv16_0);
    zext_ln546_1_fu_1460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln5_fu_1452_p3),12));
    zext_ln546_fu_1412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln5_fu_1402_p4),12));
    zext_ln547_1_fu_1470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln546_1_fu_1464_p2),64));
    zext_ln547_fu_1422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln546_fu_1416_p2),64));
end behav;
