/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.10
Build    : 1.2.14
Hash     : 26b9ac8
Date     : Oct  4 2024
Type     : Engineering
Log Time   : Fri Oct  4 08:48:41 2024 GMT

[ 13:48:41 ] Analysis has started
[ 13:48:41 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/primitive_example_design_7/run_1/synth_1_1/analysis/primitive_example_design_7_analyzer.cmd
[ 13:48:42 ] Duration: 662 ms. Max utilization: 80 MB
[ 13:48:42 ] Synthesize has started
[ 13:48:42 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/yosys -s primitive_example_design_7.ys -l primitive_example_design_7_synth.log
[ 13:48:55 ] Duration: 13252 ms. Max utilization: 228 MB
[ 13:48:56 ] Packing has started
[ 13:48:56 ] Analysis has started
[ 13:48:56 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/primitive_example_design_7/run_1/synth_1_1/synthesis/fabric_primitive_example_design_7_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/primitive_example_design_7/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_7_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_7_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_7 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/primitive_example_design_7/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_7_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/primitive_example_design_7/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_7_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/primitive_example_design_7/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_7_post_synth.route --pack
[ 13:49:11 ] Duration: 15213 ms. Max utilization: 1151 MB
[ 13:49:11 ] Placement has started
[ 13:49:12 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/planning --csv /nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/primitive_example_design_7/run_1/synth_1_1/synthesis/fabric_primitive_example_design_7_post_synth.eblif --output primitive_example_design_7_pin_loc.place --assign_unconstrained_pins in_define_order --clk_map primitive_example_design_7.temp_file_clkmap --read_repack /nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/fpga_repack_constraints.xml --write_repack primitive_example_design_7_repack_constraints.xml --edits /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/primitive_example_design_7/run_1/synth_1_1/synthesis/config.json
[ 13:49:12 ] Duration: 471 ms. Max utilization: 285 MB
[ 13:49:12 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/primitive_example_design_7/run_1/synth_1_1/synthesis/fabric_primitive_example_design_7_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/primitive_example_design_7/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_7_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_7_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_7 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/primitive_example_design_7/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_7_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/primitive_example_design_7/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_7_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/primitive_example_design_7/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_7_post_synth.route --place --fix_clusters primitive_example_design_7_pin_loc.place
[ 13:50:36 ] Duration: 84417 ms. Max utilization: 716 MB
