 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -max_paths 30
        -transition_time
Design : fft_N_rad2
Version: T-2022.03-SP3
Date   : Wed Dec 11 14:50:06 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: data_in_1[49]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__r__17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[49] (in)                                      0.01      0.00       0.28 r
  data_in_1[49] (net)                           1                   0.00       0.28 r
  interleaver_inst_delay_x1_delay_reg_reg_0__r__17_/SI (SDFFX1_RVT)     0.01     0.10     0.38 r
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__r__17_/CLK (SDFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.04       0.51
  data required time                                                           0.51
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.51
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.13


  Startpoint: data_in_1[0]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[0] (in)                                       0.01      0.00       0.28 r
  data_in_1[0] (net)                            1                   0.00       0.28 r
  U33484/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N7 (net)            1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__0_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__0_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[1]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[1] (in)                                       0.01      0.00       0.28 r
  data_in_1[1] (net)                            1                   0.00       0.28 r
  U33485/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N8 (net)            1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__1_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__1_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[2]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[2] (in)                                       0.01      0.00       0.28 r
  data_in_1[2] (net)                            1                   0.00       0.28 r
  U33486/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N9 (net)            1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__2_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__2_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[4]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[4] (in)                                       0.01      0.00       0.28 r
  data_in_1[4] (net)                            1                   0.00       0.28 r
  U33488/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N11 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__4_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__4_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[5]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[5] (in)                                       0.01      0.00       0.28 r
  data_in_1[5] (net)                            1                   0.00       0.28 r
  U33489/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N12 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__5_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__5_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[6]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[6] (in)                                       0.01      0.00       0.28 r
  data_in_1[6] (net)                            1                   0.00       0.28 r
  U33490/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N13 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__6_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__6_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[7]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[7] (in)                                       0.01      0.00       0.28 r
  data_in_1[7] (net)                            1                   0.00       0.28 r
  U33491/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N14 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__7_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__7_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[8]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[8] (in)                                       0.01      0.00       0.28 r
  data_in_1[8] (net)                            1                   0.00       0.28 r
  U33492/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N15 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__8_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__8_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[10]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[10] (in)                                      0.01      0.00       0.28 r
  data_in_1[10] (net)                           1                   0.00       0.28 r
  U33494/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N17 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__10_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__10_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[12]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[12] (in)                                      0.01      0.00       0.28 r
  data_in_1[12] (net)                           1                   0.00       0.28 r
  U33496/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N19 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__12_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__12_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[14]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[14] (in)                                      0.01      0.00       0.28 r
  data_in_1[14] (net)                           1                   0.00       0.28 r
  U33498/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N21 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__14_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__14_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[15]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[15] (in)                                      0.01      0.00       0.28 r
  data_in_1[15] (net)                           1                   0.00       0.28 r
  U33499/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N22 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__15_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__15_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[17]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[17] (in)                                      0.01      0.00       0.28 r
  data_in_1[17] (net)                           1                   0.00       0.28 r
  U33501/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N24 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__17_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__17_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[18]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[18] (in)                                      0.01      0.00       0.28 r
  data_in_1[18] (net)                           1                   0.00       0.28 r
  U33502/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N25 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__18_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__18_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[19]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[19] (in)                                      0.01      0.00       0.28 r
  data_in_1[19] (net)                           1                   0.00       0.28 r
  U33503/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N26 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__19_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__19_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[20]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[20] (in)                                      0.01      0.00       0.28 r
  data_in_1[20] (net)                           1                   0.00       0.28 r
  U33504/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N27 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__20_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__20_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[22]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[22] (in)                                      0.01      0.00       0.28 r
  data_in_1[22] (net)                           1                   0.00       0.28 r
  U33506/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N29 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__22_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__22_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[23]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[23] (in)                                      0.01      0.00       0.28 r
  data_in_1[23] (net)                           1                   0.00       0.28 r
  U33507/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N30 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__23_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__23_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[24]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[24] (in)                                      0.01      0.00       0.28 r
  data_in_1[24] (net)                           1                   0.00       0.28 r
  U33508/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N31 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__24_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__24_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[27]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[27] (in)                                      0.01      0.00       0.28 r
  data_in_1[27] (net)                           1                   0.00       0.28 r
  U33511/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N34 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__27_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__27_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[28]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[28] (in)                                      0.01      0.00       0.28 r
  data_in_1[28] (net)                           1                   0.00       0.28 r
  U33512/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N35 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__28_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__28_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[29]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[29] (in)                                      0.01      0.00       0.28 r
  data_in_1[29] (net)                           1                   0.00       0.28 r
  U33513/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N36 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__29_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__29_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[30]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[30] (in)                                      0.01      0.00       0.28 r
  data_in_1[30] (net)                           1                   0.00       0.28 r
  U33514/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N37 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__30_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__30_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[31]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[31] (in)                                      0.01      0.00       0.28 r
  data_in_1[31] (net)                           1                   0.00       0.28 r
  U33515/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N38 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__31_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__31_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[33]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__r__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[33] (in)                                      0.01      0.00       0.28 r
  data_in_1[33] (net)                           1                   0.00       0.28 r
  U33517/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N40 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__r__1_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__r__1_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[36]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__r__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[36] (in)                                      0.01      0.00       0.28 r
  data_in_1[36] (net)                           1                   0.00       0.28 r
  U33520/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N43 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__r__4_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__r__4_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[37]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__r__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[37] (in)                                      0.01      0.00       0.28 r
  data_in_1[37] (net)                           1                   0.00       0.28 r
  U33521/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N44 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__r__5_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__r__5_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[38]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__r__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[38] (in)                                      0.01      0.00       0.28 r
  data_in_1[38] (net)                           1                   0.00       0.28 r
  U33522/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N45 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__r__6_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__r__6_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: data_in_1[39]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__r__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[39] (in)                                      0.01      0.00       0.28 r
  data_in_1[39] (net)                           1                   0.00       0.28 r
  U33523/Y (AND2X1_RVT)                                   0.01      0.12       0.40 r
  interleaver_inst_delay_x1_N46 (net)           1                   0.00       0.40 r
  interleaver_inst_delay_x1_delay_reg_reg_0__r__7_/D (DFFX1_RVT)     0.01     0.12     0.52 r
  data arrival time                                                            0.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__r__7_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.02


  Startpoint: output_select_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_mode
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  output_select_reg/CLK (DFFX1_RVT)        0.08      0.00 #     0.10 r
  output_select_reg/Q (DFFX1_RVT)          0.01      0.09       0.19 r
  output_mode (net)              2                   0.00       0.19 r
  output_mode (out)                        0.01      0.03       0.22 r
  data arrival time                                             0.22

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.45       0.55
  output external delay                             -0.36       0.19
  data required time                                            0.19
  ------------------------------------------------------------------------------------------
  data required time                                            0.19
  data arrival time                                            -0.22
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.03


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ii_ff_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U20158/Y (AND3X1_RVT)                                   0.01      2.19    -324.91 f
  engine_2__butterfly_inst_N328 (net)           1                   0.00    -324.91 f
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_0_/D (DFFX1_RVT)     0.01     0.58  -324.33 f
  data arrival time                                                         -324.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_0_/CLK (DFFX1_RVT)      0.00       0.55 r
  library hold time                                                 0.00       0.55
  data required time                                                           0.55
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.55
  data arrival time                                                          324.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -324.88


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ri_ff_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U27866/Y (NAND2X0_RVT)                                  0.02      2.13    -324.96 r
  n11370 (net)                                  3                   0.00    -324.96 r
  U19553/Y (AO221X1_RVT)                                  0.01      0.16    -324.80 r
  intadd_226_B_1_ (net)                         3                   0.00    -324.80 r
  U23369/Y (AO22X1_RVT)                                   0.01      0.17    -324.63 r
  intadd_226_n2 (net)                           1                   0.00    -324.63 r
  intadd_226_U2/CO (FADDX1_RVT)                           0.01      0.33    -324.30 r    mo 
  intadd_226_n1 (net)                           2                   0.00    -324.30 r
  U31581/Y (OA221X1_RVT)                                  0.01      0.14    -324.16 r
  engine_2__butterfly_inst_N310 (net)           1                   0.00    -324.16 r
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_14_/D (DFFX1_RVT)     0.01     0.12  -324.04 r
  data arrival time                                                         -324.04

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_14_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                          324.04
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -324.58


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ii_ff_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U13034/Y (AO21X1_RVT)                                   0.01      2.43    -324.66 f
  n16770 (net)                                  1                   0.00    -324.66 f
  U13032/Y (AND3X2_RVT)                                   0.01      0.37    -324.30 f
  engine_2__butterfly_inst_N266 (net)           1                   0.00    -324.30 f
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_2_/D (DFFX1_RVT)     0.01     0.58  -323.72 f
  data arrival time                                                         -323.72

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_2_/CLK (DFFX1_RVT)      0.00       0.55 r
  library hold time                                                 0.00       0.55
  data required time                                                           0.55
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.55
  data arrival time                                                          323.72
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -324.28


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ri_ff_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U18518/Y (NAND2X0_RVT)                                  0.01      2.23    -324.87 r
  n3759 (net)                                   2                   0.00    -324.87 r
  U18030/Y (OA22X1_RVT)                                   0.01      0.14    -324.73 r
  n12591 (net)                                  3                   0.00    -324.73 r
  U13736/Y (AO22X1_RVT)                                   0.01      0.15    -324.58 r
  intadd_50_n2 (net)                            2                   0.00    -324.58 r
  U24096/Y (XNOR2X1_RVT)                                  0.01      0.27    -324.31 r
  n13484 (net)                                  1                   0.00    -324.31 r
  U30497/Y (NOR2X0_RVT)                                   0.01      0.18    -324.13 f
  engine_2__butterfly_inst_N303 (net)           1                   0.00    -324.13 f
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_7_/D (DFFX1_RVT)     0.01     0.58  -323.55 f
  data arrival time                                                         -323.55

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_7_/CLK (DFFX1_RVT)      0.00       0.55 r
  library hold time                                                 0.00       0.55
  data required time                                                           0.55
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.55
  data arrival time                                                          323.55
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -324.11


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ri_ff_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U27866/Y (NAND2X0_RVT)                                  0.02      2.13    -324.96 r
  n11370 (net)                                  3                   0.00    -324.96 r
  U19553/Y (AO221X1_RVT)                                  0.01      0.16    -324.80 r
  intadd_226_B_1_ (net)                         3                   0.00    -324.80 r
  U13686/Y (XNOR3X2_RVT)                                  0.01      0.39    -324.41 r
  n5952 (net)                                   1                   0.00    -324.41 r
  intadd_48_U3/S (FADDX1_RVT)                             0.01      0.47    -323.95 r    mo 
  intadd_48_SUM_2_ (net)                        3                   0.00    -323.95 r
  U18619/Y (AO22X1_RVT)                                   0.01      0.15    -323.80 r
  n14024 (net)                                  2                   0.00    -323.80 r
  U31385/Y (OA221X1_RVT)                                  0.01      0.15    -323.65 r
  engine_2__butterfly_inst_N308 (net)           1                   0.00    -323.65 r
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_12_/D (DFFX1_RVT)     0.01     0.12  -323.53 r
  data arrival time                                                         -323.53

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_12_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                          323.53
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -324.07


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ri_ff_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U18518/Y (NAND2X0_RVT)                                  0.01      2.23    -324.87 r
  n3759 (net)                                   2                   0.00    -324.87 r
  U18030/Y (OA22X1_RVT)                                   0.01      0.14    -324.73 r
  n12591 (net)                                  3                   0.00    -324.73 r
  U12901/Y (XNOR2X1_RVT)                                  0.01      0.27    -324.45 r
  n2698 (net)                                   1                   0.00    -324.45 r
  U12859/Y (XNOR2X1_RVT)                                  0.01      0.24    -324.22 r
  intadd_50_SUM_2_ (net)                        1                   0.00    -324.22 r
  U29740/Y (NOR2X0_RVT)                                   0.01      0.18    -324.04 f
  engine_2__butterfly_inst_N302 (net)           1                   0.00    -324.04 f
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_6_/D (DFFX1_RVT)     0.01     0.58  -323.46 f
  data arrival time                                                         -323.46

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_6_/CLK (DFFX1_RVT)      0.00       0.55 r
  library hold time                                                 0.00       0.55
  data required time                                                           0.55
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.55
  data arrival time                                                          323.46
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -324.02


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ri_ff_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U27866/Y (NAND2X0_RVT)                                  0.02      2.13    -324.96 r
  n11370 (net)                                  3                   0.00    -324.96 r
  U19553/Y (AO221X1_RVT)                                  0.01      0.16    -324.80 r
  intadd_226_B_1_ (net)                         3                   0.00    -324.80 r
  U13686/Y (XNOR3X2_RVT)                                  0.01      0.39    -324.41 r
  n5952 (net)                                   1                   0.00    -324.41 r
  intadd_48_U3/CO (FADDX1_RVT)                            0.02      0.47    -323.94 r    mo 
  intadd_48_n2 (net)                            3                   0.00    -323.94 r
  U21949/Y (XNOR2X1_RVT)                                  0.01      0.27    -323.67 r
  n6641 (net)                                   1                   0.00    -323.67 r
  U21948/Y (XNOR2X1_RVT)                                  0.01      0.24    -323.43 r
  intadd_48_SUM_3_ (net)                        1                   0.00    -323.43 r
  U31484/Y (AND2X1_RVT)                                   0.01      0.12    -323.31 r
  engine_2__butterfly_inst_N309 (net)           1                   0.00    -323.31 r
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_13_/D (DFFX1_RVT)     0.01     0.12  -323.19 r
  data arrival time                                                         -323.19

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_13_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                          323.19
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.73


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ii_ff_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U27920/Y (NAND4X0_RVT)                                  0.01      2.50    -324.59 r
  n12670 (net)                                  2                   0.00    -324.59 r
  U19928/Y (OA221X1_RVT)                                  0.01      0.13    -324.47 r
  intadd_186_A_0_ (net)                         1                   0.00    -324.47 r
  intadd_186_U4/CO (FADDX1_RVT)                           0.01      0.45    -324.02 r    mo 
  intadd_186_n3 (net)                           1                   0.00    -324.02 r
  intadd_186_U3/CO (FADDX1_RVT)                           0.01      0.33    -323.69 r    mo 
  intadd_186_n2 (net)                           1                   0.00    -323.69 r
  intadd_186_U2/S (FADDX1_RVT)                            0.01      0.33    -323.36 r    mo 
  intadd_186_SUM_2_ (net)                       3                   0.00    -323.36 r
  U18381/Y (XOR3X1_RVT)                                   0.01      0.29    -323.06 r
  intadd_9_SUM_12_ (net)                        1                   0.00    -323.06 r
  U32266/Y (AND2X1_RVT)                                   0.01      0.12    -322.94 r
  engine_2__butterfly_inst_N291 (net)           1                   0.00    -322.94 r
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_27_/D (DFFX1_RVT)     0.01     0.12  -322.82 r
  data arrival time                                                         -322.82

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_27_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                          322.82
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.36


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ii_ff_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U27920/Y (NAND4X0_RVT)                                  0.01      2.50    -324.59 r
  n12670 (net)                                  2                   0.00    -324.59 r
  U19928/Y (OA221X1_RVT)                                  0.01      0.13    -324.47 r
  intadd_186_A_0_ (net)                         1                   0.00    -324.47 r
  intadd_186_U4/S (FADDX1_RVT)                            0.01      0.45    -324.02 r    mo 
  intadd_186_SUM_0_ (net)                       1                   0.00    -324.02 r
  intadd_188_U2/CO (FADDX1_RVT)                           0.02      0.48    -323.54 r    mo 
  intadd_188_n1 (net)                           3                   0.00    -323.54 r
  U18373/Y (XOR3X1_RVT)                                   0.01      0.49    -323.05 r
  intadd_9_SUM_11_ (net)                        1                   0.00    -323.05 r
  U32258/Y (AND2X1_RVT)                                   0.01      0.12    -322.93 r
  engine_2__butterfly_inst_N290 (net)           1                   0.00    -322.93 r
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_26_/D (DFFX1_RVT)     0.01     0.12  -322.81 r
  data arrival time                                                         -322.81

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_26_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                          322.81
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.36


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ii_ff_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U27920/Y (NAND4X0_RVT)                                  0.01      2.50    -324.59 r
  n12670 (net)                                  2                   0.00    -324.59 r
  U19928/Y (OA221X1_RVT)                                  0.01      0.13    -324.47 r
  intadd_186_A_0_ (net)                         1                   0.00    -324.47 r
  intadd_186_U4/S (FADDX1_RVT)                            0.01      0.45    -324.02 r    mo 
  intadd_186_SUM_0_ (net)                       1                   0.00    -324.02 r
  intadd_188_U2/S (FADDX1_RVT)                            0.01      0.47    -323.55 r    mo 
  intadd_188_SUM_2_ (net)                       3                   0.00    -323.55 r
  U13851/Y (XNOR2X1_RVT)                                  0.01      0.27    -323.28 r
  n15357 (net)                                  1                   0.00    -323.28 r
  U24116/Y (XNOR2X1_RVT)                                  0.01      0.24    -323.04 r
  n15358 (net)                                  1                   0.00    -323.04 r
  U32245/Y (AND2X1_RVT)                                   0.01      0.12    -322.92 r
  engine_2__butterfly_inst_N289 (net)           1                   0.00    -322.92 r
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_25_/D (DFFX1_RVT)     0.01     0.12  -322.80 r
  data arrival time                                                         -322.80

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_25_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                          322.80
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.34


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ri_ff_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U27866/Y (NAND2X0_RVT)                                  0.02      2.13    -324.96 r
  n11370 (net)                                  3                   0.00    -324.96 r
  U16896/Y (INVX0_RVT)                                    0.03      0.20    -324.76 f
  n12597 (net)                                  3                   0.00    -324.76 f
  U19524/Y (NAND3X0_RVT)                                  0.01      0.49    -324.28 r
  n12596 (net)                                  2                   0.00    -324.28 r
  U19434/Y (OA221X1_RVT)                                  0.01      0.13    -324.15 r
  intadd_38_B_1_ (net)                          1                   0.00    -324.15 r
  intadd_38_U5/CO (FADDX1_RVT)                            0.01      0.47    -323.68 r    mo 
  intadd_38_n4 (net)                            1                   0.00    -323.68 r
  intadd_38_U4/CO (FADDX1_RVT)                            0.01      0.33    -323.35 r    mo 
  intadd_38_n3 (net)                            1                   0.00    -323.35 r
  intadd_38_U3/S (FADDX1_RVT)                             0.01      0.32    -323.03 r    mo 
  intadd_38_SUM_3_ (net)                        1                   0.00    -323.03 r
  U31824/Y (AND2X1_RVT)                                   0.01      0.12    -322.91 r
  engine_2__butterfly_inst_N312 (net)           1                   0.00    -322.91 r
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_16_/D (DFFX1_RVT)     0.01     0.12  -322.79 r
  data arrival time                                                         -322.79

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_16_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                          322.79
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.33


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ii_ff_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U32424/Y (AND3X1_RVT)                                   0.02      2.20    -324.90 f
  intadd_188_CI (net)                           1                   0.00    -324.90 f
  intadd_188_U4/S (FADDX1_RVT)                            0.01      1.21    -323.68 r    mo 
  intadd_188_SUM_0_ (net)                       1                   0.00    -323.68 r
  intadd_190_U2/S (FADDX1_RVT)                            0.01      0.47    -323.22 r    mo 
  intadd_190_SUM_2_ (net)                       3                   0.00    -323.22 r
  U15239/Y (XOR3X2_RVT)                                   0.01      0.29    -322.92 r
  n15265 (net)                                  1                   0.00    -322.92 r
  U32192/Y (AND2X1_RVT)                                   0.01      0.12    -322.80 r
  engine_2__butterfly_inst_N287 (net)           1                   0.00    -322.80 r
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_23_/D (DFFX1_RVT)     0.01     0.12  -322.68 r
  data arrival time                                                         -322.68

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_23_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                          322.68
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.23


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ri_ff_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U25284/Y (NAND2X0_RVT)                                  0.03      2.24    -324.86 r
  n10856 (net)                                  2                   0.00    -324.86 r
  U25286/S (FADDX1_RVT)                                   0.01      0.54    -324.32 r
  n9727 (net)                                   1                   0.00    -324.32 r
  U25287/Y (XOR2X1_RVT)                                   0.01      0.20    -324.12 r
  n9728 (net)                                   1                   0.00    -324.12 r
  U21885/Y (XNOR2X1_RVT)                                  0.01      0.24    -323.88 r
  n8575 (net)                                   1                   0.00    -323.88 r
  U22683/Y (XOR2X1_RVT)                                   0.01      0.25    -323.63 r
  n6052 (net)                                   1                   0.00    -323.63 r
  U21035/Y (XNOR2X1_RVT)                                  0.01      0.22    -323.41 r
  n9733 (net)                                   1                   0.00    -323.41 r
  U14106/Y (NOR2X4_RVT)                                   0.01      0.20    -323.22 f
  engine_2__butterfly_inst_N327 (net)           1                   0.00    -323.22 f
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_31_/D (DFFX1_RVT)     0.01     0.58  -322.64 f
  data arrival time                                                         -322.64

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_31_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                 0.01       0.56
  data required time                                                           0.56
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.56
  data arrival time                                                          322.64
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.19


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ri_ff_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U18518/Y (NAND2X0_RVT)                                  0.01      2.23    -324.87 r
  n3759 (net)                                   2                   0.00    -324.87 r
  U18030/Y (OA22X1_RVT)                                   0.01      0.14    -324.73 r
  n12591 (net)                                  3                   0.00    -324.73 r
  U13736/Y (AO22X1_RVT)                                   0.01      0.15    -324.58 r
  intadd_50_n2 (net)                            2                   0.00    -324.58 r
  U13735/Y (INVX0_RVT)                                    0.02      0.17    -324.41 f
  n8257 (net)                                   2                   0.00    -324.41 f
  U13949/Y (AO21X2_RVT)                                   0.02      0.48    -323.92 f
  n13808 (net)                                  3                   0.00    -323.92 f
  U30684/SO (HADDX1_RVT)                                  0.01      0.89    -323.04 r
  n13811 (net)                                  1                   0.00    -323.04 r
  U30685/SO (HADDX1_RVT)                                  0.01      0.22    -322.82 r
  n13812 (net)                                  1                   0.00    -322.82 r
  U30686/Y (AND2X1_RVT)                                   0.01      0.12    -322.70 r
  engine_2__butterfly_inst_N305 (net)           1                   0.00    -322.70 r
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_9_/D (DFFX1_RVT)     0.01     0.12  -322.58 r
  data arrival time                                                         -322.58

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_9_/CLK (DFFX1_RVT)      0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                          322.58
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.13


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ii_ff_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U27920/Y (NAND4X0_RVT)                                  0.01      2.50    -324.59 r
  n12670 (net)                                  2                   0.00    -324.59 r
  U19928/Y (OA221X1_RVT)                                  0.01      0.13    -324.47 r
  intadd_186_A_0_ (net)                         1                   0.00    -324.47 r
  intadd_186_U4/CO (FADDX1_RVT)                           0.01      0.45    -324.02 r    mo 
  intadd_186_n3 (net)                           1                   0.00    -324.02 r
  intadd_186_U3/CO (FADDX1_RVT)                           0.01      0.33    -323.69 r    mo 
  intadd_186_n2 (net)                           1                   0.00    -323.69 r
  intadd_186_U2/S (FADDX1_RVT)                            0.01      0.33    -323.36 r    mo 
  intadd_186_SUM_2_ (net)                       3                   0.00    -323.36 r
  U13513/Y (AO22X1_RVT)                                   0.01      0.16    -323.19 r
  intadd_9_n2 (net)                             2                   0.00    -323.19 r
  U13507/S (FADDX1_RVT)                                   0.01      0.37    -322.82 r
  intadd_9_SUM_13_ (net)                        1                   0.00    -322.82 r
  U32276/Y (AND2X1_RVT)                                   0.01      0.12    -322.70 r
  engine_2__butterfly_inst_N292 (net)           1                   0.00    -322.70 r
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_28_/D (DFFX1_RVT)     0.01     0.12  -322.58 r
  data arrival time                                                         -322.58

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_28_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                          322.58
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.13


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ri_ff_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U27866/Y (NAND2X0_RVT)                                  0.02      2.13    -324.96 r
  n11370 (net)                                  3                   0.00    -324.96 r
  U16896/Y (INVX0_RVT)                                    0.03      0.20    -324.76 f
  n12597 (net)                                  3                   0.00    -324.76 f
  U19524/Y (NAND3X0_RVT)                                  0.01      0.49    -324.28 r
  n12596 (net)                                  2                   0.00    -324.28 r
  U19434/Y (OA221X1_RVT)                                  0.01      0.13    -324.15 r
  intadd_38_B_1_ (net)                          1                   0.00    -324.15 r
  intadd_38_U5/CO (FADDX1_RVT)                            0.01      0.47    -323.68 r    mo 
  intadd_38_n4 (net)                            1                   0.00    -323.68 r
  intadd_38_U4/S (FADDX1_RVT)                             0.02      0.34    -323.35 r    mo 
  intadd_38_SUM_2_ (net)                        3                   0.00    -323.35 r
  U13706/S (FADDX1_RVT)                                   0.01      0.56    -322.78 r
  intadd_77_SUM_2_ (net)                        1                   0.00    -322.78 r
  U31657/Y (AND2X1_RVT)                                   0.01      0.12    -322.66 r
  engine_2__butterfly_inst_N311 (net)           1                   0.00    -322.66 r
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_15_/D (DFFX1_RVT)     0.01     0.12  -322.54 r
  data arrival time                                                         -322.54

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_15_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                          322.54
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.09


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ri_ff_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U18518/Y (NAND2X0_RVT)                                  0.01      2.23    -324.87 r
  n3759 (net)                                   2                   0.00    -324.87 r
  U18030/Y (OA22X1_RVT)                                   0.01      0.14    -324.73 r
  n12591 (net)                                  3                   0.00    -324.73 r
  U13736/Y (AO22X1_RVT)                                   0.01      0.15    -324.58 r
  intadd_50_n2 (net)                            2                   0.00    -324.58 r
  U13735/Y (INVX0_RVT)                                    0.02      0.17    -324.41 f
  n8257 (net)                                   2                   0.00    -324.41 f
  U23818/Y (OA21X1_RVT)                                   0.02      0.48    -323.92 f
  n13662 (net)                                  2                   0.00    -323.92 f
  U17378/Y (INVX1_RVT)                                    0.01      0.98    -322.94 r
  n13660 (net)                                  1                   0.00    -322.94 r
  U24121/Y (AO22X1_RVT)                                   0.01      0.13    -322.81 r
  n13666 (net)                                  2                   0.00    -322.81 r
  U30592/Y (OA221X1_RVT)                                  0.01      0.15    -322.66 r
  engine_2__butterfly_inst_N304 (net)           1                   0.00    -322.66 r
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_8_/D (DFFX1_RVT)     0.01     0.12  -322.54 r
  data arrival time                                                         -322.54

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_8_/CLK (DFFX1_RVT)      0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                          322.54
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.08


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ri_ff_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U18126/Y (AND3X1_RVT)                                   0.03      2.24    -324.85 f
  n11369 (net)                                  4                   0.00    -324.85 f
  U28278/Y (NAND2X0_RVT)                                  0.02      0.50    -324.35 r
  n15731 (net)                                  3                   0.00    -324.35 r
  U21988/Y (MUX21X1_RVT)                                  0.01      0.36    -323.99 r
  n11372 (net)                                  2                   0.00    -323.99 r
  U28284/Y (OA21X1_RVT)                                   0.01      0.15    -323.84 r
  n11376 (net)                                  1                   0.00    -323.84 r
  U28286/CO (FADDX1_RVT)                                  0.01      0.33    -323.51 r
  n11379 (net)                                  1                   0.00    -323.51 r
  U28287/CO (FADDX1_RVT)                                  0.02      0.34    -323.17 r
  intadd_38_B_4_ (net)                          1                   0.00    -323.17 r
  intadd_38_U2/S (FADDX1_RVT)                             0.01      0.46    -322.71 r    mo 
  intadd_38_SUM_4_ (net)                        1                   0.00    -322.71 r
  U31901/Y (AND2X1_RVT)                                   0.01      0.12    -322.59 r
  engine_2__butterfly_inst_N313 (net)           1                   0.00    -322.59 r
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_17_/D (DFFX1_RVT)     0.01     0.12  -322.47 r
  data arrival time                                                         -322.47

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_17_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                          322.47
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.02


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ii_ff_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U32424/Y (AND3X1_RVT)                                   0.02      2.20    -324.90 f
  intadd_188_CI (net)                           1                   0.00    -324.90 f
  intadd_188_U4/S (FADDX1_RVT)                            0.01      1.21    -323.68 r    mo 
  intadd_188_SUM_0_ (net)                       1                   0.00    -323.68 r
  intadd_190_U2/S (FADDX1_RVT)                            0.01      0.47    -323.22 r    mo 
  intadd_190_SUM_2_ (net)                       3                   0.00    -323.22 r
  U23714/Y (AND2X1_RVT)                                   0.01      0.13    -323.08 r
  n8004 (net)                                   2                   0.00    -323.08 r
  U15236/Y (AO21X2_RVT)                                   0.01      0.16    -322.92 r
  n8003 (net)                                   1                   0.00    -322.92 r
  U21924/Y (XNOR2X1_RVT)                                  0.01      0.21    -322.71 r
  intadd_9_SUM_9_ (net)                         1                   0.00    -322.71 r
  U32221/Y (AND2X1_RVT)                                   0.01      0.12    -322.59 r
  engine_2__butterfly_inst_N288 (net)           1                   0.00    -322.59 r
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_24_/D (DFFX1_RVT)     0.01     0.12  -322.47 r
  data arrival time                                                         -322.47

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_24_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                          322.47
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -323.01


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ri_ff_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U18518/Y (NAND2X0_RVT)                                  0.01      2.23    -324.87 r
  n3759 (net)                                   2                   0.00    -324.87 r
  U18509/Y (INVX0_RVT)                                    0.08      0.24    -324.63 f
  n12589 (net)                                  3                   0.00    -324.63 f
  U19216/Y (XNOR3X1_RVT)                                  0.01      1.20    -323.43 r
  n9368 (net)                                   3                   0.00    -323.43 r
  U18995/Y (XOR3X1_RVT)                                   0.01      0.29    -323.13 r
  n13128 (net)                                  1                   0.00    -323.13 r
  U29624/Y (NOR2X0_RVT)                                   0.01      0.17    -322.96 f
  engine_2__butterfly_inst_N301 (net)           1                   0.00    -322.96 f
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_5_/D (DFFX1_RVT)     0.01     0.58  -322.38 f
  data arrival time                                                         -322.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_5_/CLK (DFFX1_RVT)      0.00       0.55 r
  library hold time                                                 0.00       0.55
  data required time                                                           0.55
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.55
  data arrival time                                                          322.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -322.94


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ii_ff_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U27920/Y (NAND4X0_RVT)                                  0.01      2.50    -324.59 r
  n12670 (net)                                  2                   0.00    -324.59 r
  U19928/Y (OA221X1_RVT)                                  0.01      0.13    -324.47 r
  intadd_186_A_0_ (net)                         1                   0.00    -324.47 r
  intadd_186_U4/CO (FADDX1_RVT)                           0.01      0.45    -324.02 r    mo 
  intadd_186_n3 (net)                           1                   0.00    -324.02 r
  intadd_186_U3/CO (FADDX1_RVT)                           0.01      0.33    -323.69 r    mo 
  intadd_186_n2 (net)                           1                   0.00    -323.69 r
  intadd_186_U2/CO (FADDX1_RVT)                           0.02      0.34    -323.35 r    mo 
  intadd_186_n1 (net)                           3                   0.00    -323.35 r
  U18371/Y (AO22X1_RVT)                                   0.01      0.17    -323.18 r
  intadd_9_n1 (net)                             3                   0.00    -323.18 r
  U18349/SO (HADDX1_RVT)                                  0.01      0.27    -322.90 f
  n15490 (net)                                  2                   0.00    -322.90 f
  U18331/Y (AOI221X1_RVT)                                 0.01      0.45    -322.45 r
  engine_2__butterfly_inst_N293 (net)           1                   0.00    -322.45 r
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_29_/D (DFFX1_RVT)     0.01     0.12  -322.33 r
  data arrival time                                                         -322.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_29_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                          322.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -322.87


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ri_ff_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U16532/Y (AND3X1_RVT)                                   0.03      2.29    -324.80 f
  intadd_223_CI (net)                           2                   0.00    -324.80 f
  U16523/SO (HADDX1_RVT)                                  0.01      0.89    -323.91 r
  n7417 (net)                                   1                   0.00    -323.91 r
  U23510/Y (XNOR2X1_RVT)                                  0.01      0.25    -323.66 r
  intadd_223_SUM_0_ (net)                       3                   0.00    -323.66 r
  U21860/Y (XNOR3X1_RVT)                                  0.01      0.39    -323.27 r
  n6000 (net)                                   3                   0.00    -323.27 r
  U13571/Y (XOR3X2_RVT)                                   0.01      0.23    -323.04 r
  intadd_7_SUM_3_ (net)                         1                   0.00    -323.04 r
  U31952/Y (NOR2X0_RVT)                                   0.01      0.17    -322.87 f
  engine_2__butterfly_inst_N315 (net)           1                   0.00    -322.87 f
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_19_/D (DFFX1_RVT)     0.01     0.58  -322.29 f
  data arrival time                                                         -322.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_19_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                 0.00       0.55
  data required time                                                           0.55
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.55
  data arrival time                                                          322.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -322.84


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ii_ff_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U22865/Y (AND2X1_RVT)                                   0.03      2.39    -324.71 f
  intadd_211_A_1_ (net)                         1                   0.00    -324.71 f
  intadd_211_U3/S (FADDX1_RVT)                            0.01      1.69    -323.01 r    mo 
  intadd_211_SUM_1_ (net)                       1                   0.00    -323.01 r
  U22045/CO (FADDX1_RVT)                                  0.02      0.34    -322.68 r
  n14515 (net)                                  3                   0.00    -322.68 r
  U18572/Y (XOR3X1_RVT)                                   0.01      0.29    -322.39 r
  n14516 (net)                                  1                   0.00    -322.39 r
  U31659/Y (AND2X1_RVT)                                   0.01      0.11    -322.28 r
  engine_2__butterfly_inst_N279 (net)           1                   0.00    -322.28 r
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_15_/D (DFFX1_RVT)     0.01     0.12  -322.16 r
  data arrival time                                                         -322.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_15_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                          322.16
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -322.70


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ii_ff_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U22865/Y (AND2X1_RVT)                                   0.03      2.39    -324.71 f
  intadd_211_A_1_ (net)                         1                   0.00    -324.71 f
  intadd_211_U3/S (FADDX1_RVT)                            0.01      1.69    -323.01 r    mo 
  intadd_211_SUM_1_ (net)                       1                   0.00    -323.01 r
  U22045/S (FADDX1_RVT)                                   0.01      0.33    -322.69 r
  n14524 (net)                                  2                   0.00    -322.69 r
  U13798/Y (XNOR2X1_RVT)                                  0.01      0.28    -322.41 r
  n14529 (net)                                  2                   0.00    -322.41 r
  U31664/Y (OA221X1_RVT)                                  0.01      0.15    -322.26 r
  engine_2__butterfly_inst_N278 (net)           1                   0.00    -322.26 r
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_14_/D (DFFX1_RVT)     0.01     0.12  -322.14 r
  data arrival time                                                         -322.14

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_14_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                          322.14
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -322.68


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ri_ff_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U16532/Y (AND3X1_RVT)                                   0.03      2.29    -324.80 f
  intadd_223_CI (net)                           2                   0.00    -324.80 f
  U16523/SO (HADDX1_RVT)                                  0.01      0.89    -323.91 r
  n7417 (net)                                   1                   0.00    -323.91 r
  U23510/Y (XNOR2X1_RVT)                                  0.01      0.25    -323.66 r
  intadd_223_SUM_0_ (net)                       3                   0.00    -323.66 r
  U21860/Y (XNOR3X1_RVT)                                  0.01      0.39    -323.27 r
  n6000 (net)                                   3                   0.00    -323.27 r
  U19614/Y (AO22X1_RVT)                                   0.01      0.16    -323.11 r
  intadd_7_n13 (net)                            2                   0.00    -323.11 r
  U18462/Y (XOR3X1_RVT)                                   0.01      0.34    -322.77 r
  intadd_7_SUM_4_ (net)                         1                   0.00    -322.77 r
  U31967/Y (NOR2X0_RVT)                                   0.01      0.17    -322.59 f
  engine_2__butterfly_inst_N316 (net)           1                   0.00    -322.59 f
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_20_/D (DFFX1_RVT)     0.01     0.58  -322.02 f
  data arrival time                                                         -322.02

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_20_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                 0.00       0.55
  data required time                                                           0.55
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.55
  data arrival time                                                          322.02
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -322.57


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ri_ff_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U18518/Y (NAND2X0_RVT)                                  0.01      2.23    -324.87 r
  n3759 (net)                                   2                   0.00    -324.87 r
  U18030/Y (OA22X1_RVT)                                   0.01      0.14    -324.73 r
  n12591 (net)                                  3                   0.00    -324.73 r
  U13736/Y (AO22X1_RVT)                                   0.01      0.15    -324.58 r
  intadd_50_n2 (net)                            2                   0.00    -324.58 r
  U13735/Y (INVX0_RVT)                                    0.02      0.17    -324.41 f
  n8257 (net)                                   2                   0.00    -324.41 f
  U13949/Y (AO21X2_RVT)                                   0.02      0.48    -323.92 f
  n13808 (net)                                  3                   0.00    -323.92 f
  U24523/Y (AO222X1_RVT)                                  0.01      0.50    -323.42 f
  n13769 (net)                                  2                   0.00    -323.42 f
  U20790/Y (NBUFFX4_RVT)                                  0.30      0.21    -323.21 f
  n3718 (net)                                   1                   0.00    -323.21 f
  U21950/Y (XNOR2X1_RVT)                                  0.01      0.94    -322.27 r
  n13770 (net)                                  1                   0.00    -322.27 r
  U30662/Y (AND2X1_RVT)                                   0.01      0.12    -322.14 r
  engine_2__butterfly_inst_N306 (net)           1                   0.00    -322.14 r
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_10_/D (DFFX1_RVT)     0.01     0.12  -322.02 r
  data arrival time                                                         -322.02

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_10_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                          322.02
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -322.57


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ri_ff_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U25284/Y (NAND2X0_RVT)                                  0.03      2.24    -324.86 r
  n10856 (net)                                  2                   0.00    -324.86 r
  U17749/Y (INVX0_RVT)                                    0.02      0.18    -324.68 f
  n10857 (net)                                  2                   0.00    -324.68 f
  U27894/Y (NAND2X0_RVT)                                  0.01      0.38    -324.30 r
  n10858 (net)                                  2                   0.00    -324.30 r
  U27895/Y (OA21X1_RVT)                                   0.01      0.11    -324.19 r
  intadd_200_B_1_ (net)                         1                   0.00    -324.19 r
  intadd_200_U3/S (FADDX1_RVT)                            0.01      0.47    -323.72 r    mo 
  intadd_200_SUM_1_ (net)                       1                   0.00    -323.72 r
  intadd_215_U2/CO (FADDX1_RVT)                           0.02      0.45    -323.27 r    mo 
  intadd_215_n1 (net)                           3                   0.00    -323.27 r
  U32269/Y (XNOR2X1_RVT)                                  0.01      0.27    -322.99 r
  n15410 (net)                                  1                   0.00    -322.99 r
  U22878/Y (XOR2X1_RVT)                                   0.01      0.25    -322.75 r
  n15413 (net)                                  1                   0.00    -322.75 r
  U32270/Y (NOR2X0_RVT)                                   0.01      0.17    -322.57 f
  engine_2__butterfly_inst_N326 (net)           1                   0.00    -322.57 f
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_30_/D (DFFX1_RVT)     0.01     0.58  -321.99 f
  data arrival time                                                         -321.99

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_30_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                 0.00       0.55
  data required time                                                           0.55
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.55
  data arrival time                                                          321.99
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -322.55


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ii_ff_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U24946/Y (AND2X1_RVT)                                   0.01      2.66    -324.43 f
  n10874 (net)                                  2                   0.00    -324.43 f
  U24947/Y (NAND2X0_RVT)                                  0.02      0.39    -324.05 r
  n10873 (net)                                  2                   0.00    -324.05 r
  U27933/Y (OA21X1_RVT)                                   0.01      0.11    -323.93 r
  intadd_209_B_1_ (net)                         1                   0.00    -323.93 r
  intadd_209_U3/S (FADDX1_RVT)                            0.01      0.47    -323.47 r    mo 
  intadd_46_A_2_ (net)                          1                   0.00    -323.47 r
  intadd_46_U3/S (FADDX1_RVT)                             0.01      0.45    -323.02 r    mo 
  intadd_37_A_3_ (net)                          2                   0.00    -323.02 r
  U13582/Y (XNOR3X1_RVT)                                  0.01      0.26    -322.76 r
  n7685 (net)                                   1                   0.00    -322.76 r
  U18332/Y (NOR2X0_RVT)                                   0.01      0.20    -322.56 f
  engine_2__butterfly_inst_N294 (net)           1                   0.00    -322.56 f
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_30_/D (DFFX1_RVT)     0.01     0.58  -321.99 f
  data arrival time                                                         -321.99

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_30_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                 0.00       0.55
  data required time                                                           0.55
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.55
  data arrival time                                                          321.99
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -322.54


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ri_ff_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U16532/Y (AND3X1_RVT)                                   0.03      2.29    -324.80 f
  intadd_223_CI (net)                           2                   0.00    -324.80 f
  U16523/SO (HADDX1_RVT)                                  0.01      0.89    -323.91 r
  n7417 (net)                                   1                   0.00    -323.91 r
  U23510/Y (XNOR2X1_RVT)                                  0.01      0.25    -323.66 r
  intadd_223_SUM_0_ (net)                       3                   0.00    -323.66 r
  U21860/Y (XNOR3X1_RVT)                                  0.01      0.39    -323.27 r
  n6000 (net)                                   3                   0.00    -323.27 r
  U19614/Y (AO22X1_RVT)                                   0.01      0.16    -323.11 r
  intadd_7_n13 (net)                            2                   0.00    -323.11 r
  U18976/Y (AO22X1_RVT)                                   0.01      0.13    -322.98 r
  intadd_7_n12 (net)                            2                   0.00    -322.98 r
  U14901/Y (XOR3X2_RVT)                                   0.01      0.27    -322.71 r
  n14969 (net)                                  1                   0.00    -322.71 r
  U31978/Y (NOR2X0_RVT)                                   0.01      0.17    -322.54 f
  engine_2__butterfly_inst_N317 (net)           1                   0.00    -322.54 f
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_21_/D (DFFX1_RVT)     0.01     0.58  -321.96 f
  data arrival time                                                         -321.96

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ri_ff_reg_21_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                 0.00       0.55
  data required time                                                           0.55
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.55
  data arrival time                                                          321.96
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -322.51


  Startpoint: engine_2__butterfly_inst_W_I_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_Y_Wout_ii_ff_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         280000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__butterfly_inst_W_I_ff_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__butterfly_inst_W_I_ff_reg_0_/Q (DFFX2_RVT)     0.01     0.11       0.21 f
  engine_2__butterfly_inst_W_I_ff[0] (net)      2                   0.00       0.21 f
  U15696/Y (IBUFFX8_RVT)                                  0.01      0.19       0.40 r
  n8854 (net)                                   5                   0.00       0.40 r
  U14959/Y (IBUFFX4_RVT)                                  2.78      0.38       0.79 f
  n12641 (net)                                 11                   0.00       0.79 f
  U15223/Y (NBUFFX4_RVT)                                  1.07      0.69       1.48 f
  n4161 (net)                                  10                   0.00       1.48 f
  U14286/Y (NBUFFX8_RVT)                                  0.00   -328.58    -327.10 f
  n12628 (net)                                 26                   0.00    -327.10 f
  U20570/Y (AND2X1_RVT)                                   0.03      2.39    -324.71 f
  n8620 (net)                                   1                   0.00    -324.71 f
  U25278/CO (FADDX1_RVT)                                  0.02      1.71    -323.00 f
  n9483 (net)                                   2                   0.00    -323.00 f
  U22447/Y (NAND2X0_RVT)                                  0.01      0.38    -322.62 r
  n5558 (net)                                   1                   0.00    -322.62 r
  U23549/Y (AO22X1_RVT)                                   0.01      0.14    -322.48 r
  n7760 (net)                                   2                   0.00    -322.48 r
  U20140/Y (AO22X1_RVT)                                   0.01      0.14    -322.35 r
  intadd_26_n1 (net)                            3                   0.00    -322.35 r
  U18625/Y (AO22X1_RVT)                                   0.01      0.15    -322.20 r
  n14416 (net)                                  2                   0.00    -322.20 r
  U31595/Y (OA221X1_RVT)                                  0.01      0.15    -322.05 r
  engine_2__butterfly_inst_N276 (net)           1                   0.00    -322.05 r
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_12_/D (DFFX1_RVT)     0.01     0.12  -321.93 r
  data arrival time                                                         -321.93

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_2__butterfly_inst_Y_Wout_ii_ff_reg_12_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                          321.93
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -322.47


1
