
Lab6_ADC_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009610  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003050  080097a0  080097a0  000197a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c7f0  0800c7f0  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  0800c7f0  0800c7f0  0001c7f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c7f8  0800c7f8  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c7f8  0800c7f8  0001c7f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c7fc  0800c7fc  0001c7fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0800c800  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020080  2**0
                  CONTENTS
 10 .bss          000003b4  20000080  20000080  00020080  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000434  20000434  00020080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f4e4  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000044c8  00000000  00000000  0003f594  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001718  00000000  00000000  00043a60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001538  00000000  00000000  00045178  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026788  00000000  00000000  000466b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001fe27  00000000  00000000  0006ce38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0081  00000000  00000000  0008cc5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0016cce0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000062cc  00000000  00000000  0016cd34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009788 	.word	0x08009788

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	08009788 	.word	0x08009788

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac0:	f000 b96e 	b.w	8000da0 <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9d08      	ldr	r5, [sp, #32]
 8000ae2:	4604      	mov	r4, r0
 8000ae4:	468c      	mov	ip, r1
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	f040 8083 	bne.w	8000bf2 <__udivmoddi4+0x116>
 8000aec:	428a      	cmp	r2, r1
 8000aee:	4617      	mov	r7, r2
 8000af0:	d947      	bls.n	8000b82 <__udivmoddi4+0xa6>
 8000af2:	fab2 f282 	clz	r2, r2
 8000af6:	b142      	cbz	r2, 8000b0a <__udivmoddi4+0x2e>
 8000af8:	f1c2 0020 	rsb	r0, r2, #32
 8000afc:	fa24 f000 	lsr.w	r0, r4, r0
 8000b00:	4091      	lsls	r1, r2
 8000b02:	4097      	lsls	r7, r2
 8000b04:	ea40 0c01 	orr.w	ip, r0, r1
 8000b08:	4094      	lsls	r4, r2
 8000b0a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b0e:	0c23      	lsrs	r3, r4, #16
 8000b10:	fbbc f6f8 	udiv	r6, ip, r8
 8000b14:	fa1f fe87 	uxth.w	lr, r7
 8000b18:	fb08 c116 	mls	r1, r8, r6, ip
 8000b1c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b20:	fb06 f10e 	mul.w	r1, r6, lr
 8000b24:	4299      	cmp	r1, r3
 8000b26:	d909      	bls.n	8000b3c <__udivmoddi4+0x60>
 8000b28:	18fb      	adds	r3, r7, r3
 8000b2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b2e:	f080 8119 	bcs.w	8000d64 <__udivmoddi4+0x288>
 8000b32:	4299      	cmp	r1, r3
 8000b34:	f240 8116 	bls.w	8000d64 <__udivmoddi4+0x288>
 8000b38:	3e02      	subs	r6, #2
 8000b3a:	443b      	add	r3, r7
 8000b3c:	1a5b      	subs	r3, r3, r1
 8000b3e:	b2a4      	uxth	r4, r4
 8000b40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b44:	fb08 3310 	mls	r3, r8, r0, r3
 8000b48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b4c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b50:	45a6      	cmp	lr, r4
 8000b52:	d909      	bls.n	8000b68 <__udivmoddi4+0x8c>
 8000b54:	193c      	adds	r4, r7, r4
 8000b56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b5a:	f080 8105 	bcs.w	8000d68 <__udivmoddi4+0x28c>
 8000b5e:	45a6      	cmp	lr, r4
 8000b60:	f240 8102 	bls.w	8000d68 <__udivmoddi4+0x28c>
 8000b64:	3802      	subs	r0, #2
 8000b66:	443c      	add	r4, r7
 8000b68:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b6c:	eba4 040e 	sub.w	r4, r4, lr
 8000b70:	2600      	movs	r6, #0
 8000b72:	b11d      	cbz	r5, 8000b7c <__udivmoddi4+0xa0>
 8000b74:	40d4      	lsrs	r4, r2
 8000b76:	2300      	movs	r3, #0
 8000b78:	e9c5 4300 	strd	r4, r3, [r5]
 8000b7c:	4631      	mov	r1, r6
 8000b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b82:	b902      	cbnz	r2, 8000b86 <__udivmoddi4+0xaa>
 8000b84:	deff      	udf	#255	; 0xff
 8000b86:	fab2 f282 	clz	r2, r2
 8000b8a:	2a00      	cmp	r2, #0
 8000b8c:	d150      	bne.n	8000c30 <__udivmoddi4+0x154>
 8000b8e:	1bcb      	subs	r3, r1, r7
 8000b90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b94:	fa1f f887 	uxth.w	r8, r7
 8000b98:	2601      	movs	r6, #1
 8000b9a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000b9e:	0c21      	lsrs	r1, r4, #16
 8000ba0:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ba4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ba8:	fb08 f30c 	mul.w	r3, r8, ip
 8000bac:	428b      	cmp	r3, r1
 8000bae:	d907      	bls.n	8000bc0 <__udivmoddi4+0xe4>
 8000bb0:	1879      	adds	r1, r7, r1
 8000bb2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000bb6:	d202      	bcs.n	8000bbe <__udivmoddi4+0xe2>
 8000bb8:	428b      	cmp	r3, r1
 8000bba:	f200 80e9 	bhi.w	8000d90 <__udivmoddi4+0x2b4>
 8000bbe:	4684      	mov	ip, r0
 8000bc0:	1ac9      	subs	r1, r1, r3
 8000bc2:	b2a3      	uxth	r3, r4
 8000bc4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bc8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000bcc:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000bd0:	fb08 f800 	mul.w	r8, r8, r0
 8000bd4:	45a0      	cmp	r8, r4
 8000bd6:	d907      	bls.n	8000be8 <__udivmoddi4+0x10c>
 8000bd8:	193c      	adds	r4, r7, r4
 8000bda:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bde:	d202      	bcs.n	8000be6 <__udivmoddi4+0x10a>
 8000be0:	45a0      	cmp	r8, r4
 8000be2:	f200 80d9 	bhi.w	8000d98 <__udivmoddi4+0x2bc>
 8000be6:	4618      	mov	r0, r3
 8000be8:	eba4 0408 	sub.w	r4, r4, r8
 8000bec:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf0:	e7bf      	b.n	8000b72 <__udivmoddi4+0x96>
 8000bf2:	428b      	cmp	r3, r1
 8000bf4:	d909      	bls.n	8000c0a <__udivmoddi4+0x12e>
 8000bf6:	2d00      	cmp	r5, #0
 8000bf8:	f000 80b1 	beq.w	8000d5e <__udivmoddi4+0x282>
 8000bfc:	2600      	movs	r6, #0
 8000bfe:	e9c5 0100 	strd	r0, r1, [r5]
 8000c02:	4630      	mov	r0, r6
 8000c04:	4631      	mov	r1, r6
 8000c06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c0a:	fab3 f683 	clz	r6, r3
 8000c0e:	2e00      	cmp	r6, #0
 8000c10:	d14a      	bne.n	8000ca8 <__udivmoddi4+0x1cc>
 8000c12:	428b      	cmp	r3, r1
 8000c14:	d302      	bcc.n	8000c1c <__udivmoddi4+0x140>
 8000c16:	4282      	cmp	r2, r0
 8000c18:	f200 80b8 	bhi.w	8000d8c <__udivmoddi4+0x2b0>
 8000c1c:	1a84      	subs	r4, r0, r2
 8000c1e:	eb61 0103 	sbc.w	r1, r1, r3
 8000c22:	2001      	movs	r0, #1
 8000c24:	468c      	mov	ip, r1
 8000c26:	2d00      	cmp	r5, #0
 8000c28:	d0a8      	beq.n	8000b7c <__udivmoddi4+0xa0>
 8000c2a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c2e:	e7a5      	b.n	8000b7c <__udivmoddi4+0xa0>
 8000c30:	f1c2 0320 	rsb	r3, r2, #32
 8000c34:	fa20 f603 	lsr.w	r6, r0, r3
 8000c38:	4097      	lsls	r7, r2
 8000c3a:	fa01 f002 	lsl.w	r0, r1, r2
 8000c3e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c42:	40d9      	lsrs	r1, r3
 8000c44:	4330      	orrs	r0, r6
 8000c46:	0c03      	lsrs	r3, r0, #16
 8000c48:	fbb1 f6fe 	udiv	r6, r1, lr
 8000c4c:	fa1f f887 	uxth.w	r8, r7
 8000c50:	fb0e 1116 	mls	r1, lr, r6, r1
 8000c54:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c58:	fb06 f108 	mul.w	r1, r6, r8
 8000c5c:	4299      	cmp	r1, r3
 8000c5e:	fa04 f402 	lsl.w	r4, r4, r2
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x19c>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 3cff 	add.w	ip, r6, #4294967295
 8000c6a:	f080 808d 	bcs.w	8000d88 <__udivmoddi4+0x2ac>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 808a 	bls.w	8000d88 <__udivmoddi4+0x2ac>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b281      	uxth	r1, r0
 8000c7c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c80:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c88:	fb00 f308 	mul.w	r3, r0, r8
 8000c8c:	428b      	cmp	r3, r1
 8000c8e:	d907      	bls.n	8000ca0 <__udivmoddi4+0x1c4>
 8000c90:	1879      	adds	r1, r7, r1
 8000c92:	f100 3cff 	add.w	ip, r0, #4294967295
 8000c96:	d273      	bcs.n	8000d80 <__udivmoddi4+0x2a4>
 8000c98:	428b      	cmp	r3, r1
 8000c9a:	d971      	bls.n	8000d80 <__udivmoddi4+0x2a4>
 8000c9c:	3802      	subs	r0, #2
 8000c9e:	4439      	add	r1, r7
 8000ca0:	1acb      	subs	r3, r1, r3
 8000ca2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000ca6:	e778      	b.n	8000b9a <__udivmoddi4+0xbe>
 8000ca8:	f1c6 0c20 	rsb	ip, r6, #32
 8000cac:	fa03 f406 	lsl.w	r4, r3, r6
 8000cb0:	fa22 f30c 	lsr.w	r3, r2, ip
 8000cb4:	431c      	orrs	r4, r3
 8000cb6:	fa20 f70c 	lsr.w	r7, r0, ip
 8000cba:	fa01 f306 	lsl.w	r3, r1, r6
 8000cbe:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000cc2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000cc6:	431f      	orrs	r7, r3
 8000cc8:	0c3b      	lsrs	r3, r7, #16
 8000cca:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cce:	fa1f f884 	uxth.w	r8, r4
 8000cd2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000cd6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000cda:	fb09 fa08 	mul.w	sl, r9, r8
 8000cde:	458a      	cmp	sl, r1
 8000ce0:	fa02 f206 	lsl.w	r2, r2, r6
 8000ce4:	fa00 f306 	lsl.w	r3, r0, r6
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x220>
 8000cea:	1861      	adds	r1, r4, r1
 8000cec:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cf0:	d248      	bcs.n	8000d84 <__udivmoddi4+0x2a8>
 8000cf2:	458a      	cmp	sl, r1
 8000cf4:	d946      	bls.n	8000d84 <__udivmoddi4+0x2a8>
 8000cf6:	f1a9 0902 	sub.w	r9, r9, #2
 8000cfa:	4421      	add	r1, r4
 8000cfc:	eba1 010a 	sub.w	r1, r1, sl
 8000d00:	b2bf      	uxth	r7, r7
 8000d02:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d06:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d0a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000d0e:	fb00 f808 	mul.w	r8, r0, r8
 8000d12:	45b8      	cmp	r8, r7
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x24a>
 8000d16:	19e7      	adds	r7, r4, r7
 8000d18:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d1c:	d22e      	bcs.n	8000d7c <__udivmoddi4+0x2a0>
 8000d1e:	45b8      	cmp	r8, r7
 8000d20:	d92c      	bls.n	8000d7c <__udivmoddi4+0x2a0>
 8000d22:	3802      	subs	r0, #2
 8000d24:	4427      	add	r7, r4
 8000d26:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d2a:	eba7 0708 	sub.w	r7, r7, r8
 8000d2e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d32:	454f      	cmp	r7, r9
 8000d34:	46c6      	mov	lr, r8
 8000d36:	4649      	mov	r1, r9
 8000d38:	d31a      	bcc.n	8000d70 <__udivmoddi4+0x294>
 8000d3a:	d017      	beq.n	8000d6c <__udivmoddi4+0x290>
 8000d3c:	b15d      	cbz	r5, 8000d56 <__udivmoddi4+0x27a>
 8000d3e:	ebb3 020e 	subs.w	r2, r3, lr
 8000d42:	eb67 0701 	sbc.w	r7, r7, r1
 8000d46:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d4a:	40f2      	lsrs	r2, r6
 8000d4c:	ea4c 0202 	orr.w	r2, ip, r2
 8000d50:	40f7      	lsrs	r7, r6
 8000d52:	e9c5 2700 	strd	r2, r7, [r5]
 8000d56:	2600      	movs	r6, #0
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	462e      	mov	r6, r5
 8000d60:	4628      	mov	r0, r5
 8000d62:	e70b      	b.n	8000b7c <__udivmoddi4+0xa0>
 8000d64:	4606      	mov	r6, r0
 8000d66:	e6e9      	b.n	8000b3c <__udivmoddi4+0x60>
 8000d68:	4618      	mov	r0, r3
 8000d6a:	e6fd      	b.n	8000b68 <__udivmoddi4+0x8c>
 8000d6c:	4543      	cmp	r3, r8
 8000d6e:	d2e5      	bcs.n	8000d3c <__udivmoddi4+0x260>
 8000d70:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d74:	eb69 0104 	sbc.w	r1, r9, r4
 8000d78:	3801      	subs	r0, #1
 8000d7a:	e7df      	b.n	8000d3c <__udivmoddi4+0x260>
 8000d7c:	4608      	mov	r0, r1
 8000d7e:	e7d2      	b.n	8000d26 <__udivmoddi4+0x24a>
 8000d80:	4660      	mov	r0, ip
 8000d82:	e78d      	b.n	8000ca0 <__udivmoddi4+0x1c4>
 8000d84:	4681      	mov	r9, r0
 8000d86:	e7b9      	b.n	8000cfc <__udivmoddi4+0x220>
 8000d88:	4666      	mov	r6, ip
 8000d8a:	e775      	b.n	8000c78 <__udivmoddi4+0x19c>
 8000d8c:	4630      	mov	r0, r6
 8000d8e:	e74a      	b.n	8000c26 <__udivmoddi4+0x14a>
 8000d90:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d94:	4439      	add	r1, r7
 8000d96:	e713      	b.n	8000bc0 <__udivmoddi4+0xe4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	443c      	add	r4, r7
 8000d9c:	e724      	b.n	8000be8 <__udivmoddi4+0x10c>
 8000d9e:	bf00      	nop

08000da0 <__aeabi_idiv0>:
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop

08000da4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000daa:	463b      	mov	r3, r7
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	605a      	str	r2, [r3, #4]
 8000db2:	609a      	str	r2, [r3, #8]
 8000db4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000db6:	4b3d      	ldr	r3, [pc, #244]	; (8000eac <MX_ADC1_Init+0x108>)
 8000db8:	4a3d      	ldr	r2, [pc, #244]	; (8000eb0 <MX_ADC1_Init+0x10c>)
 8000dba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000dbc:	4b3b      	ldr	r3, [pc, #236]	; (8000eac <MX_ADC1_Init+0x108>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000dc2:	4b3a      	ldr	r3, [pc, #232]	; (8000eac <MX_ADC1_Init+0x108>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000dc8:	4b38      	ldr	r3, [pc, #224]	; (8000eac <MX_ADC1_Init+0x108>)
 8000dca:	2201      	movs	r2, #1
 8000dcc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000dce:	4b37      	ldr	r3, [pc, #220]	; (8000eac <MX_ADC1_Init+0x108>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000dd4:	4b35      	ldr	r3, [pc, #212]	; (8000eac <MX_ADC1_Init+0x108>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ddc:	4b33      	ldr	r3, [pc, #204]	; (8000eac <MX_ADC1_Init+0x108>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000de2:	4b32      	ldr	r3, [pc, #200]	; (8000eac <MX_ADC1_Init+0x108>)
 8000de4:	4a33      	ldr	r2, [pc, #204]	; (8000eb4 <MX_ADC1_Init+0x110>)
 8000de6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000de8:	4b30      	ldr	r3, [pc, #192]	; (8000eac <MX_ADC1_Init+0x108>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000dee:	4b2f      	ldr	r3, [pc, #188]	; (8000eac <MX_ADC1_Init+0x108>)
 8000df0:	2205      	movs	r2, #5
 8000df2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000df4:	4b2d      	ldr	r3, [pc, #180]	; (8000eac <MX_ADC1_Init+0x108>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dfc:	4b2b      	ldr	r3, [pc, #172]	; (8000eac <MX_ADC1_Init+0x108>)
 8000dfe:	2201      	movs	r2, #1
 8000e00:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e02:	482a      	ldr	r0, [pc, #168]	; (8000eac <MX_ADC1_Init+0x108>)
 8000e04:	f002 fa76 	bl	80032f4 <HAL_ADC_Init>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000e0e:	f001 fcad 	bl	800276c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000e12:	2308      	movs	r3, #8
 8000e14:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000e16:	2301      	movs	r3, #1
 8000e18:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e1e:	463b      	mov	r3, r7
 8000e20:	4619      	mov	r1, r3
 8000e22:	4822      	ldr	r0, [pc, #136]	; (8000eac <MX_ADC1_Init+0x108>)
 8000e24:	f002 fbd8 	bl	80035d8 <HAL_ADC_ConfigChannel>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000e2e:	f001 fc9d 	bl	800276c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000e32:	2309      	movs	r3, #9
 8000e34:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000e36:	2302      	movs	r3, #2
 8000e38:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	481b      	ldr	r0, [pc, #108]	; (8000eac <MX_ADC1_Init+0x108>)
 8000e40:	f002 fbca 	bl	80035d8 <HAL_ADC_ConfigChannel>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000e4a:	f001 fc8f 	bl	800276c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000e4e:	230a      	movs	r3, #10
 8000e50:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000e52:	2303      	movs	r3, #3
 8000e54:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e56:	463b      	mov	r3, r7
 8000e58:	4619      	mov	r1, r3
 8000e5a:	4814      	ldr	r0, [pc, #80]	; (8000eac <MX_ADC1_Init+0x108>)
 8000e5c:	f002 fbbc 	bl	80035d8 <HAL_ADC_ConfigChannel>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000e66:	f001 fc81 	bl	800276c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000e6a:	230b      	movs	r3, #11
 8000e6c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000e6e:	2304      	movs	r3, #4
 8000e70:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e72:	463b      	mov	r3, r7
 8000e74:	4619      	mov	r1, r3
 8000e76:	480d      	ldr	r0, [pc, #52]	; (8000eac <MX_ADC1_Init+0x108>)
 8000e78:	f002 fbae 	bl	80035d8 <HAL_ADC_ConfigChannel>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000e82:	f001 fc73 	bl	800276c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000e86:	230c      	movs	r3, #12
 8000e88:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000e8a:	2305      	movs	r3, #5
 8000e8c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e8e:	463b      	mov	r3, r7
 8000e90:	4619      	mov	r1, r3
 8000e92:	4806      	ldr	r0, [pc, #24]	; (8000eac <MX_ADC1_Init+0x108>)
 8000e94:	f002 fba0 	bl	80035d8 <HAL_ADC_ConfigChannel>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000e9e:	f001 fc65 	bl	800276c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ea2:	bf00      	nop
 8000ea4:	3710      	adds	r7, #16
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	200000cc 	.word	0x200000cc
 8000eb0:	40012000 	.word	0x40012000
 8000eb4:	0f000001 	.word	0x0f000001

08000eb8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b08a      	sub	sp, #40	; 0x28
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec0:	f107 0314 	add.w	r3, r7, #20
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	605a      	str	r2, [r3, #4]
 8000eca:	609a      	str	r2, [r3, #8]
 8000ecc:	60da      	str	r2, [r3, #12]
 8000ece:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a3c      	ldr	r2, [pc, #240]	; (8000fc8 <HAL_ADC_MspInit+0x110>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d171      	bne.n	8000fbe <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000eda:	2300      	movs	r3, #0
 8000edc:	613b      	str	r3, [r7, #16]
 8000ede:	4b3b      	ldr	r3, [pc, #236]	; (8000fcc <HAL_ADC_MspInit+0x114>)
 8000ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ee2:	4a3a      	ldr	r2, [pc, #232]	; (8000fcc <HAL_ADC_MspInit+0x114>)
 8000ee4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ee8:	6453      	str	r3, [r2, #68]	; 0x44
 8000eea:	4b38      	ldr	r3, [pc, #224]	; (8000fcc <HAL_ADC_MspInit+0x114>)
 8000eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ef2:	613b      	str	r3, [r7, #16]
 8000ef4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	60fb      	str	r3, [r7, #12]
 8000efa:	4b34      	ldr	r3, [pc, #208]	; (8000fcc <HAL_ADC_MspInit+0x114>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000efe:	4a33      	ldr	r2, [pc, #204]	; (8000fcc <HAL_ADC_MspInit+0x114>)
 8000f00:	f043 0304 	orr.w	r3, r3, #4
 8000f04:	6313      	str	r3, [r2, #48]	; 0x30
 8000f06:	4b31      	ldr	r3, [pc, #196]	; (8000fcc <HAL_ADC_MspInit+0x114>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0a:	f003 0304 	and.w	r3, r3, #4
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f12:	2300      	movs	r3, #0
 8000f14:	60bb      	str	r3, [r7, #8]
 8000f16:	4b2d      	ldr	r3, [pc, #180]	; (8000fcc <HAL_ADC_MspInit+0x114>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1a:	4a2c      	ldr	r2, [pc, #176]	; (8000fcc <HAL_ADC_MspInit+0x114>)
 8000f1c:	f043 0302 	orr.w	r3, r3, #2
 8000f20:	6313      	str	r3, [r2, #48]	; 0x30
 8000f22:	4b2a      	ldr	r3, [pc, #168]	; (8000fcc <HAL_ADC_MspInit+0x114>)
 8000f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f26:	f003 0302 	and.w	r3, r3, #2
 8000f2a:	60bb      	str	r3, [r7, #8]
 8000f2c:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000f2e:	2307      	movs	r3, #7
 8000f30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f32:	2303      	movs	r3, #3
 8000f34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f3a:	f107 0314 	add.w	r3, r7, #20
 8000f3e:	4619      	mov	r1, r3
 8000f40:	4823      	ldr	r0, [pc, #140]	; (8000fd0 <HAL_ADC_MspInit+0x118>)
 8000f42:	f003 fafd 	bl	8004540 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000f46:	2303      	movs	r3, #3
 8000f48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f52:	f107 0314 	add.w	r3, r7, #20
 8000f56:	4619      	mov	r1, r3
 8000f58:	481e      	ldr	r0, [pc, #120]	; (8000fd4 <HAL_ADC_MspInit+0x11c>)
 8000f5a:	f003 faf1 	bl	8004540 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000f5e:	4b1e      	ldr	r3, [pc, #120]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000f60:	4a1e      	ldr	r2, [pc, #120]	; (8000fdc <HAL_ADC_MspInit+0x124>)
 8000f62:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000f64:	4b1c      	ldr	r3, [pc, #112]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f6a:	4b1b      	ldr	r3, [pc, #108]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f70:	4b19      	ldr	r3, [pc, #100]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000f76:	4b18      	ldr	r3, [pc, #96]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000f78:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f7c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f7e:	4b16      	ldr	r3, [pc, #88]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000f80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f84:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f86:	4b14      	ldr	r3, [pc, #80]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000f88:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f8c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000f8e:	4b12      	ldr	r3, [pc, #72]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000f90:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f94:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000f96:	4b10      	ldr	r3, [pc, #64]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f9c:	4b0e      	ldr	r3, [pc, #56]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000fa2:	480d      	ldr	r0, [pc, #52]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000fa4:	f002 feca 	bl	8003d3c <HAL_DMA_Init>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8000fae:	f001 fbdd 	bl	800276c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4a08      	ldr	r2, [pc, #32]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000fb6:	639a      	str	r2, [r3, #56]	; 0x38
 8000fb8:	4a07      	ldr	r2, [pc, #28]	; (8000fd8 <HAL_ADC_MspInit+0x120>)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000fbe:	bf00      	nop
 8000fc0:	3728      	adds	r7, #40	; 0x28
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40012000 	.word	0x40012000
 8000fcc:	40023800 	.word	0x40023800
 8000fd0:	40020800 	.word	0x40020800
 8000fd4:	40020400 	.word	0x40020400
 8000fd8:	20000114 	.word	0x20000114
 8000fdc:	40026410 	.word	0x40026410

08000fe0 <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	2108      	movs	r1, #8
 8000fe8:	4802      	ldr	r0, [pc, #8]	; (8000ff4 <button_init+0x14>)
 8000fea:	f003 fc45 	bl	8004878 <HAL_GPIO_WritePin>
}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	40020c00 	.word	0x40020c00

08000ff8 <button_Scan>:

void button_Scan(){
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000ffe:	2200      	movs	r2, #0
 8001000:	2108      	movs	r1, #8
 8001002:	482f      	ldr	r0, [pc, #188]	; (80010c0 <button_Scan+0xc8>)
 8001004:	f003 fc38 	bl	8004878 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8001008:	2201      	movs	r2, #1
 800100a:	2108      	movs	r1, #8
 800100c:	482c      	ldr	r0, [pc, #176]	; (80010c0 <button_Scan+0xc8>)
 800100e:	f003 fc33 	bl	8004878 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 8001012:	230a      	movs	r3, #10
 8001014:	2202      	movs	r2, #2
 8001016:	492b      	ldr	r1, [pc, #172]	; (80010c4 <button_Scan+0xcc>)
 8001018:	482b      	ldr	r0, [pc, #172]	; (80010c8 <button_Scan+0xd0>)
 800101a:	f005 fa5a 	bl	80064d2 <HAL_SPI_Receive>
	  int button_index = 0;
 800101e:	2300      	movs	r3, #0
 8001020:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 8001022:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001026:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8001028:	2300      	movs	r3, #0
 800102a:	607b      	str	r3, [r7, #4]
 800102c:	e03f      	b.n	80010ae <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2b00      	cmp	r3, #0
 8001032:	db06      	blt.n	8001042 <button_Scan+0x4a>
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2b03      	cmp	r3, #3
 8001038:	dc03      	bgt.n	8001042 <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic th spi gi ko ging nh button trn mch
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	3304      	adds	r3, #4
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	e018      	b.n	8001074 <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cn convert li cho n ng vi th t mnh mn
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2b03      	cmp	r3, #3
 8001046:	dd07      	ble.n	8001058 <button_Scan+0x60>
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2b07      	cmp	r3, #7
 800104c:	dc04      	bgt.n	8001058 <button_Scan+0x60>
			  button_index = 7 - i;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	f1c3 0307 	rsb	r3, r3, #7
 8001054:	60fb      	str	r3, [r7, #12]
 8001056:	e00d      	b.n	8001074 <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2b07      	cmp	r3, #7
 800105c:	dd06      	ble.n	800106c <button_Scan+0x74>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2b0b      	cmp	r3, #11
 8001062:	dc03      	bgt.n	800106c <button_Scan+0x74>
			  button_index = i + 4;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	3304      	adds	r3, #4
 8001068:	60fb      	str	r3, [r7, #12]
 800106a:	e003      	b.n	8001074 <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f1c3 0317 	rsb	r3, r3, #23
 8001072:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 8001074:	4b13      	ldr	r3, [pc, #76]	; (80010c4 <button_Scan+0xcc>)
 8001076:	881a      	ldrh	r2, [r3, #0]
 8001078:	897b      	ldrh	r3, [r7, #10]
 800107a:	4013      	ands	r3, r2
 800107c:	b29b      	uxth	r3, r3
 800107e:	2b00      	cmp	r3, #0
 8001080:	d005      	beq.n	800108e <button_Scan+0x96>
 8001082:	4a12      	ldr	r2, [pc, #72]	; (80010cc <button_Scan+0xd4>)
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	2100      	movs	r1, #0
 8001088:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800108c:	e009      	b.n	80010a2 <button_Scan+0xaa>
		  else button_count[button_index]++;
 800108e:	4a0f      	ldr	r2, [pc, #60]	; (80010cc <button_Scan+0xd4>)
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001096:	3301      	adds	r3, #1
 8001098:	b299      	uxth	r1, r3
 800109a:	4a0c      	ldr	r2, [pc, #48]	; (80010cc <button_Scan+0xd4>)
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 80010a2:	897b      	ldrh	r3, [r7, #10]
 80010a4:	085b      	lsrs	r3, r3, #1
 80010a6:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	3301      	adds	r3, #1
 80010ac:	607b      	str	r3, [r7, #4]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2b0f      	cmp	r3, #15
 80010b2:	ddbc      	ble.n	800102e <button_Scan+0x36>
	  }
}
 80010b4:	bf00      	nop
 80010b6:	bf00      	nop
 80010b8:	3710      	adds	r7, #16
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40020c00 	.word	0x40020c00
 80010c4:	2000009c 	.word	0x2000009c
 80010c8:	20000290 	.word	0x20000290
 80010cc:	20000174 	.word	0x20000174

080010d0 <buzzer_init>:

#include "buzzer.h"

uint8_t duty_cycle = 0;

void buzzer_init(){
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 80010d4:	2100      	movs	r1, #0
 80010d6:	4802      	ldr	r0, [pc, #8]	; (80010e0 <buzzer_init+0x10>)
 80010d8:	f005 ff3c 	bl	8006f54 <HAL_TIM_PWM_Start>
}
 80010dc:	bf00      	nop
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	200002e8 	.word	0x200002e8

080010e4 <buzzer_SetVolume>:

void buzzer_SetVolume(uint8_t _duty_cycle){
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	4603      	mov	r3, r0
 80010ec:	71fb      	strb	r3, [r7, #7]
	duty_cycle = _duty_cycle;
 80010ee:	4a07      	ldr	r2, [pc, #28]	; (800110c <buzzer_SetVolume+0x28>)
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1,duty_cycle);
 80010f4:	4b05      	ldr	r3, [pc, #20]	; (800110c <buzzer_SetVolume+0x28>)
 80010f6:	781a      	ldrb	r2, [r3, #0]
 80010f8:	4b05      	ldr	r3, [pc, #20]	; (8001110 <buzzer_SetVolume+0x2c>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	635a      	str	r2, [r3, #52]	; 0x34
}
 80010fe:	bf00      	nop
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop
 800110c:	2000009e 	.word	0x2000009e
 8001110:	200002e8 	.word	0x200002e8

08001114 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	607b      	str	r3, [r7, #4]
 800111e:	4b0c      	ldr	r3, [pc, #48]	; (8001150 <MX_DMA_Init+0x3c>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001122:	4a0b      	ldr	r2, [pc, #44]	; (8001150 <MX_DMA_Init+0x3c>)
 8001124:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001128:	6313      	str	r3, [r2, #48]	; 0x30
 800112a:	4b09      	ldr	r3, [pc, #36]	; (8001150 <MX_DMA_Init+0x3c>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001136:	2200      	movs	r2, #0
 8001138:	2100      	movs	r1, #0
 800113a:	2038      	movs	r0, #56	; 0x38
 800113c:	f002 fdc7 	bl	8003cce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001140:	2038      	movs	r0, #56	; 0x38
 8001142:	f002 fde0 	bl	8003d06 <HAL_NVIC_EnableIRQ>

}
 8001146:	bf00      	nop
 8001148:	3708      	adds	r7, #8
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	40023800 	.word	0x40023800

08001154 <ds3231_init>:
uint8_t ds3231_date;
uint8_t ds3231_day;
uint8_t ds3231_month;
uint8_t ds3231_year;

void ds3231_init(){
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
	ds3231_buffer[1] = DEC2BCD(22); //minute
 8001158:	2016      	movs	r0, #22
 800115a:	f001 ffe7 	bl	800312c <DEC2BCD>
 800115e:	4603      	mov	r3, r0
 8001160:	461a      	mov	r2, r3
 8001162:	4b13      	ldr	r3, [pc, #76]	; (80011b0 <ds3231_init+0x5c>)
 8001164:	705a      	strb	r2, [r3, #1]
	ds3231_buffer[2] = DEC2BCD(21); //hour
 8001166:	2015      	movs	r0, #21
 8001168:	f001 ffe0 	bl	800312c <DEC2BCD>
 800116c:	4603      	mov	r3, r0
 800116e:	461a      	mov	r2, r3
 8001170:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <ds3231_init+0x5c>)
 8001172:	709a      	strb	r2, [r3, #2]
	ds3231_buffer[3] = DEC2BCD(6);  //day
 8001174:	2006      	movs	r0, #6
 8001176:	f001 ffd9 	bl	800312c <DEC2BCD>
 800117a:	4603      	mov	r3, r0
 800117c:	461a      	mov	r2, r3
 800117e:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <ds3231_init+0x5c>)
 8001180:	70da      	strb	r2, [r3, #3]
	ds3231_buffer[4] = DEC2BCD(15); //date
 8001182:	200f      	movs	r0, #15
 8001184:	f001 ffd2 	bl	800312c <DEC2BCD>
 8001188:	4603      	mov	r3, r0
 800118a:	461a      	mov	r2, r3
 800118c:	4b08      	ldr	r3, [pc, #32]	; (80011b0 <ds3231_init+0x5c>)
 800118e:	711a      	strb	r2, [r3, #4]
	ds3231_buffer[5] = DEC2BCD(9);  //month
 8001190:	2009      	movs	r0, #9
 8001192:	f001 ffcb 	bl	800312c <DEC2BCD>
 8001196:	4603      	mov	r3, r0
 8001198:	461a      	mov	r2, r3
 800119a:	4b05      	ldr	r3, [pc, #20]	; (80011b0 <ds3231_init+0x5c>)
 800119c:	715a      	strb	r2, [r3, #5]
	ds3231_buffer[6] = DEC2BCD(23); //year
 800119e:	2017      	movs	r0, #23
 80011a0:	f001 ffc4 	bl	800312c <DEC2BCD>
 80011a4:	4603      	mov	r3, r0
 80011a6:	461a      	mov	r2, r3
 80011a8:	4b01      	ldr	r3, [pc, #4]	; (80011b0 <ds3231_init+0x5c>)
 80011aa:	719a      	strb	r2, [r3, #6]
}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	2000019c 	.word	0x2000019c

080011b4 <ds3231_Write>:

void ds3231_Write(uint8_t address, uint8_t value){
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b088      	sub	sp, #32
 80011b8:	af04      	add	r7, sp, #16
 80011ba:	4603      	mov	r3, r0
 80011bc:	460a      	mov	r2, r1
 80011be:	71fb      	strb	r3, [r7, #7]
 80011c0:	4613      	mov	r3, r2
 80011c2:	71bb      	strb	r3, [r7, #6]
	uint8_t temp = DEC2BCD(value);
 80011c4:	79bb      	ldrb	r3, [r7, #6]
 80011c6:	4618      	mov	r0, r3
 80011c8:	f001 ffb0 	bl	800312c <DEC2BCD>
 80011cc:	4603      	mov	r3, r0
 80011ce:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1,10);
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	b29a      	uxth	r2, r3
 80011d4:	230a      	movs	r3, #10
 80011d6:	9302      	str	r3, [sp, #8]
 80011d8:	2301      	movs	r3, #1
 80011da:	9301      	str	r3, [sp, #4]
 80011dc:	f107 030f 	add.w	r3, r7, #15
 80011e0:	9300      	str	r3, [sp, #0]
 80011e2:	2301      	movs	r3, #1
 80011e4:	21d0      	movs	r1, #208	; 0xd0
 80011e6:	4803      	ldr	r0, [pc, #12]	; (80011f4 <ds3231_Write+0x40>)
 80011e8:	f003 fcbe 	bl	8004b68 <HAL_I2C_Mem_Write>
}
 80011ec:	bf00      	nop
 80011ee:	3710      	adds	r7, #16
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	200001f4 	.word	0x200001f4

080011f8 <ds3231_ReadTime>:

void ds3231_ReadTime(){
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, ds3231_buffer, 7, 10);
 80011fe:	230a      	movs	r3, #10
 8001200:	9302      	str	r3, [sp, #8]
 8001202:	2307      	movs	r3, #7
 8001204:	9301      	str	r3, [sp, #4]
 8001206:	4b25      	ldr	r3, [pc, #148]	; (800129c <ds3231_ReadTime+0xa4>)
 8001208:	9300      	str	r3, [sp, #0]
 800120a:	2301      	movs	r3, #1
 800120c:	2200      	movs	r2, #0
 800120e:	21d0      	movs	r1, #208	; 0xd0
 8001210:	4823      	ldr	r0, [pc, #140]	; (80012a0 <ds3231_ReadTime+0xa8>)
 8001212:	f003 fda3 	bl	8004d5c <HAL_I2C_Mem_Read>
	ds3231_sec = BCD2DEC(ds3231_buffer[0]);
 8001216:	4b21      	ldr	r3, [pc, #132]	; (800129c <ds3231_ReadTime+0xa4>)
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	4618      	mov	r0, r3
 800121c:	f001 ff6c 	bl	80030f8 <BCD2DEC>
 8001220:	4603      	mov	r3, r0
 8001222:	461a      	mov	r2, r3
 8001224:	4b1f      	ldr	r3, [pc, #124]	; (80012a4 <ds3231_ReadTime+0xac>)
 8001226:	701a      	strb	r2, [r3, #0]
	ds3231_min = BCD2DEC(ds3231_buffer[1]);
 8001228:	4b1c      	ldr	r3, [pc, #112]	; (800129c <ds3231_ReadTime+0xa4>)
 800122a:	785b      	ldrb	r3, [r3, #1]
 800122c:	4618      	mov	r0, r3
 800122e:	f001 ff63 	bl	80030f8 <BCD2DEC>
 8001232:	4603      	mov	r3, r0
 8001234:	461a      	mov	r2, r3
 8001236:	4b1c      	ldr	r3, [pc, #112]	; (80012a8 <ds3231_ReadTime+0xb0>)
 8001238:	701a      	strb	r2, [r3, #0]
	ds3231_hours = BCD2DEC(ds3231_buffer[2]);
 800123a:	4b18      	ldr	r3, [pc, #96]	; (800129c <ds3231_ReadTime+0xa4>)
 800123c:	789b      	ldrb	r3, [r3, #2]
 800123e:	4618      	mov	r0, r3
 8001240:	f001 ff5a 	bl	80030f8 <BCD2DEC>
 8001244:	4603      	mov	r3, r0
 8001246:	461a      	mov	r2, r3
 8001248:	4b18      	ldr	r3, [pc, #96]	; (80012ac <ds3231_ReadTime+0xb4>)
 800124a:	701a      	strb	r2, [r3, #0]
	ds3231_day = BCD2DEC(ds3231_buffer[3]);
 800124c:	4b13      	ldr	r3, [pc, #76]	; (800129c <ds3231_ReadTime+0xa4>)
 800124e:	78db      	ldrb	r3, [r3, #3]
 8001250:	4618      	mov	r0, r3
 8001252:	f001 ff51 	bl	80030f8 <BCD2DEC>
 8001256:	4603      	mov	r3, r0
 8001258:	461a      	mov	r2, r3
 800125a:	4b15      	ldr	r3, [pc, #84]	; (80012b0 <ds3231_ReadTime+0xb8>)
 800125c:	701a      	strb	r2, [r3, #0]
	ds3231_date = BCD2DEC(ds3231_buffer[4]);
 800125e:	4b0f      	ldr	r3, [pc, #60]	; (800129c <ds3231_ReadTime+0xa4>)
 8001260:	791b      	ldrb	r3, [r3, #4]
 8001262:	4618      	mov	r0, r3
 8001264:	f001 ff48 	bl	80030f8 <BCD2DEC>
 8001268:	4603      	mov	r3, r0
 800126a:	461a      	mov	r2, r3
 800126c:	4b11      	ldr	r3, [pc, #68]	; (80012b4 <ds3231_ReadTime+0xbc>)
 800126e:	701a      	strb	r2, [r3, #0]
	ds3231_month = BCD2DEC(ds3231_buffer[5]);
 8001270:	4b0a      	ldr	r3, [pc, #40]	; (800129c <ds3231_ReadTime+0xa4>)
 8001272:	795b      	ldrb	r3, [r3, #5]
 8001274:	4618      	mov	r0, r3
 8001276:	f001 ff3f 	bl	80030f8 <BCD2DEC>
 800127a:	4603      	mov	r3, r0
 800127c:	461a      	mov	r2, r3
 800127e:	4b0e      	ldr	r3, [pc, #56]	; (80012b8 <ds3231_ReadTime+0xc0>)
 8001280:	701a      	strb	r2, [r3, #0]
	ds3231_year = BCD2DEC(ds3231_buffer[6]);
 8001282:	4b06      	ldr	r3, [pc, #24]	; (800129c <ds3231_ReadTime+0xa4>)
 8001284:	799b      	ldrb	r3, [r3, #6]
 8001286:	4618      	mov	r0, r3
 8001288:	f001 ff36 	bl	80030f8 <BCD2DEC>
 800128c:	4603      	mov	r3, r0
 800128e:	461a      	mov	r2, r3
 8001290:	4b0a      	ldr	r3, [pc, #40]	; (80012bc <ds3231_ReadTime+0xc4>)
 8001292:	701a      	strb	r2, [r3, #0]
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	2000019c 	.word	0x2000019c
 80012a0:	200001f4 	.word	0x200001f4
 80012a4:	20000194 	.word	0x20000194
 80012a8:	20000196 	.word	0x20000196
 80012ac:	20000199 	.word	0x20000199
 80012b0:	20000198 	.word	0x20000198
 80012b4:	20000197 	.word	0x20000197
 80012b8:	2000019a 	.word	0x2000019a
 80012bc:	20000195 	.word	0x20000195

080012c0 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08e      	sub	sp, #56	; 0x38
 80012c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80012c6:	f107 031c 	add.w	r3, r7, #28
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]
 80012d0:	609a      	str	r2, [r3, #8]
 80012d2:	60da      	str	r2, [r3, #12]
 80012d4:	611a      	str	r2, [r3, #16]
 80012d6:	615a      	str	r2, [r3, #20]
 80012d8:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80012da:	463b      	mov	r3, r7
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	609a      	str	r2, [r3, #8]
 80012e4:	60da      	str	r2, [r3, #12]
 80012e6:	611a      	str	r2, [r3, #16]
 80012e8:	615a      	str	r2, [r3, #20]
 80012ea:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80012ec:	4b2f      	ldr	r3, [pc, #188]	; (80013ac <MX_FSMC_Init+0xec>)
 80012ee:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80012f2:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80012f4:	4b2d      	ldr	r3, [pc, #180]	; (80013ac <MX_FSMC_Init+0xec>)
 80012f6:	4a2e      	ldr	r2, [pc, #184]	; (80013b0 <MX_FSMC_Init+0xf0>)
 80012f8:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80012fa:	4b2c      	ldr	r3, [pc, #176]	; (80013ac <MX_FSMC_Init+0xec>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001300:	4b2a      	ldr	r3, [pc, #168]	; (80013ac <MX_FSMC_Init+0xec>)
 8001302:	2200      	movs	r2, #0
 8001304:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001306:	4b29      	ldr	r3, [pc, #164]	; (80013ac <MX_FSMC_Init+0xec>)
 8001308:	2200      	movs	r2, #0
 800130a:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 800130c:	4b27      	ldr	r3, [pc, #156]	; (80013ac <MX_FSMC_Init+0xec>)
 800130e:	2210      	movs	r2, #16
 8001310:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001312:	4b26      	ldr	r3, [pc, #152]	; (80013ac <MX_FSMC_Init+0xec>)
 8001314:	2200      	movs	r2, #0
 8001316:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001318:	4b24      	ldr	r3, [pc, #144]	; (80013ac <MX_FSMC_Init+0xec>)
 800131a:	2200      	movs	r2, #0
 800131c:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800131e:	4b23      	ldr	r3, [pc, #140]	; (80013ac <MX_FSMC_Init+0xec>)
 8001320:	2200      	movs	r2, #0
 8001322:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001324:	4b21      	ldr	r3, [pc, #132]	; (80013ac <MX_FSMC_Init+0xec>)
 8001326:	2200      	movs	r2, #0
 8001328:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800132a:	4b20      	ldr	r3, [pc, #128]	; (80013ac <MX_FSMC_Init+0xec>)
 800132c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001330:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001332:	4b1e      	ldr	r3, [pc, #120]	; (80013ac <MX_FSMC_Init+0xec>)
 8001334:	2200      	movs	r2, #0
 8001336:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001338:	4b1c      	ldr	r3, [pc, #112]	; (80013ac <MX_FSMC_Init+0xec>)
 800133a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800133e:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001340:	4b1a      	ldr	r3, [pc, #104]	; (80013ac <MX_FSMC_Init+0xec>)
 8001342:	2200      	movs	r2, #0
 8001344:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001346:	4b19      	ldr	r3, [pc, #100]	; (80013ac <MX_FSMC_Init+0xec>)
 8001348:	2200      	movs	r2, #0
 800134a:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 800134c:	4b17      	ldr	r3, [pc, #92]	; (80013ac <MX_FSMC_Init+0xec>)
 800134e:	2200      	movs	r2, #0
 8001350:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8001352:	230f      	movs	r3, #15
 8001354:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8001356:	230f      	movs	r3, #15
 8001358:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800135a:	233c      	movs	r3, #60	; 0x3c
 800135c:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 800135e:	2300      	movs	r3, #0
 8001360:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8001362:	2310      	movs	r3, #16
 8001364:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 8001366:	2311      	movs	r3, #17
 8001368:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800136a:	2300      	movs	r3, #0
 800136c:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 800136e:	2308      	movs	r3, #8
 8001370:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001372:	230f      	movs	r3, #15
 8001374:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8001376:	2309      	movs	r3, #9
 8001378:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800137a:	2300      	movs	r3, #0
 800137c:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 800137e:	2310      	movs	r3, #16
 8001380:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8001382:	2311      	movs	r3, #17
 8001384:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8001386:	2300      	movs	r3, #0
 8001388:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800138a:	463a      	mov	r2, r7
 800138c:	f107 031c 	add.w	r3, r7, #28
 8001390:	4619      	mov	r1, r3
 8001392:	4806      	ldr	r0, [pc, #24]	; (80013ac <MX_FSMC_Init+0xec>)
 8001394:	f005 fc80 	bl	8006c98 <HAL_SRAM_Init>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 800139e:	f001 f9e5 	bl	800276c <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80013a2:	bf00      	nop
 80013a4:	3738      	adds	r7, #56	; 0x38
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	200001a4 	.word	0x200001a4
 80013b0:	a0000104 	.word	0xa0000104

080013b4 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b086      	sub	sp, #24
 80013b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]
 80013c6:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80013c8:	4b1c      	ldr	r3, [pc, #112]	; (800143c <HAL_FSMC_MspInit+0x88>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d131      	bne.n	8001434 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80013d0:	4b1a      	ldr	r3, [pc, #104]	; (800143c <HAL_FSMC_MspInit+0x88>)
 80013d2:	2201      	movs	r2, #1
 80013d4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	603b      	str	r3, [r7, #0]
 80013da:	4b19      	ldr	r3, [pc, #100]	; (8001440 <HAL_FSMC_MspInit+0x8c>)
 80013dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013de:	4a18      	ldr	r2, [pc, #96]	; (8001440 <HAL_FSMC_MspInit+0x8c>)
 80013e0:	f043 0301 	orr.w	r3, r3, #1
 80013e4:	6393      	str	r3, [r2, #56]	; 0x38
 80013e6:	4b16      	ldr	r3, [pc, #88]	; (8001440 <HAL_FSMC_MspInit+0x8c>)
 80013e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013ea:	f003 0301 	and.w	r3, r3, #1
 80013ee:	603b      	str	r3, [r7, #0]
 80013f0:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80013f2:	f64f 7388 	movw	r3, #65416	; 0xff88
 80013f6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f8:	2302      	movs	r3, #2
 80013fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001400:	2303      	movs	r3, #3
 8001402:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001404:	230c      	movs	r3, #12
 8001406:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001408:	1d3b      	adds	r3, r7, #4
 800140a:	4619      	mov	r1, r3
 800140c:	480d      	ldr	r0, [pc, #52]	; (8001444 <HAL_FSMC_MspInit+0x90>)
 800140e:	f003 f897 	bl	8004540 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001412:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8001416:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001418:	2302      	movs	r3, #2
 800141a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141c:	2300      	movs	r3, #0
 800141e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001420:	2303      	movs	r3, #3
 8001422:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001424:	230c      	movs	r3, #12
 8001426:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001428:	1d3b      	adds	r3, r7, #4
 800142a:	4619      	mov	r1, r3
 800142c:	4806      	ldr	r0, [pc, #24]	; (8001448 <HAL_FSMC_MspInit+0x94>)
 800142e:	f003 f887 	bl	8004540 <HAL_GPIO_Init>
 8001432:	e000      	b.n	8001436 <HAL_FSMC_MspInit+0x82>
    return;
 8001434:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001436:	3718      	adds	r7, #24
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	200000a0 	.word	0x200000a0
 8001440:	40023800 	.word	0x40023800
 8001444:	40021000 	.word	0x40021000
 8001448:	40020c00 	.word	0x40020c00

0800144c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001454:	f7ff ffae 	bl	80013b4 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001458:	bf00      	nop
 800145a:	3708      	adds	r7, #8
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}

08001460 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08e      	sub	sp, #56	; 0x38
 8001464:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001466:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800146a:	2200      	movs	r2, #0
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	605a      	str	r2, [r3, #4]
 8001470:	609a      	str	r2, [r3, #8]
 8001472:	60da      	str	r2, [r3, #12]
 8001474:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001476:	2300      	movs	r3, #0
 8001478:	623b      	str	r3, [r7, #32]
 800147a:	4b76      	ldr	r3, [pc, #472]	; (8001654 <MX_GPIO_Init+0x1f4>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147e:	4a75      	ldr	r2, [pc, #468]	; (8001654 <MX_GPIO_Init+0x1f4>)
 8001480:	f043 0310 	orr.w	r3, r3, #16
 8001484:	6313      	str	r3, [r2, #48]	; 0x30
 8001486:	4b73      	ldr	r3, [pc, #460]	; (8001654 <MX_GPIO_Init+0x1f4>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148a:	f003 0310 	and.w	r3, r3, #16
 800148e:	623b      	str	r3, [r7, #32]
 8001490:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001492:	2300      	movs	r3, #0
 8001494:	61fb      	str	r3, [r7, #28]
 8001496:	4b6f      	ldr	r3, [pc, #444]	; (8001654 <MX_GPIO_Init+0x1f4>)
 8001498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149a:	4a6e      	ldr	r2, [pc, #440]	; (8001654 <MX_GPIO_Init+0x1f4>)
 800149c:	f043 0304 	orr.w	r3, r3, #4
 80014a0:	6313      	str	r3, [r2, #48]	; 0x30
 80014a2:	4b6c      	ldr	r3, [pc, #432]	; (8001654 <MX_GPIO_Init+0x1f4>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a6:	f003 0304 	and.w	r3, r3, #4
 80014aa:	61fb      	str	r3, [r7, #28]
 80014ac:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014ae:	2300      	movs	r3, #0
 80014b0:	61bb      	str	r3, [r7, #24]
 80014b2:	4b68      	ldr	r3, [pc, #416]	; (8001654 <MX_GPIO_Init+0x1f4>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b6:	4a67      	ldr	r2, [pc, #412]	; (8001654 <MX_GPIO_Init+0x1f4>)
 80014b8:	f043 0320 	orr.w	r3, r3, #32
 80014bc:	6313      	str	r3, [r2, #48]	; 0x30
 80014be:	4b65      	ldr	r3, [pc, #404]	; (8001654 <MX_GPIO_Init+0x1f4>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c2:	f003 0320 	and.w	r3, r3, #32
 80014c6:	61bb      	str	r3, [r7, #24]
 80014c8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014ca:	2300      	movs	r3, #0
 80014cc:	617b      	str	r3, [r7, #20]
 80014ce:	4b61      	ldr	r3, [pc, #388]	; (8001654 <MX_GPIO_Init+0x1f4>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d2:	4a60      	ldr	r2, [pc, #384]	; (8001654 <MX_GPIO_Init+0x1f4>)
 80014d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014d8:	6313      	str	r3, [r2, #48]	; 0x30
 80014da:	4b5e      	ldr	r3, [pc, #376]	; (8001654 <MX_GPIO_Init+0x1f4>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014e2:	617b      	str	r3, [r7, #20]
 80014e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e6:	2300      	movs	r3, #0
 80014e8:	613b      	str	r3, [r7, #16]
 80014ea:	4b5a      	ldr	r3, [pc, #360]	; (8001654 <MX_GPIO_Init+0x1f4>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ee:	4a59      	ldr	r2, [pc, #356]	; (8001654 <MX_GPIO_Init+0x1f4>)
 80014f0:	f043 0301 	orr.w	r3, r3, #1
 80014f4:	6313      	str	r3, [r2, #48]	; 0x30
 80014f6:	4b57      	ldr	r3, [pc, #348]	; (8001654 <MX_GPIO_Init+0x1f4>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fa:	f003 0301 	and.w	r3, r3, #1
 80014fe:	613b      	str	r3, [r7, #16]
 8001500:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001502:	2300      	movs	r3, #0
 8001504:	60fb      	str	r3, [r7, #12]
 8001506:	4b53      	ldr	r3, [pc, #332]	; (8001654 <MX_GPIO_Init+0x1f4>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150a:	4a52      	ldr	r2, [pc, #328]	; (8001654 <MX_GPIO_Init+0x1f4>)
 800150c:	f043 0302 	orr.w	r3, r3, #2
 8001510:	6313      	str	r3, [r2, #48]	; 0x30
 8001512:	4b50      	ldr	r3, [pc, #320]	; (8001654 <MX_GPIO_Init+0x1f4>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001516:	f003 0302 	and.w	r3, r3, #2
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800151e:	2300      	movs	r3, #0
 8001520:	60bb      	str	r3, [r7, #8]
 8001522:	4b4c      	ldr	r3, [pc, #304]	; (8001654 <MX_GPIO_Init+0x1f4>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001526:	4a4b      	ldr	r2, [pc, #300]	; (8001654 <MX_GPIO_Init+0x1f4>)
 8001528:	f043 0308 	orr.w	r3, r3, #8
 800152c:	6313      	str	r3, [r2, #48]	; 0x30
 800152e:	4b49      	ldr	r3, [pc, #292]	; (8001654 <MX_GPIO_Init+0x1f4>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001532:	f003 0308 	and.w	r3, r3, #8
 8001536:	60bb      	str	r3, [r7, #8]
 8001538:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	607b      	str	r3, [r7, #4]
 800153e:	4b45      	ldr	r3, [pc, #276]	; (8001654 <MX_GPIO_Init+0x1f4>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	4a44      	ldr	r2, [pc, #272]	; (8001654 <MX_GPIO_Init+0x1f4>)
 8001544:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001548:	6313      	str	r3, [r2, #48]	; 0x30
 800154a:	4b42      	ldr	r3, [pc, #264]	; (8001654 <MX_GPIO_Init+0x1f4>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001552:	607b      	str	r3, [r7, #4]
 8001554:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8001556:	2200      	movs	r2, #0
 8001558:	2170      	movs	r1, #112	; 0x70
 800155a:	483f      	ldr	r0, [pc, #252]	; (8001658 <MX_GPIO_Init+0x1f8>)
 800155c:	f003 f98c 	bl	8004878 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001560:	2200      	movs	r2, #0
 8001562:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001566:	483d      	ldr	r0, [pc, #244]	; (800165c <MX_GPIO_Init+0x1fc>)
 8001568:	f003 f986 	bl	8004878 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 800156c:	2200      	movs	r2, #0
 800156e:	2140      	movs	r1, #64	; 0x40
 8001570:	483b      	ldr	r0, [pc, #236]	; (8001660 <MX_GPIO_Init+0x200>)
 8001572:	f003 f981 	bl	8004878 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8001576:	2200      	movs	r2, #0
 8001578:	f44f 7180 	mov.w	r1, #256	; 0x100
 800157c:	4839      	ldr	r0, [pc, #228]	; (8001664 <MX_GPIO_Init+0x204>)
 800157e:	f003 f97b 	bl	8004878 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8001582:	2200      	movs	r2, #0
 8001584:	2108      	movs	r1, #8
 8001586:	4838      	ldr	r0, [pc, #224]	; (8001668 <MX_GPIO_Init+0x208>)
 8001588:	f003 f976 	bl	8004878 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 800158c:	2370      	movs	r3, #112	; 0x70
 800158e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001590:	2301      	movs	r3, #1
 8001592:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001598:	2300      	movs	r3, #0
 800159a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800159c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015a0:	4619      	mov	r1, r3
 80015a2:	482d      	ldr	r0, [pc, #180]	; (8001658 <MX_GPIO_Init+0x1f8>)
 80015a4:	f002 ffcc 	bl	8004540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 80015a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ae:	2301      	movs	r3, #1
 80015b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b2:	2300      	movs	r3, #0
 80015b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b6:	2300      	movs	r3, #0
 80015b8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 80015ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015be:	4619      	mov	r1, r3
 80015c0:	4826      	ldr	r0, [pc, #152]	; (800165c <MX_GPIO_Init+0x1fc>)
 80015c2:	f002 ffbd 	bl	8004540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 80015c6:	23c0      	movs	r3, #192	; 0xc0
 80015c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015ca:	2300      	movs	r3, #0
 80015cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ce:	2300      	movs	r3, #0
 80015d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015d6:	4619      	mov	r1, r3
 80015d8:	4822      	ldr	r0, [pc, #136]	; (8001664 <MX_GPIO_Init+0x204>)
 80015da:	f002 ffb1 	bl	8004540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 80015de:	2330      	movs	r3, #48	; 0x30
 80015e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015e2:	2300      	movs	r3, #0
 80015e4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e6:	2300      	movs	r3, #0
 80015e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015ee:	4619      	mov	r1, r3
 80015f0:	481a      	ldr	r0, [pc, #104]	; (800165c <MX_GPIO_Init+0x1fc>)
 80015f2:	f002 ffa5 	bl	8004540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 80015f6:	2340      	movs	r3, #64	; 0x40
 80015f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015fa:	2301      	movs	r3, #1
 80015fc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fe:	2300      	movs	r3, #0
 8001600:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001602:	2300      	movs	r3, #0
 8001604:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8001606:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800160a:	4619      	mov	r1, r3
 800160c:	4814      	ldr	r0, [pc, #80]	; (8001660 <MX_GPIO_Init+0x200>)
 800160e:	f002 ff97 	bl	8004540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8001612:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001616:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001618:	2301      	movs	r3, #1
 800161a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161c:	2300      	movs	r3, #0
 800161e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001620:	2300      	movs	r3, #0
 8001622:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8001624:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001628:	4619      	mov	r1, r3
 800162a:	480e      	ldr	r0, [pc, #56]	; (8001664 <MX_GPIO_Init+0x204>)
 800162c:	f002 ff88 	bl	8004540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8001630:	2308      	movs	r3, #8
 8001632:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001634:	2301      	movs	r3, #1
 8001636:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001638:	2300      	movs	r3, #0
 800163a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163c:	2300      	movs	r3, #0
 800163e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8001640:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001644:	4619      	mov	r1, r3
 8001646:	4808      	ldr	r0, [pc, #32]	; (8001668 <MX_GPIO_Init+0x208>)
 8001648:	f002 ff7a 	bl	8004540 <HAL_GPIO_Init>

}
 800164c:	bf00      	nop
 800164e:	3738      	adds	r7, #56	; 0x38
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	40023800 	.word	0x40023800
 8001658:	40021000 	.word	0x40021000
 800165c:	40020800 	.word	0x40020800
 8001660:	40021800 	.word	0x40021800
 8001664:	40020000 	.word	0x40020000
 8001668:	40020c00 	.word	0x40020c00

0800166c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001670:	4b12      	ldr	r3, [pc, #72]	; (80016bc <MX_I2C1_Init+0x50>)
 8001672:	4a13      	ldr	r2, [pc, #76]	; (80016c0 <MX_I2C1_Init+0x54>)
 8001674:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001676:	4b11      	ldr	r3, [pc, #68]	; (80016bc <MX_I2C1_Init+0x50>)
 8001678:	4a12      	ldr	r2, [pc, #72]	; (80016c4 <MX_I2C1_Init+0x58>)
 800167a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800167c:	4b0f      	ldr	r3, [pc, #60]	; (80016bc <MX_I2C1_Init+0x50>)
 800167e:	2200      	movs	r2, #0
 8001680:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001682:	4b0e      	ldr	r3, [pc, #56]	; (80016bc <MX_I2C1_Init+0x50>)
 8001684:	2200      	movs	r2, #0
 8001686:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001688:	4b0c      	ldr	r3, [pc, #48]	; (80016bc <MX_I2C1_Init+0x50>)
 800168a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800168e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001690:	4b0a      	ldr	r3, [pc, #40]	; (80016bc <MX_I2C1_Init+0x50>)
 8001692:	2200      	movs	r2, #0
 8001694:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001696:	4b09      	ldr	r3, [pc, #36]	; (80016bc <MX_I2C1_Init+0x50>)
 8001698:	2200      	movs	r2, #0
 800169a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800169c:	4b07      	ldr	r3, [pc, #28]	; (80016bc <MX_I2C1_Init+0x50>)
 800169e:	2200      	movs	r2, #0
 80016a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016a2:	4b06      	ldr	r3, [pc, #24]	; (80016bc <MX_I2C1_Init+0x50>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016a8:	4804      	ldr	r0, [pc, #16]	; (80016bc <MX_I2C1_Init+0x50>)
 80016aa:	f003 f919 	bl	80048e0 <HAL_I2C_Init>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016b4:	f001 f85a 	bl	800276c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016b8:	bf00      	nop
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	200001f4 	.word	0x200001f4
 80016c0:	40005400 	.word	0x40005400
 80016c4:	000186a0 	.word	0x000186a0

080016c8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08a      	sub	sp, #40	; 0x28
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d0:	f107 0314 	add.w	r3, r7, #20
 80016d4:	2200      	movs	r2, #0
 80016d6:	601a      	str	r2, [r3, #0]
 80016d8:	605a      	str	r2, [r3, #4]
 80016da:	609a      	str	r2, [r3, #8]
 80016dc:	60da      	str	r2, [r3, #12]
 80016de:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a19      	ldr	r2, [pc, #100]	; (800174c <HAL_I2C_MspInit+0x84>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d12b      	bne.n	8001742 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	613b      	str	r3, [r7, #16]
 80016ee:	4b18      	ldr	r3, [pc, #96]	; (8001750 <HAL_I2C_MspInit+0x88>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	4a17      	ldr	r2, [pc, #92]	; (8001750 <HAL_I2C_MspInit+0x88>)
 80016f4:	f043 0302 	orr.w	r3, r3, #2
 80016f8:	6313      	str	r3, [r2, #48]	; 0x30
 80016fa:	4b15      	ldr	r3, [pc, #84]	; (8001750 <HAL_I2C_MspInit+0x88>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	f003 0302 	and.w	r3, r3, #2
 8001702:	613b      	str	r3, [r7, #16]
 8001704:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001706:	23c0      	movs	r3, #192	; 0xc0
 8001708:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800170a:	2312      	movs	r3, #18
 800170c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001712:	2303      	movs	r3, #3
 8001714:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001716:	2304      	movs	r3, #4
 8001718:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800171a:	f107 0314 	add.w	r3, r7, #20
 800171e:	4619      	mov	r1, r3
 8001720:	480c      	ldr	r0, [pc, #48]	; (8001754 <HAL_I2C_MspInit+0x8c>)
 8001722:	f002 ff0d 	bl	8004540 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001726:	2300      	movs	r3, #0
 8001728:	60fb      	str	r3, [r7, #12]
 800172a:	4b09      	ldr	r3, [pc, #36]	; (8001750 <HAL_I2C_MspInit+0x88>)
 800172c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172e:	4a08      	ldr	r2, [pc, #32]	; (8001750 <HAL_I2C_MspInit+0x88>)
 8001730:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001734:	6413      	str	r3, [r2, #64]	; 0x40
 8001736:	4b06      	ldr	r3, [pc, #24]	; (8001750 <HAL_I2C_MspInit+0x88>)
 8001738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800173e:	60fb      	str	r3, [r7, #12]
 8001740:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001742:	bf00      	nop
 8001744:	3728      	adds	r7, #40	; 0x28
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	40005400 	.word	0x40005400
 8001750:	40023800 	.word	0x40023800
 8001754:	40020400 	.word	0x40020400

08001758 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8001762:	4a04      	ldr	r2, [pc, #16]	; (8001774 <LCD_WR_REG+0x1c>)
 8001764:	88fb      	ldrh	r3, [r7, #6]
 8001766:	8013      	strh	r3, [r2, #0]
}
 8001768:	bf00      	nop
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr
 8001774:	600ffffe 	.word	0x600ffffe

08001778 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8001782:	4a04      	ldr	r2, [pc, #16]	; (8001794 <LCD_WR_DATA+0x1c>)
 8001784:	88fb      	ldrh	r3, [r7, #6]
 8001786:	8053      	strh	r3, [r2, #2]
}
 8001788:	bf00      	nop
 800178a:	370c      	adds	r7, #12
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr
 8001794:	600ffffe 	.word	0x600ffffe

08001798 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 800179e:	4b06      	ldr	r3, [pc, #24]	; (80017b8 <LCD_RD_DATA+0x20>)
 80017a0:	885b      	ldrh	r3, [r3, #2]
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	80fb      	strh	r3, [r7, #6]
	return ram;
 80017a6:	88fb      	ldrh	r3, [r7, #6]
 80017a8:	b29b      	uxth	r3, r3
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	370c      	adds	r7, #12
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	600ffffe 	.word	0x600ffffe

080017bc <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 80017bc:	b590      	push	{r4, r7, lr}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4604      	mov	r4, r0
 80017c4:	4608      	mov	r0, r1
 80017c6:	4611      	mov	r1, r2
 80017c8:	461a      	mov	r2, r3
 80017ca:	4623      	mov	r3, r4
 80017cc:	80fb      	strh	r3, [r7, #6]
 80017ce:	4603      	mov	r3, r0
 80017d0:	80bb      	strh	r3, [r7, #4]
 80017d2:	460b      	mov	r3, r1
 80017d4:	807b      	strh	r3, [r7, #2]
 80017d6:	4613      	mov	r3, r2
 80017d8:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 80017da:	202a      	movs	r0, #42	; 0x2a
 80017dc:	f7ff ffbc 	bl	8001758 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 80017e0:	88fb      	ldrh	r3, [r7, #6]
 80017e2:	0a1b      	lsrs	r3, r3, #8
 80017e4:	b29b      	uxth	r3, r3
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7ff ffc6 	bl	8001778 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 80017ec:	88fb      	ldrh	r3, [r7, #6]
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	b29b      	uxth	r3, r3
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7ff ffc0 	bl	8001778 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 80017f8:	887b      	ldrh	r3, [r7, #2]
 80017fa:	0a1b      	lsrs	r3, r3, #8
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	4618      	mov	r0, r3
 8001800:	f7ff ffba 	bl	8001778 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8001804:	887b      	ldrh	r3, [r7, #2]
 8001806:	b2db      	uxtb	r3, r3
 8001808:	b29b      	uxth	r3, r3
 800180a:	4618      	mov	r0, r3
 800180c:	f7ff ffb4 	bl	8001778 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8001810:	202b      	movs	r0, #43	; 0x2b
 8001812:	f7ff ffa1 	bl	8001758 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8001816:	88bb      	ldrh	r3, [r7, #4]
 8001818:	0a1b      	lsrs	r3, r3, #8
 800181a:	b29b      	uxth	r3, r3
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff ffab 	bl	8001778 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8001822:	88bb      	ldrh	r3, [r7, #4]
 8001824:	b2db      	uxtb	r3, r3
 8001826:	b29b      	uxth	r3, r3
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff ffa5 	bl	8001778 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 800182e:	883b      	ldrh	r3, [r7, #0]
 8001830:	0a1b      	lsrs	r3, r3, #8
 8001832:	b29b      	uxth	r3, r3
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff ff9f 	bl	8001778 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 800183a:	883b      	ldrh	r3, [r7, #0]
 800183c:	b2db      	uxtb	r3, r3
 800183e:	b29b      	uxth	r3, r3
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff ff99 	bl	8001778 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8001846:	202c      	movs	r0, #44	; 0x2c
 8001848:	f7ff ff86 	bl	8001758 <LCD_WR_REG>
}
 800184c:	bf00      	nop
 800184e:	370c      	adds	r7, #12
 8001850:	46bd      	mov	sp, r7
 8001852:	bd90      	pop	{r4, r7, pc}

08001854 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	4603      	mov	r3, r0
 800185c:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 800185e:	4b15      	ldr	r3, [pc, #84]	; (80018b4 <lcd_Clear+0x60>)
 8001860:	881b      	ldrh	r3, [r3, #0]
 8001862:	3b01      	subs	r3, #1
 8001864:	b29a      	uxth	r2, r3
 8001866:	4b13      	ldr	r3, [pc, #76]	; (80018b4 <lcd_Clear+0x60>)
 8001868:	885b      	ldrh	r3, [r3, #2]
 800186a:	3b01      	subs	r3, #1
 800186c:	b29b      	uxth	r3, r3
 800186e:	2100      	movs	r1, #0
 8001870:	2000      	movs	r0, #0
 8001872:	f7ff ffa3 	bl	80017bc <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8001876:	2300      	movs	r3, #0
 8001878:	81fb      	strh	r3, [r7, #14]
 800187a:	e011      	b.n	80018a0 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 800187c:	2300      	movs	r3, #0
 800187e:	81bb      	strh	r3, [r7, #12]
 8001880:	e006      	b.n	8001890 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 8001882:	88fb      	ldrh	r3, [r7, #6]
 8001884:	4618      	mov	r0, r3
 8001886:	f7ff ff77 	bl	8001778 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 800188a:	89bb      	ldrh	r3, [r7, #12]
 800188c:	3301      	adds	r3, #1
 800188e:	81bb      	strh	r3, [r7, #12]
 8001890:	4b08      	ldr	r3, [pc, #32]	; (80018b4 <lcd_Clear+0x60>)
 8001892:	885b      	ldrh	r3, [r3, #2]
 8001894:	89ba      	ldrh	r2, [r7, #12]
 8001896:	429a      	cmp	r2, r3
 8001898:	d3f3      	bcc.n	8001882 <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 800189a:	89fb      	ldrh	r3, [r7, #14]
 800189c:	3301      	adds	r3, #1
 800189e:	81fb      	strh	r3, [r7, #14]
 80018a0:	4b04      	ldr	r3, [pc, #16]	; (80018b4 <lcd_Clear+0x60>)
 80018a2:	881b      	ldrh	r3, [r3, #0]
 80018a4:	89fa      	ldrh	r2, [r7, #14]
 80018a6:	429a      	cmp	r2, r3
 80018a8:	d3e8      	bcc.n	800187c <lcd_Clear+0x28>
		}
	}
}
 80018aa:	bf00      	nop
 80018ac:	bf00      	nop
 80018ae:	3710      	adds	r7, #16
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	20000248 	.word	0x20000248

080018b8 <lcd_Fill>:
  * @param  yend	End row
  * @param  color Color to fill
  * @retval None
  */
void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 80018b8:	b590      	push	{r4, r7, lr}
 80018ba:	b085      	sub	sp, #20
 80018bc:	af00      	add	r7, sp, #0
 80018be:	4604      	mov	r4, r0
 80018c0:	4608      	mov	r0, r1
 80018c2:	4611      	mov	r1, r2
 80018c4:	461a      	mov	r2, r3
 80018c6:	4623      	mov	r3, r4
 80018c8:	80fb      	strh	r3, [r7, #6]
 80018ca:	4603      	mov	r3, r0
 80018cc:	80bb      	strh	r3, [r7, #4]
 80018ce:	460b      	mov	r3, r1
 80018d0:	807b      	strh	r3, [r7, #2]
 80018d2:	4613      	mov	r3, r2
 80018d4:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 80018d6:	887b      	ldrh	r3, [r7, #2]
 80018d8:	3b01      	subs	r3, #1
 80018da:	b29a      	uxth	r2, r3
 80018dc:	883b      	ldrh	r3, [r7, #0]
 80018de:	3b01      	subs	r3, #1
 80018e0:	b29b      	uxth	r3, r3
 80018e2:	88b9      	ldrh	r1, [r7, #4]
 80018e4:	88f8      	ldrh	r0, [r7, #6]
 80018e6:	f7ff ff69 	bl	80017bc <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 80018ea:	88bb      	ldrh	r3, [r7, #4]
 80018ec:	81fb      	strh	r3, [r7, #14]
 80018ee:	e010      	b.n	8001912 <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 80018f0:	88fb      	ldrh	r3, [r7, #6]
 80018f2:	81bb      	strh	r3, [r7, #12]
 80018f4:	e006      	b.n	8001904 <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 80018f6:	8c3b      	ldrh	r3, [r7, #32]
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7ff ff3d 	bl	8001778 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 80018fe:	89bb      	ldrh	r3, [r7, #12]
 8001900:	3301      	adds	r3, #1
 8001902:	81bb      	strh	r3, [r7, #12]
 8001904:	89ba      	ldrh	r2, [r7, #12]
 8001906:	887b      	ldrh	r3, [r7, #2]
 8001908:	429a      	cmp	r2, r3
 800190a:	d3f4      	bcc.n	80018f6 <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 800190c:	89fb      	ldrh	r3, [r7, #14]
 800190e:	3301      	adds	r3, #1
 8001910:	81fb      	strh	r3, [r7, #14]
 8001912:	89fa      	ldrh	r2, [r7, #14]
 8001914:	883b      	ldrh	r3, [r7, #0]
 8001916:	429a      	cmp	r2, r3
 8001918:	d3ea      	bcc.n	80018f0 <lcd_Fill+0x38>
		}
	}
}
 800191a:	bf00      	nop
 800191c:	bf00      	nop
 800191e:	3714      	adds	r7, #20
 8001920:	46bd      	mov	sp, r7
 8001922:	bd90      	pop	{r4, r7, pc}

08001924 <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	80fb      	strh	r3, [r7, #6]
 800192e:	460b      	mov	r3, r1
 8001930:	80bb      	strh	r3, [r7, #4]
 8001932:	4613      	mov	r3, r2
 8001934:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//
 8001936:	88bb      	ldrh	r3, [r7, #4]
 8001938:	88fa      	ldrh	r2, [r7, #6]
 800193a:	88b9      	ldrh	r1, [r7, #4]
 800193c:	88f8      	ldrh	r0, [r7, #6]
 800193e:	f7ff ff3d 	bl	80017bc <lcd_AddressSet>
	LCD_WR_DATA(color);
 8001942:	887b      	ldrh	r3, [r7, #2]
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff ff17 	bl	8001778 <LCD_WR_DATA>
}
 800194a:	bf00      	nop
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
	...

08001954 <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8001954:	b590      	push	{r4, r7, lr}
 8001956:	b087      	sub	sp, #28
 8001958:	af00      	add	r7, sp, #0
 800195a:	4604      	mov	r4, r0
 800195c:	4608      	mov	r0, r1
 800195e:	4611      	mov	r1, r2
 8001960:	461a      	mov	r2, r3
 8001962:	4623      	mov	r3, r4
 8001964:	80fb      	strh	r3, [r7, #6]
 8001966:	4603      	mov	r3, r0
 8001968:	80bb      	strh	r3, [r7, #4]
 800196a:	460b      	mov	r3, r1
 800196c:	70fb      	strb	r3, [r7, #3]
 800196e:	4613      	mov	r3, r2
 8001970:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8001972:	2300      	movs	r3, #0
 8001974:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8001976:	88fb      	ldrh	r3, [r7, #6]
 8001978:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 800197a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800197e:	085b      	lsrs	r3, r3, #1
 8001980:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8001982:	7bfb      	ldrb	r3, [r7, #15]
 8001984:	08db      	lsrs	r3, r3, #3
 8001986:	b2db      	uxtb	r3, r3
 8001988:	461a      	mov	r2, r3
 800198a:	7bfb      	ldrb	r3, [r7, #15]
 800198c:	f003 0307 	and.w	r3, r3, #7
 8001990:	b2db      	uxtb	r3, r3
 8001992:	2b00      	cmp	r3, #0
 8001994:	bf14      	ite	ne
 8001996:	2301      	movne	r3, #1
 8001998:	2300      	moveq	r3, #0
 800199a:	b2db      	uxtb	r3, r3
 800199c:	4413      	add	r3, r2
 800199e:	b29a      	uxth	r2, r3
 80019a0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	fb12 f303 	smulbb	r3, r2, r3
 80019aa:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 80019ac:	78fb      	ldrb	r3, [r7, #3]
 80019ae:	3b20      	subs	r3, #32
 80019b0:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 80019b2:	7bfb      	ldrb	r3, [r7, #15]
 80019b4:	b29a      	uxth	r2, r3
 80019b6:	88fb      	ldrh	r3, [r7, #6]
 80019b8:	4413      	add	r3, r2
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	3b01      	subs	r3, #1
 80019be:	b29c      	uxth	r4, r3
 80019c0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019c4:	b29a      	uxth	r2, r3
 80019c6:	88bb      	ldrh	r3, [r7, #4]
 80019c8:	4413      	add	r3, r2
 80019ca:	b29b      	uxth	r3, r3
 80019cc:	3b01      	subs	r3, #1
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	88b9      	ldrh	r1, [r7, #4]
 80019d2:	88f8      	ldrh	r0, [r7, #6]
 80019d4:	4622      	mov	r2, r4
 80019d6:	f7ff fef1 	bl	80017bc <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 80019da:	2300      	movs	r3, #0
 80019dc:	827b      	strh	r3, [r7, #18]
 80019de:	e07a      	b.n	8001ad6 <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 80019e0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019e4:	2b0c      	cmp	r3, #12
 80019e6:	d028      	beq.n	8001a3a <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 80019e8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019ec:	2b10      	cmp	r3, #16
 80019ee:	d108      	bne.n	8001a02 <lcd_ShowChar+0xae>
 80019f0:	78fa      	ldrb	r2, [r7, #3]
 80019f2:	8a7b      	ldrh	r3, [r7, #18]
 80019f4:	493c      	ldr	r1, [pc, #240]	; (8001ae8 <lcd_ShowChar+0x194>)
 80019f6:	0112      	lsls	r2, r2, #4
 80019f8:	440a      	add	r2, r1
 80019fa:	4413      	add	r3, r2
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	75fb      	strb	r3, [r7, #23]
 8001a00:	e01b      	b.n	8001a3a <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 8001a02:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a06:	2b18      	cmp	r3, #24
 8001a08:	d10b      	bne.n	8001a22 <lcd_ShowChar+0xce>
 8001a0a:	78fa      	ldrb	r2, [r7, #3]
 8001a0c:	8a79      	ldrh	r1, [r7, #18]
 8001a0e:	4837      	ldr	r0, [pc, #220]	; (8001aec <lcd_ShowChar+0x198>)
 8001a10:	4613      	mov	r3, r2
 8001a12:	005b      	lsls	r3, r3, #1
 8001a14:	4413      	add	r3, r2
 8001a16:	011b      	lsls	r3, r3, #4
 8001a18:	4403      	add	r3, r0
 8001a1a:	440b      	add	r3, r1
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	75fb      	strb	r3, [r7, #23]
 8001a20:	e00b      	b.n	8001a3a <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 8001a22:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a26:	2b20      	cmp	r3, #32
 8001a28:	d15a      	bne.n	8001ae0 <lcd_ShowChar+0x18c>
 8001a2a:	78fa      	ldrb	r2, [r7, #3]
 8001a2c:	8a7b      	ldrh	r3, [r7, #18]
 8001a2e:	4930      	ldr	r1, [pc, #192]	; (8001af0 <lcd_ShowChar+0x19c>)
 8001a30:	0192      	lsls	r2, r2, #6
 8001a32:	440a      	add	r2, r1
 8001a34:	4413      	add	r3, r2
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	75bb      	strb	r3, [r7, #22]
 8001a3e:	e044      	b.n	8001aca <lcd_ShowChar+0x176>
		{
			if(!mode)
 8001a40:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d120      	bne.n	8001a8a <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8001a48:	7dfa      	ldrb	r2, [r7, #23]
 8001a4a:	7dbb      	ldrb	r3, [r7, #22]
 8001a4c:	fa42 f303 	asr.w	r3, r2, r3
 8001a50:	f003 0301 	and.w	r3, r3, #1
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d004      	beq.n	8001a62 <lcd_ShowChar+0x10e>
 8001a58:	883b      	ldrh	r3, [r7, #0]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff fe8c 	bl	8001778 <LCD_WR_DATA>
 8001a60:	e003      	b.n	8001a6a <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8001a62:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff fe87 	bl	8001778 <LCD_WR_DATA>
				m++;
 8001a6a:	7d7b      	ldrb	r3, [r7, #21]
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001a70:	7d7b      	ldrb	r3, [r7, #21]
 8001a72:	7bfa      	ldrb	r2, [r7, #15]
 8001a74:	fbb3 f1f2 	udiv	r1, r3, r2
 8001a78:	fb02 f201 	mul.w	r2, r2, r1
 8001a7c:	1a9b      	subs	r3, r3, r2
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d11f      	bne.n	8001ac4 <lcd_ShowChar+0x170>
				{
					m=0;
 8001a84:	2300      	movs	r3, #0
 8001a86:	757b      	strb	r3, [r7, #21]
					break;
 8001a88:	e022      	b.n	8001ad0 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8001a8a:	7dfa      	ldrb	r2, [r7, #23]
 8001a8c:	7dbb      	ldrb	r3, [r7, #22]
 8001a8e:	fa42 f303 	asr.w	r3, r2, r3
 8001a92:	f003 0301 	and.w	r3, r3, #1
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d005      	beq.n	8001aa6 <lcd_ShowChar+0x152>
 8001a9a:	883a      	ldrh	r2, [r7, #0]
 8001a9c:	88b9      	ldrh	r1, [r7, #4]
 8001a9e:	88fb      	ldrh	r3, [r7, #6]
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff ff3f 	bl	8001924 <lcd_DrawPoint>
				x++;
 8001aa6:	88fb      	ldrh	r3, [r7, #6]
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8001aac:	88fa      	ldrh	r2, [r7, #6]
 8001aae:	8a3b      	ldrh	r3, [r7, #16]
 8001ab0:	1ad2      	subs	r2, r2, r3
 8001ab2:	7bfb      	ldrb	r3, [r7, #15]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d105      	bne.n	8001ac4 <lcd_ShowChar+0x170>
				{
					x=x0;
 8001ab8:	8a3b      	ldrh	r3, [r7, #16]
 8001aba:	80fb      	strh	r3, [r7, #6]
					y++;
 8001abc:	88bb      	ldrh	r3, [r7, #4]
 8001abe:	3301      	adds	r3, #1
 8001ac0:	80bb      	strh	r3, [r7, #4]
					break;
 8001ac2:	e005      	b.n	8001ad0 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8001ac4:	7dbb      	ldrb	r3, [r7, #22]
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	75bb      	strb	r3, [r7, #22]
 8001aca:	7dbb      	ldrb	r3, [r7, #22]
 8001acc:	2b07      	cmp	r3, #7
 8001ace:	d9b7      	bls.n	8001a40 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8001ad0:	8a7b      	ldrh	r3, [r7, #18]
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	827b      	strh	r3, [r7, #18]
 8001ad6:	8a7a      	ldrh	r2, [r7, #18]
 8001ad8:	89bb      	ldrh	r3, [r7, #12]
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d380      	bcc.n	80019e0 <lcd_ShowChar+0x8c>
 8001ade:	e000      	b.n	8001ae2 <lcd_ShowChar+0x18e>
		else return;
 8001ae0:	bf00      	nop
				}
			}
		}
	}
}
 8001ae2:	371c      	adds	r7, #28
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd90      	pop	{r4, r7, pc}
 8001ae8:	0800981c 	.word	0x0800981c
 8001aec:	08009e0c 	.word	0x08009e0c
 8001af0:	0800afdc 	.word	0x0800afdc

08001af4 <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b085      	sub	sp, #20
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	4603      	mov	r3, r0
 8001afc:	460a      	mov	r2, r1
 8001afe:	71fb      	strb	r3, [r7, #7]
 8001b00:	4613      	mov	r3, r2
 8001b02:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8001b04:	2301      	movs	r3, #1
 8001b06:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8001b08:	e004      	b.n	8001b14 <mypow+0x20>
 8001b0a:	79fa      	ldrb	r2, [r7, #7]
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	fb02 f303 	mul.w	r3, r2, r3
 8001b12:	60fb      	str	r3, [r7, #12]
 8001b14:	79bb      	ldrb	r3, [r7, #6]
 8001b16:	1e5a      	subs	r2, r3, #1
 8001b18:	71ba      	strb	r2, [r7, #6]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d1f5      	bne.n	8001b0a <mypow+0x16>
	return result;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3714      	adds	r7, #20
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr

08001b2c <lcd_ShowFloatNum>:
	}
}


void lcd_ShowFloatNum(uint16_t x,uint16_t y,float num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey)
{
 8001b2c:	b590      	push	{r4, r7, lr}
 8001b2e:	b08b      	sub	sp, #44	; 0x2c
 8001b30:	af04      	add	r7, sp, #16
 8001b32:	4604      	mov	r4, r0
 8001b34:	4608      	mov	r0, r1
 8001b36:	ed87 0a02 	vstr	s0, [r7, #8]
 8001b3a:	4611      	mov	r1, r2
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	4623      	mov	r3, r4
 8001b40:	81fb      	strh	r3, [r7, #14]
 8001b42:	4603      	mov	r3, r0
 8001b44:	81bb      	strh	r3, [r7, #12]
 8001b46:	460b      	mov	r3, r1
 8001b48:	71fb      	strb	r3, [r7, #7]
 8001b4a:	4613      	mov	r3, r2
 8001b4c:	80bb      	strh	r3, [r7, #4]
	uint8_t t,temp,sizex;
	uint16_t num1;
	sizex=sizey/2;
 8001b4e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001b52:	085b      	lsrs	r3, r3, #1
 8001b54:	75bb      	strb	r3, [r7, #22]
	num1=num*100;
 8001b56:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b5a:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8001c34 <lcd_ShowFloatNum+0x108>
 8001b5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b66:	ee17 3a90 	vmov	r3, s15
 8001b6a:	82bb      	strh	r3, [r7, #20]
	for(t=0;t<len;t++)
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	75fb      	strb	r3, [r7, #23]
 8001b70:	e057      	b.n	8001c22 <lcd_ShowFloatNum+0xf6>
	{
		temp=(num1/mypow(10,len-t-1))%10;
 8001b72:	8abc      	ldrh	r4, [r7, #20]
 8001b74:	79fa      	ldrb	r2, [r7, #7]
 8001b76:	7dfb      	ldrb	r3, [r7, #23]
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	3b01      	subs	r3, #1
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	4619      	mov	r1, r3
 8001b82:	200a      	movs	r0, #10
 8001b84:	f7ff ffb6 	bl	8001af4 <mypow>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	fbb4 f1f3 	udiv	r1, r4, r3
 8001b8e:	4b2a      	ldr	r3, [pc, #168]	; (8001c38 <lcd_ShowFloatNum+0x10c>)
 8001b90:	fba3 2301 	umull	r2, r3, r3, r1
 8001b94:	08da      	lsrs	r2, r3, #3
 8001b96:	4613      	mov	r3, r2
 8001b98:	009b      	lsls	r3, r3, #2
 8001b9a:	4413      	add	r3, r2
 8001b9c:	005b      	lsls	r3, r3, #1
 8001b9e:	1aca      	subs	r2, r1, r3
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	74fb      	strb	r3, [r7, #19]
		if(t==(len-2))
 8001ba4:	7dfa      	ldrb	r2, [r7, #23]
 8001ba6:	79fb      	ldrb	r3, [r7, #7]
 8001ba8:	3b02      	subs	r3, #2
 8001baa:	429a      	cmp	r2, r3
 8001bac:	d11d      	bne.n	8001bea <lcd_ShowFloatNum+0xbe>
		{
			lcd_ShowChar(x+(len-2)*sizex,y,'.',fc,bc,sizey,0);
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	3b02      	subs	r3, #2
 8001bb2:	b29a      	uxth	r2, r3
 8001bb4:	7dbb      	ldrb	r3, [r7, #22]
 8001bb6:	b29b      	uxth	r3, r3
 8001bb8:	fb12 f303 	smulbb	r3, r2, r3
 8001bbc:	b29a      	uxth	r2, r3
 8001bbe:	89fb      	ldrh	r3, [r7, #14]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	b298      	uxth	r0, r3
 8001bc4:	88ba      	ldrh	r2, [r7, #4]
 8001bc6:	89b9      	ldrh	r1, [r7, #12]
 8001bc8:	2300      	movs	r3, #0
 8001bca:	9302      	str	r3, [sp, #8]
 8001bcc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001bd0:	9301      	str	r3, [sp, #4]
 8001bd2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001bd4:	9300      	str	r3, [sp, #0]
 8001bd6:	4613      	mov	r3, r2
 8001bd8:	222e      	movs	r2, #46	; 0x2e
 8001bda:	f7ff febb 	bl	8001954 <lcd_ShowChar>
			t++;
 8001bde:	7dfb      	ldrb	r3, [r7, #23]
 8001be0:	3301      	adds	r3, #1
 8001be2:	75fb      	strb	r3, [r7, #23]
			len+=1;
 8001be4:	79fb      	ldrb	r3, [r7, #7]
 8001be6:	3301      	adds	r3, #1
 8001be8:	71fb      	strb	r3, [r7, #7]
		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8001bea:	7dfb      	ldrb	r3, [r7, #23]
 8001bec:	b29a      	uxth	r2, r3
 8001bee:	7dbb      	ldrb	r3, [r7, #22]
 8001bf0:	b29b      	uxth	r3, r3
 8001bf2:	fb12 f303 	smulbb	r3, r2, r3
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	89fb      	ldrh	r3, [r7, #14]
 8001bfa:	4413      	add	r3, r2
 8001bfc:	b298      	uxth	r0, r3
 8001bfe:	7cfb      	ldrb	r3, [r7, #19]
 8001c00:	3330      	adds	r3, #48	; 0x30
 8001c02:	b2da      	uxtb	r2, r3
 8001c04:	88bc      	ldrh	r4, [r7, #4]
 8001c06:	89b9      	ldrh	r1, [r7, #12]
 8001c08:	2300      	movs	r3, #0
 8001c0a:	9302      	str	r3, [sp, #8]
 8001c0c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001c10:	9301      	str	r3, [sp, #4]
 8001c12:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001c14:	9300      	str	r3, [sp, #0]
 8001c16:	4623      	mov	r3, r4
 8001c18:	f7ff fe9c 	bl	8001954 <lcd_ShowChar>
	for(t=0;t<len;t++)
 8001c1c:	7dfb      	ldrb	r3, [r7, #23]
 8001c1e:	3301      	adds	r3, #1
 8001c20:	75fb      	strb	r3, [r7, #23]
 8001c22:	7dfa      	ldrb	r2, [r7, #23]
 8001c24:	79fb      	ldrb	r3, [r7, #7]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d3a3      	bcc.n	8001b72 <lcd_ShowFloatNum+0x46>
	}
}
 8001c2a:	bf00      	nop
 8001c2c:	bf00      	nop
 8001c2e:	371c      	adds	r7, #28
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd90      	pop	{r4, r7, pc}
 8001c34:	42c80000 	.word	0x42c80000
 8001c38:	cccccccd 	.word	0xcccccccd

08001c3c <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8001c46:	79fb      	ldrb	r3, [r7, #7]
 8001c48:	091b      	lsrs	r3, r3, #4
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	f003 0303 	and.w	r3, r3, #3
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d007      	beq.n	8001c66 <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8001c56:	4b0a      	ldr	r3, [pc, #40]	; (8001c80 <lcd_SetDir+0x44>)
 8001c58:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001c5c:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8001c5e:	4b08      	ldr	r3, [pc, #32]	; (8001c80 <lcd_SetDir+0x44>)
 8001c60:	22f0      	movs	r2, #240	; 0xf0
 8001c62:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8001c64:	e006      	b.n	8001c74 <lcd_SetDir+0x38>
		lcddev.width=240;
 8001c66:	4b06      	ldr	r3, [pc, #24]	; (8001c80 <lcd_SetDir+0x44>)
 8001c68:	22f0      	movs	r2, #240	; 0xf0
 8001c6a:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8001c6c:	4b04      	ldr	r3, [pc, #16]	; (8001c80 <lcd_SetDir+0x44>)
 8001c6e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001c72:	805a      	strh	r2, [r3, #2]
}
 8001c74:	bf00      	nop
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr
 8001c80:	20000248 	.word	0x20000248

08001c84 <lcd_init>:


void lcd_init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001c88:	2200      	movs	r2, #0
 8001c8a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c8e:	48aa      	ldr	r0, [pc, #680]	; (8001f38 <lcd_init+0x2b4>)
 8001c90:	f002 fdf2 	bl	8004878 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001c94:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001c98:	f001 fb08 	bl	80032ac <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ca2:	48a5      	ldr	r0, [pc, #660]	; (8001f38 <lcd_init+0x2b4>)
 8001ca4:	f002 fde8 	bl	8004878 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001ca8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001cac:	f001 fafe 	bl	80032ac <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8001cb0:	2000      	movs	r0, #0
 8001cb2:	f7ff ffc3 	bl	8001c3c <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8001cb6:	20d3      	movs	r0, #211	; 0xd3
 8001cb8:	f7ff fd4e 	bl	8001758 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8001cbc:	f7ff fd6c 	bl	8001798 <LCD_RD_DATA>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	4b9d      	ldr	r3, [pc, #628]	; (8001f3c <lcd_init+0x2b8>)
 8001cc6:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001cc8:	f7ff fd66 	bl	8001798 <LCD_RD_DATA>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	461a      	mov	r2, r3
 8001cd0:	4b9a      	ldr	r3, [pc, #616]	; (8001f3c <lcd_init+0x2b8>)
 8001cd2:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001cd4:	f7ff fd60 	bl	8001798 <LCD_RD_DATA>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	461a      	mov	r2, r3
 8001cdc:	4b97      	ldr	r3, [pc, #604]	; (8001f3c <lcd_init+0x2b8>)
 8001cde:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8001ce0:	4b96      	ldr	r3, [pc, #600]	; (8001f3c <lcd_init+0x2b8>)
 8001ce2:	889b      	ldrh	r3, [r3, #4]
 8001ce4:	021b      	lsls	r3, r3, #8
 8001ce6:	b29a      	uxth	r2, r3
 8001ce8:	4b94      	ldr	r3, [pc, #592]	; (8001f3c <lcd_init+0x2b8>)
 8001cea:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8001cec:	f7ff fd54 	bl	8001798 <LCD_RD_DATA>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	4b91      	ldr	r3, [pc, #580]	; (8001f3c <lcd_init+0x2b8>)
 8001cf6:	889b      	ldrh	r3, [r3, #4]
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	b29a      	uxth	r2, r3
 8001cfc:	4b8f      	ldr	r3, [pc, #572]	; (8001f3c <lcd_init+0x2b8>)
 8001cfe:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001d00:	20cf      	movs	r0, #207	; 0xcf
 8001d02:	f7ff fd29 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001d06:	2000      	movs	r0, #0
 8001d08:	f7ff fd36 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001d0c:	20c1      	movs	r0, #193	; 0xc1
 8001d0e:	f7ff fd33 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001d12:	2030      	movs	r0, #48	; 0x30
 8001d14:	f7ff fd30 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001d18:	20ed      	movs	r0, #237	; 0xed
 8001d1a:	f7ff fd1d 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001d1e:	2064      	movs	r0, #100	; 0x64
 8001d20:	f7ff fd2a 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001d24:	2003      	movs	r0, #3
 8001d26:	f7ff fd27 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001d2a:	2012      	movs	r0, #18
 8001d2c:	f7ff fd24 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001d30:	2081      	movs	r0, #129	; 0x81
 8001d32:	f7ff fd21 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001d36:	20e8      	movs	r0, #232	; 0xe8
 8001d38:	f7ff fd0e 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001d3c:	2085      	movs	r0, #133	; 0x85
 8001d3e:	f7ff fd1b 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001d42:	2010      	movs	r0, #16
 8001d44:	f7ff fd18 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001d48:	207a      	movs	r0, #122	; 0x7a
 8001d4a:	f7ff fd15 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8001d4e:	20cb      	movs	r0, #203	; 0xcb
 8001d50:	f7ff fd02 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001d54:	2039      	movs	r0, #57	; 0x39
 8001d56:	f7ff fd0f 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001d5a:	202c      	movs	r0, #44	; 0x2c
 8001d5c:	f7ff fd0c 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001d60:	2000      	movs	r0, #0
 8001d62:	f7ff fd09 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001d66:	2034      	movs	r0, #52	; 0x34
 8001d68:	f7ff fd06 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001d6c:	2002      	movs	r0, #2
 8001d6e:	f7ff fd03 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001d72:	20f7      	movs	r0, #247	; 0xf7
 8001d74:	f7ff fcf0 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001d78:	2020      	movs	r0, #32
 8001d7a:	f7ff fcfd 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8001d7e:	20ea      	movs	r0, #234	; 0xea
 8001d80:	f7ff fcea 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001d84:	2000      	movs	r0, #0
 8001d86:	f7ff fcf7 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001d8a:	2000      	movs	r0, #0
 8001d8c:	f7ff fcf4 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001d90:	20c0      	movs	r0, #192	; 0xc0
 8001d92:	f7ff fce1 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001d96:	201b      	movs	r0, #27
 8001d98:	f7ff fcee 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001d9c:	20c1      	movs	r0, #193	; 0xc1
 8001d9e:	f7ff fcdb 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001da2:	2001      	movs	r0, #1
 8001da4:	f7ff fce8 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001da8:	20c5      	movs	r0, #197	; 0xc5
 8001daa:	f7ff fcd5 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8001dae:	2030      	movs	r0, #48	; 0x30
 8001db0:	f7ff fce2 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001db4:	2030      	movs	r0, #48	; 0x30
 8001db6:	f7ff fcdf 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8001dba:	20c7      	movs	r0, #199	; 0xc7
 8001dbc:	f7ff fccc 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001dc0:	20b7      	movs	r0, #183	; 0xb7
 8001dc2:	f7ff fcd9 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001dc6:	2036      	movs	r0, #54	; 0x36
 8001dc8:	f7ff fcc6 	bl	8001758 <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 8001dcc:	2008      	movs	r0, #8
 8001dce:	f7ff fcd3 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8001dd2:	203a      	movs	r0, #58	; 0x3a
 8001dd4:	f7ff fcc0 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001dd8:	2055      	movs	r0, #85	; 0x55
 8001dda:	f7ff fccd 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8001dde:	20b1      	movs	r0, #177	; 0xb1
 8001de0:	f7ff fcba 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001de4:	2000      	movs	r0, #0
 8001de6:	f7ff fcc7 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8001dea:	201a      	movs	r0, #26
 8001dec:	f7ff fcc4 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001df0:	20b6      	movs	r0, #182	; 0xb6
 8001df2:	f7ff fcb1 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001df6:	200a      	movs	r0, #10
 8001df8:	f7ff fcbe 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8001dfc:	20a2      	movs	r0, #162	; 0xa2
 8001dfe:	f7ff fcbb 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001e02:	20f2      	movs	r0, #242	; 0xf2
 8001e04:	f7ff fca8 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001e08:	2000      	movs	r0, #0
 8001e0a:	f7ff fcb5 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8001e0e:	2026      	movs	r0, #38	; 0x26
 8001e10:	f7ff fca2 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001e14:	2001      	movs	r0, #1
 8001e16:	f7ff fcaf 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8001e1a:	20e0      	movs	r0, #224	; 0xe0
 8001e1c:	f7ff fc9c 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001e20:	200f      	movs	r0, #15
 8001e22:	f7ff fca9 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001e26:	202a      	movs	r0, #42	; 0x2a
 8001e28:	f7ff fca6 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001e2c:	2028      	movs	r0, #40	; 0x28
 8001e2e:	f7ff fca3 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001e32:	2008      	movs	r0, #8
 8001e34:	f7ff fca0 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001e38:	200e      	movs	r0, #14
 8001e3a:	f7ff fc9d 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001e3e:	2008      	movs	r0, #8
 8001e40:	f7ff fc9a 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8001e44:	2054      	movs	r0, #84	; 0x54
 8001e46:	f7ff fc97 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8001e4a:	20a9      	movs	r0, #169	; 0xa9
 8001e4c:	f7ff fc94 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001e50:	2043      	movs	r0, #67	; 0x43
 8001e52:	f7ff fc91 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8001e56:	200a      	movs	r0, #10
 8001e58:	f7ff fc8e 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001e5c:	200f      	movs	r0, #15
 8001e5e:	f7ff fc8b 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e62:	2000      	movs	r0, #0
 8001e64:	f7ff fc88 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e68:	2000      	movs	r0, #0
 8001e6a:	f7ff fc85 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e6e:	2000      	movs	r0, #0
 8001e70:	f7ff fc82 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e74:	2000      	movs	r0, #0
 8001e76:	f7ff fc7f 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8001e7a:	20e1      	movs	r0, #225	; 0xe1
 8001e7c:	f7ff fc6c 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001e80:	2000      	movs	r0, #0
 8001e82:	f7ff fc79 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8001e86:	2015      	movs	r0, #21
 8001e88:	f7ff fc76 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8001e8c:	2017      	movs	r0, #23
 8001e8e:	f7ff fc73 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001e92:	2007      	movs	r0, #7
 8001e94:	f7ff fc70 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001e98:	2011      	movs	r0, #17
 8001e9a:	f7ff fc6d 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8001e9e:	2006      	movs	r0, #6
 8001ea0:	f7ff fc6a 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001ea4:	202b      	movs	r0, #43	; 0x2b
 8001ea6:	f7ff fc67 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8001eaa:	2056      	movs	r0, #86	; 0x56
 8001eac:	f7ff fc64 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001eb0:	203c      	movs	r0, #60	; 0x3c
 8001eb2:	f7ff fc61 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001eb6:	2005      	movs	r0, #5
 8001eb8:	f7ff fc5e 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001ebc:	2010      	movs	r0, #16
 8001ebe:	f7ff fc5b 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001ec2:	200f      	movs	r0, #15
 8001ec4:	f7ff fc58 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001ec8:	203f      	movs	r0, #63	; 0x3f
 8001eca:	f7ff fc55 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001ece:	203f      	movs	r0, #63	; 0x3f
 8001ed0:	f7ff fc52 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001ed4:	200f      	movs	r0, #15
 8001ed6:	f7ff fc4f 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8001eda:	202b      	movs	r0, #43	; 0x2b
 8001edc:	f7ff fc3c 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001ee0:	2000      	movs	r0, #0
 8001ee2:	f7ff fc49 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001ee6:	2000      	movs	r0, #0
 8001ee8:	f7ff fc46 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8001eec:	2001      	movs	r0, #1
 8001eee:	f7ff fc43 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001ef2:	203f      	movs	r0, #63	; 0x3f
 8001ef4:	f7ff fc40 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001ef8:	202a      	movs	r0, #42	; 0x2a
 8001efa:	f7ff fc2d 	bl	8001758 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001efe:	2000      	movs	r0, #0
 8001f00:	f7ff fc3a 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001f04:	2000      	movs	r0, #0
 8001f06:	f7ff fc37 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001f0a:	2000      	movs	r0, #0
 8001f0c:	f7ff fc34 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001f10:	20ef      	movs	r0, #239	; 0xef
 8001f12:	f7ff fc31 	bl	8001778 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8001f16:	2011      	movs	r0, #17
 8001f18:	f7ff fc1e 	bl	8001758 <LCD_WR_REG>
	HAL_Delay(120);
 8001f1c:	2078      	movs	r0, #120	; 0x78
 8001f1e:	f001 f9c5 	bl	80032ac <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8001f22:	2029      	movs	r0, #41	; 0x29
 8001f24:	f7ff fc18 	bl	8001758 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001f28:	2201      	movs	r2, #1
 8001f2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f2e:	4804      	ldr	r0, [pc, #16]	; (8001f40 <lcd_init+0x2bc>)
 8001f30:	f002 fca2 	bl	8004878 <HAL_GPIO_WritePin>
}
 8001f34:	bf00      	nop
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	40020800 	.word	0x40020800
 8001f3c:	20000248 	.word	0x20000248
 8001f40:	40020000 	.word	0x40020000

08001f44 <lcd_ShowStr>:
		}
	}
}

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8001f44:	b590      	push	{r4, r7, lr}
 8001f46:	b08b      	sub	sp, #44	; 0x2c
 8001f48:	af04      	add	r7, sp, #16
 8001f4a:	60ba      	str	r2, [r7, #8]
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	4603      	mov	r3, r0
 8001f50:	81fb      	strh	r3, [r7, #14]
 8001f52:	460b      	mov	r3, r1
 8001f54:	81bb      	strh	r3, [r7, #12]
 8001f56:	4613      	mov	r3, r2
 8001f58:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 8001f5a:	89fb      	ldrh	r3, [r7, #14]
 8001f5c:	82bb      	strh	r3, [r7, #20]
    uint8_t bHz=0;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 8001f62:	e048      	b.n	8001ff6 <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 8001f64:	7dfb      	ldrb	r3, [r7, #23]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d145      	bne.n	8001ff6 <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8001f6a:	89fa      	ldrh	r2, [r7, #14]
 8001f6c:	4b26      	ldr	r3, [pc, #152]	; (8002008 <lcd_ShowStr+0xc4>)
 8001f6e:	881b      	ldrh	r3, [r3, #0]
 8001f70:	4619      	mov	r1, r3
 8001f72:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001f76:	085b      	lsrs	r3, r3, #1
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	1acb      	subs	r3, r1, r3
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	dc3f      	bgt.n	8002000 <lcd_ShowStr+0xbc>
 8001f80:	89ba      	ldrh	r2, [r7, #12]
 8001f82:	4b21      	ldr	r3, [pc, #132]	; (8002008 <lcd_ShowStr+0xc4>)
 8001f84:	885b      	ldrh	r3, [r3, #2]
 8001f86:	4619      	mov	r1, r3
 8001f88:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001f8c:	1acb      	subs	r3, r1, r3
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	dc36      	bgt.n	8002000 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	2b80      	cmp	r3, #128	; 0x80
 8001f98:	d902      	bls.n	8001fa0 <lcd_ShowStr+0x5c>
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	75fb      	strb	r3, [r7, #23]
 8001f9e:	e02a      	b.n	8001ff6 <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	2b0d      	cmp	r3, #13
 8001fa6:	d10b      	bne.n	8001fc0 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8001fa8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001fac:	b29a      	uxth	r2, r3
 8001fae:	89bb      	ldrh	r3, [r7, #12]
 8001fb0:	4413      	add	r3, r2
 8001fb2:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8001fb4:	8abb      	ldrh	r3, [r7, #20]
 8001fb6:	81fb      	strh	r3, [r7, #14]
					str++;
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	3301      	adds	r3, #1
 8001fbc:	60bb      	str	r3, [r7, #8]
 8001fbe:	e017      	b.n	8001ff0 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	781a      	ldrb	r2, [r3, #0]
 8001fc4:	88fc      	ldrh	r4, [r7, #6]
 8001fc6:	89b9      	ldrh	r1, [r7, #12]
 8001fc8:	89f8      	ldrh	r0, [r7, #14]
 8001fca:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001fce:	9302      	str	r3, [sp, #8]
 8001fd0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001fd4:	9301      	str	r3, [sp, #4]
 8001fd6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001fd8:	9300      	str	r3, [sp, #0]
 8001fda:	4623      	mov	r3, r4
 8001fdc:	f7ff fcba 	bl	8001954 <lcd_ShowChar>
					x+=sizey/2;
 8001fe0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001fe4:	085b      	lsrs	r3, r3, #1
 8001fe6:	b2db      	uxtb	r3, r3
 8001fe8:	b29a      	uxth	r2, r3
 8001fea:	89fb      	ldrh	r3, [r7, #14]
 8001fec:	4413      	add	r3, r2
 8001fee:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d1b2      	bne.n	8001f64 <lcd_ShowStr+0x20>
 8001ffe:	e000      	b.n	8002002 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8002000:	bf00      	nop
			}
		}
	}
}
 8002002:	371c      	adds	r7, #28
 8002004:	46bd      	mov	sp, r7
 8002006:	bd90      	pop	{r4, r7, pc}
 8002008:	20000248 	.word	0x20000248

0800200c <led7_init>:
uint8_t arrayOfNum[10] = {0x03, 0x9f, 0x25, 0x0d, 0x99, 0x49, 0x41, 0x1f, 0x01, 0x09};// 9 numbers
uint16_t spi_buffer = 0xffff;

int led7_index = 0;

void led7_init(){
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8002010:	2201      	movs	r2, #1
 8002012:	2140      	movs	r1, #64	; 0x40
 8002014:	4802      	ldr	r0, [pc, #8]	; (8002020 <led7_init+0x14>)
 8002016:	f002 fc2f 	bl	8004878 <HAL_GPIO_WritePin>
}
 800201a:	bf00      	nop
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	40021800 	.word	0x40021800

08002024 <led7_Scan>:

void led7_Scan(){
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8002028:	4b3f      	ldr	r3, [pc, #252]	; (8002128 <led7_Scan+0x104>)
 800202a:	881b      	ldrh	r3, [r3, #0]
 800202c:	b2db      	uxtb	r3, r3
 800202e:	b29a      	uxth	r2, r3
 8002030:	4b3d      	ldr	r3, [pc, #244]	; (8002128 <led7_Scan+0x104>)
 8002032:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 8002034:	4b3d      	ldr	r3, [pc, #244]	; (800212c <led7_Scan+0x108>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a3d      	ldr	r2, [pc, #244]	; (8002130 <led7_Scan+0x10c>)
 800203a:	5cd3      	ldrb	r3, [r2, r3]
 800203c:	021b      	lsls	r3, r3, #8
 800203e:	b21a      	sxth	r2, r3
 8002040:	4b39      	ldr	r3, [pc, #228]	; (8002128 <led7_Scan+0x104>)
 8002042:	881b      	ldrh	r3, [r3, #0]
 8002044:	b21b      	sxth	r3, r3
 8002046:	4313      	orrs	r3, r2
 8002048:	b21b      	sxth	r3, r3
 800204a:	b29a      	uxth	r2, r3
 800204c:	4b36      	ldr	r3, [pc, #216]	; (8002128 <led7_Scan+0x104>)
 800204e:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 8002050:	4b36      	ldr	r3, [pc, #216]	; (800212c <led7_Scan+0x108>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2b03      	cmp	r3, #3
 8002056:	d847      	bhi.n	80020e8 <led7_Scan+0xc4>
 8002058:	a201      	add	r2, pc, #4	; (adr r2, 8002060 <led7_Scan+0x3c>)
 800205a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800205e:	bf00      	nop
 8002060:	08002071 	.word	0x08002071
 8002064:	0800208f 	.word	0x0800208f
 8002068:	080020ad 	.word	0x080020ad
 800206c:	080020cb 	.word	0x080020cb
	case 0:
		spi_buffer |= 0x00b0;
 8002070:	4b2d      	ldr	r3, [pc, #180]	; (8002128 <led7_Scan+0x104>)
 8002072:	881b      	ldrh	r3, [r3, #0]
 8002074:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8002078:	b29a      	uxth	r2, r3
 800207a:	4b2b      	ldr	r3, [pc, #172]	; (8002128 <led7_Scan+0x104>)
 800207c:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 800207e:	4b2a      	ldr	r3, [pc, #168]	; (8002128 <led7_Scan+0x104>)
 8002080:	881b      	ldrh	r3, [r3, #0]
 8002082:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002086:	b29a      	uxth	r2, r3
 8002088:	4b27      	ldr	r3, [pc, #156]	; (8002128 <led7_Scan+0x104>)
 800208a:	801a      	strh	r2, [r3, #0]
		break;
 800208c:	e02d      	b.n	80020ea <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 800208e:	4b26      	ldr	r3, [pc, #152]	; (8002128 <led7_Scan+0x104>)
 8002090:	881b      	ldrh	r3, [r3, #0]
 8002092:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 8002096:	b29a      	uxth	r2, r3
 8002098:	4b23      	ldr	r3, [pc, #140]	; (8002128 <led7_Scan+0x104>)
 800209a:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 800209c:	4b22      	ldr	r3, [pc, #136]	; (8002128 <led7_Scan+0x104>)
 800209e:	881b      	ldrh	r3, [r3, #0]
 80020a0:	f023 0320 	bic.w	r3, r3, #32
 80020a4:	b29a      	uxth	r2, r3
 80020a6:	4b20      	ldr	r3, [pc, #128]	; (8002128 <led7_Scan+0x104>)
 80020a8:	801a      	strh	r2, [r3, #0]
		break;
 80020aa:	e01e      	b.n	80020ea <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 80020ac:	4b1e      	ldr	r3, [pc, #120]	; (8002128 <led7_Scan+0x104>)
 80020ae:	881b      	ldrh	r3, [r3, #0]
 80020b0:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80020b4:	b29a      	uxth	r2, r3
 80020b6:	4b1c      	ldr	r3, [pc, #112]	; (8002128 <led7_Scan+0x104>)
 80020b8:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 80020ba:	4b1b      	ldr	r3, [pc, #108]	; (8002128 <led7_Scan+0x104>)
 80020bc:	881b      	ldrh	r3, [r3, #0]
 80020be:	f023 0310 	bic.w	r3, r3, #16
 80020c2:	b29a      	uxth	r2, r3
 80020c4:	4b18      	ldr	r3, [pc, #96]	; (8002128 <led7_Scan+0x104>)
 80020c6:	801a      	strh	r2, [r3, #0]
		break;
 80020c8:	e00f      	b.n	80020ea <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 80020ca:	4b17      	ldr	r3, [pc, #92]	; (8002128 <led7_Scan+0x104>)
 80020cc:	881b      	ldrh	r3, [r3, #0]
 80020ce:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80020d2:	b29a      	uxth	r2, r3
 80020d4:	4b14      	ldr	r3, [pc, #80]	; (8002128 <led7_Scan+0x104>)
 80020d6:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 80020d8:	4b13      	ldr	r3, [pc, #76]	; (8002128 <led7_Scan+0x104>)
 80020da:	881b      	ldrh	r3, [r3, #0]
 80020dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80020e0:	b29a      	uxth	r2, r3
 80020e2:	4b11      	ldr	r3, [pc, #68]	; (8002128 <led7_Scan+0x104>)
 80020e4:	801a      	strh	r2, [r3, #0]
		break;
 80020e6:	e000      	b.n	80020ea <led7_Scan+0xc6>
	default:
		break;
 80020e8:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 80020ea:	4b10      	ldr	r3, [pc, #64]	; (800212c <led7_Scan+0x108>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	3301      	adds	r3, #1
 80020f0:	425a      	negs	r2, r3
 80020f2:	f003 0303 	and.w	r3, r3, #3
 80020f6:	f002 0203 	and.w	r2, r2, #3
 80020fa:	bf58      	it	pl
 80020fc:	4253      	negpl	r3, r2
 80020fe:	4a0b      	ldr	r2, [pc, #44]	; (800212c <led7_Scan+0x108>)
 8002100:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 8002102:	2200      	movs	r2, #0
 8002104:	2140      	movs	r1, #64	; 0x40
 8002106:	480b      	ldr	r0, [pc, #44]	; (8002134 <led7_Scan+0x110>)
 8002108:	f002 fbb6 	bl	8004878 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 800210c:	2301      	movs	r3, #1
 800210e:	2202      	movs	r2, #2
 8002110:	4905      	ldr	r1, [pc, #20]	; (8002128 <led7_Scan+0x104>)
 8002112:	4809      	ldr	r0, [pc, #36]	; (8002138 <led7_Scan+0x114>)
 8002114:	f004 f8a1 	bl	800625a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8002118:	2201      	movs	r2, #1
 800211a:	2140      	movs	r1, #64	; 0x40
 800211c:	4805      	ldr	r0, [pc, #20]	; (8002134 <led7_Scan+0x110>)
 800211e:	f002 fbab 	bl	8004878 <HAL_GPIO_WritePin>
}
 8002122:	bf00      	nop
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	2000000e 	.word	0x2000000e
 800212c:	200000a4 	.word	0x200000a4
 8002130:	20000000 	.word	0x20000000
 8002134:	40021800 	.word	0x40021800
 8002138:	20000290 	.word	0x20000290

0800213c <led7_SetDigit>:

void led7_SetDigit(int num, int position, uint8_t show_dot){
 800213c:	b480      	push	{r7}
 800213e:	b085      	sub	sp, #20
 8002140:	af00      	add	r7, sp, #0
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	60b9      	str	r1, [r7, #8]
 8002146:	4613      	mov	r3, r2
 8002148:	71fb      	strb	r3, [r7, #7]
	if(num >= 0 && num <= 9){
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	2b00      	cmp	r3, #0
 800214e:	db0e      	blt.n	800216e <led7_SetDigit+0x32>
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	2b09      	cmp	r3, #9
 8002154:	dc0b      	bgt.n	800216e <led7_SetDigit+0x32>
		led7seg[position] = arrayOfNum[num] - show_dot;
 8002156:	4a09      	ldr	r2, [pc, #36]	; (800217c <led7_SetDigit+0x40>)
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	4413      	add	r3, r2
 800215c:	781a      	ldrb	r2, [r3, #0]
 800215e:	79fb      	ldrb	r3, [r7, #7]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	b2d9      	uxtb	r1, r3
 8002164:	4a06      	ldr	r2, [pc, #24]	; (8002180 <led7_SetDigit+0x44>)
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	4413      	add	r3, r2
 800216a:	460a      	mov	r2, r1
 800216c:	701a      	strb	r2, [r3, #0]
	}
}
 800216e:	bf00      	nop
 8002170:	3714      	adds	r7, #20
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	20000004 	.word	0x20000004
 8002180:	20000000 	.word	0x20000000

08002184 <led7_SetColon>:

void led7_SetColon(uint8_t status){
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	4603      	mov	r3, r0
 800218c:	71fb      	strb	r3, [r7, #7]
	if(status == 1) spi_buffer &= ~(1 << 3);
 800218e:	79fb      	ldrb	r3, [r7, #7]
 8002190:	2b01      	cmp	r3, #1
 8002192:	d107      	bne.n	80021a4 <led7_SetColon+0x20>
 8002194:	4b0a      	ldr	r3, [pc, #40]	; (80021c0 <led7_SetColon+0x3c>)
 8002196:	881b      	ldrh	r3, [r3, #0]
 8002198:	f023 0308 	bic.w	r3, r3, #8
 800219c:	b29a      	uxth	r2, r3
 800219e:	4b08      	ldr	r3, [pc, #32]	; (80021c0 <led7_SetColon+0x3c>)
 80021a0:	801a      	strh	r2, [r3, #0]
	else spi_buffer |= (1 << 3);
}
 80021a2:	e006      	b.n	80021b2 <led7_SetColon+0x2e>
	else spi_buffer |= (1 << 3);
 80021a4:	4b06      	ldr	r3, [pc, #24]	; (80021c0 <led7_SetColon+0x3c>)
 80021a6:	881b      	ldrh	r3, [r3, #0]
 80021a8:	f043 0308 	orr.w	r3, r3, #8
 80021ac:	b29a      	uxth	r2, r3
 80021ae:	4b04      	ldr	r3, [pc, #16]	; (80021c0 <led7_SetColon+0x3c>)
 80021b0:	801a      	strh	r2, [r3, #0]
}
 80021b2:	bf00      	nop
 80021b4:	370c      	adds	r7, #12
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	2000000e 	.word	0x2000000e

080021c4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80021c4:	b580      	push	{r7, lr}
 80021c6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80021c8:	f000 fffe 	bl	80031c8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80021cc:	f000 f830 	bl	8002230 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80021d0:	f7ff f946 	bl	8001460 <MX_GPIO_Init>
	MX_TIM2_Init();
 80021d4:	f000 fd6a 	bl	8002cac <MX_TIM2_Init>
	MX_SPI1_Init();
 80021d8:	f000 fc32 	bl	8002a40 <MX_SPI1_Init>
	MX_FSMC_Init();
 80021dc:	f7ff f870 	bl	80012c0 <MX_FSMC_Init>
	MX_I2C1_Init();
 80021e0:	f7ff fa44 	bl	800166c <MX_I2C1_Init>
	MX_TIM13_Init();
 80021e4:	f000 fdae 	bl	8002d44 <MX_TIM13_Init>
	MX_DMA_Init();
 80021e8:	f7fe ff94 	bl	8001114 <MX_DMA_Init>
	MX_ADC1_Init();
 80021ec:	f7fe fdda 	bl	8000da4 <MX_ADC1_Init>
	MX_USART1_UART_Init();
 80021f0:	f000 ff08 	bl	8003004 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	system_init();
 80021f4:	f000 f886 	bl	8002304 <system_init>
	led7_SetColon(1);
 80021f8:	2001      	movs	r0, #1
 80021fa:	f7ff ffc3 	bl	8002184 <led7_SetColon>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	lcd_Clear(BLACK);
 80021fe:	2000      	movs	r0, #0
 8002200:	f7ff fb28 	bl	8001854 <lcd_Clear>
	updateTime();
 8002204:	f000 f9dc 	bl	80025c0 <updateTime>
	while (1) {
		while (!flag_timer2)
 8002208:	bf00      	nop
 800220a:	4b08      	ldr	r3, [pc, #32]	; (800222c <main+0x68>)
 800220c:	881b      	ldrh	r3, [r3, #0]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d0fb      	beq.n	800220a <main+0x46>
			;
		flag_timer2 = 0;
 8002212:	4b06      	ldr	r3, [pc, #24]	; (800222c <main+0x68>)
 8002214:	2200      	movs	r2, #0
 8002216:	801a      	strh	r2, [r3, #0]
		button_Scan();
 8002218:	f7fe feee 	bl	8000ff8 <button_Scan>
		test_LedDebug();
 800221c:	f000 f88a 	bl	8002334 <test_LedDebug>
		ds3231_ReadTime();
 8002220:	f7fe ffea 	bl	80011f8 <ds3231_ReadTime>
		process();
 8002224:	f000 fa30 	bl	8002688 <process>
		while (!flag_timer2)
 8002228:	e7ee      	b.n	8002208 <main+0x44>
 800222a:	bf00      	nop
 800222c:	200000b6 	.word	0x200000b6

08002230 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002230:	b580      	push	{r7, lr}
 8002232:	b094      	sub	sp, #80	; 0x50
 8002234:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002236:	f107 0320 	add.w	r3, r7, #32
 800223a:	2230      	movs	r2, #48	; 0x30
 800223c:	2100      	movs	r1, #0
 800223e:	4618      	mov	r0, r3
 8002240:	f006 fe6c 	bl	8008f1c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002244:	f107 030c 	add.w	r3, r7, #12
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	605a      	str	r2, [r3, #4]
 800224e:	609a      	str	r2, [r3, #8]
 8002250:	60da      	str	r2, [r3, #12]
 8002252:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8002254:	2300      	movs	r3, #0
 8002256:	60bb      	str	r3, [r7, #8]
 8002258:	4b28      	ldr	r3, [pc, #160]	; (80022fc <SystemClock_Config+0xcc>)
 800225a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225c:	4a27      	ldr	r2, [pc, #156]	; (80022fc <SystemClock_Config+0xcc>)
 800225e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002262:	6413      	str	r3, [r2, #64]	; 0x40
 8002264:	4b25      	ldr	r3, [pc, #148]	; (80022fc <SystemClock_Config+0xcc>)
 8002266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002268:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800226c:	60bb      	str	r3, [r7, #8]
 800226e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002270:	2300      	movs	r3, #0
 8002272:	607b      	str	r3, [r7, #4]
 8002274:	4b22      	ldr	r3, [pc, #136]	; (8002300 <SystemClock_Config+0xd0>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a21      	ldr	r2, [pc, #132]	; (8002300 <SystemClock_Config+0xd0>)
 800227a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800227e:	6013      	str	r3, [r2, #0]
 8002280:	4b1f      	ldr	r3, [pc, #124]	; (8002300 <SystemClock_Config+0xd0>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002288:	607b      	str	r3, [r7, #4]
 800228a:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800228c:	2302      	movs	r3, #2
 800228e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002290:	2301      	movs	r3, #1
 8002292:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002294:	2310      	movs	r3, #16
 8002296:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002298:	2302      	movs	r3, #2
 800229a:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800229c:	2300      	movs	r3, #0
 800229e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 80022a0:	2308      	movs	r3, #8
 80022a2:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 80022a4:	23a8      	movs	r3, #168	; 0xa8
 80022a6:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80022a8:	2302      	movs	r3, #2
 80022aa:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80022ac:	2304      	movs	r3, #4
 80022ae:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80022b0:	f107 0320 	add.w	r3, r7, #32
 80022b4:	4618      	mov	r0, r3
 80022b6:	f003 fad3 	bl	8005860 <HAL_RCC_OscConfig>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <SystemClock_Config+0x94>
		Error_Handler();
 80022c0:	f000 fa54 	bl	800276c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80022c4:	230f      	movs	r3, #15
 80022c6:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022c8:	2302      	movs	r3, #2
 80022ca:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022cc:	2300      	movs	r3, #0
 80022ce:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80022d0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80022d4:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80022d6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80022da:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80022dc:	f107 030c 	add.w	r3, r7, #12
 80022e0:	2105      	movs	r1, #5
 80022e2:	4618      	mov	r0, r3
 80022e4:	f003 fd34 	bl	8005d50 <HAL_RCC_ClockConfig>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <SystemClock_Config+0xc2>
		Error_Handler();
 80022ee:	f000 fa3d 	bl	800276c <Error_Handler>
	}
}
 80022f2:	bf00      	nop
 80022f4:	3750      	adds	r7, #80	; 0x50
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	40023800 	.word	0x40023800
 8002300:	40007000 	.word	0x40007000

08002304 <system_init>:

/* USER CODE BEGIN 4 */
void system_init() {
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
	timer_init();
 8002308:	f000 fb4a 	bl	80029a0 <timer_init>
	button_init();
 800230c:	f7fe fe68 	bl	8000fe0 <button_init>
	lcd_init();
 8002310:	f7ff fcb8 	bl	8001c84 <lcd_init>
	sensor_init();
 8002314:	f000 fa30 	bl	8002778 <sensor_init>
	buzzer_init();
 8002318:	f7fe feda 	bl	80010d0 <buzzer_init>
	led7_init();
 800231c:	f7ff fe76 	bl	800200c <led7_init>
	ds3231_init();
 8002320:	f7fe ff18 	bl	8001154 <ds3231_init>
	uart_init_rs232();
 8002324:	f000 fdd2 	bl	8002ecc <uart_init_rs232>
	setTimer2(50);
 8002328:	2032      	movs	r0, #50	; 0x32
 800232a:	f000 fb43 	bl	80029b4 <setTimer2>
}
 800232e:	bf00      	nop
 8002330:	bd80      	pop	{r7, pc}
	...

08002334 <test_LedDebug>:

uint8_t count_led_debug = 0;

void test_LedDebug() {
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
	count_led_debug = (count_led_debug + 1) % 20;
 8002338:	4b0d      	ldr	r3, [pc, #52]	; (8002370 <test_LedDebug+0x3c>)
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	1c5a      	adds	r2, r3, #1
 800233e:	4b0d      	ldr	r3, [pc, #52]	; (8002374 <test_LedDebug+0x40>)
 8002340:	fb83 1302 	smull	r1, r3, r3, r2
 8002344:	10d9      	asrs	r1, r3, #3
 8002346:	17d3      	asrs	r3, r2, #31
 8002348:	1ac9      	subs	r1, r1, r3
 800234a:	460b      	mov	r3, r1
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	440b      	add	r3, r1
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	1ad1      	subs	r1, r2, r3
 8002354:	b2ca      	uxtb	r2, r1
 8002356:	4b06      	ldr	r3, [pc, #24]	; (8002370 <test_LedDebug+0x3c>)
 8002358:	701a      	strb	r2, [r3, #0]
	if (count_led_debug == 0) {
 800235a:	4b05      	ldr	r3, [pc, #20]	; (8002370 <test_LedDebug+0x3c>)
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d103      	bne.n	800236a <test_LedDebug+0x36>
		HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 8002362:	2110      	movs	r1, #16
 8002364:	4804      	ldr	r0, [pc, #16]	; (8002378 <test_LedDebug+0x44>)
 8002366:	f002 faa0 	bl	80048aa <HAL_GPIO_TogglePin>
	}
}
 800236a:	bf00      	nop
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	200000b4 	.word	0x200000b4
 8002374:	66666667 	.word	0x66666667
 8002378:	40021000 	.word	0x40021000

0800237c <displayAdc>:
		return 0;
}

uint8_t count_adc = 0;

void displayAdc() {
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af04      	add	r7, sp, #16
	count_adc = (count_adc + 1) % 20;
 8002382:	4b4c      	ldr	r3, [pc, #304]	; (80024b4 <displayAdc+0x138>)
 8002384:	781b      	ldrb	r3, [r3, #0]
 8002386:	1c5a      	adds	r2, r3, #1
 8002388:	4b4b      	ldr	r3, [pc, #300]	; (80024b8 <displayAdc+0x13c>)
 800238a:	fb83 1302 	smull	r1, r3, r3, r2
 800238e:	10d9      	asrs	r1, r3, #3
 8002390:	17d3      	asrs	r3, r2, #31
 8002392:	1ac9      	subs	r1, r1, r3
 8002394:	460b      	mov	r3, r1
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	440b      	add	r3, r1
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	1ad1      	subs	r1, r2, r3
 800239e:	b2ca      	uxtb	r2, r1
 80023a0:	4b44      	ldr	r3, [pc, #272]	; (80024b4 <displayAdc+0x138>)
 80023a2:	701a      	strb	r2, [r3, #0]
	if (count_adc == 0) {
 80023a4:	4b43      	ldr	r3, [pc, #268]	; (80024b4 <displayAdc+0x138>)
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d17f      	bne.n	80024ac <displayAdc+0x130>
		sensor_Read();
 80023ac:	f000 f9f2 	bl	8002794 <sensor_Read>
		lcd_ShowStr(20, 100, "Power Consumption:", RED, BLACK, 16, 0);
 80023b0:	2300      	movs	r3, #0
 80023b2:	9302      	str	r3, [sp, #8]
 80023b4:	2310      	movs	r3, #16
 80023b6:	9301      	str	r3, [sp, #4]
 80023b8:	2300      	movs	r3, #0
 80023ba:	9300      	str	r3, [sp, #0]
 80023bc:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80023c0:	4a3e      	ldr	r2, [pc, #248]	; (80024bc <displayAdc+0x140>)
 80023c2:	2164      	movs	r1, #100	; 0x64
 80023c4:	2014      	movs	r0, #20
 80023c6:	f7ff fdbd 	bl	8001f44 <lcd_ShowStr>
		lcd_ShowFloatNum(180, 100, sensor_GetPowerConsumption(), 5, RED, BLACK,
 80023ca:	f000 fa11 	bl	80027f0 <sensor_GetPowerConsumption>
 80023ce:	eef0 7a40 	vmov.f32	s15, s0
 80023d2:	2310      	movs	r3, #16
 80023d4:	9301      	str	r3, [sp, #4]
 80023d6:	2300      	movs	r3, #0
 80023d8:	9300      	str	r3, [sp, #0]
 80023da:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80023de:	2205      	movs	r2, #5
 80023e0:	eeb0 0a67 	vmov.f32	s0, s15
 80023e4:	2164      	movs	r1, #100	; 0x64
 80023e6:	20b4      	movs	r0, #180	; 0xb4
 80023e8:	f7ff fba0 	bl	8001b2c <lcd_ShowFloatNum>
				16);
		lcd_ShowStr(20, 120, "Light:", RED, BLACK, 16, 0);
 80023ec:	2300      	movs	r3, #0
 80023ee:	9302      	str	r3, [sp, #8]
 80023f0:	2310      	movs	r3, #16
 80023f2:	9301      	str	r3, [sp, #4]
 80023f4:	2300      	movs	r3, #0
 80023f6:	9300      	str	r3, [sp, #0]
 80023f8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80023fc:	4a30      	ldr	r2, [pc, #192]	; (80024c0 <displayAdc+0x144>)
 80023fe:	2178      	movs	r1, #120	; 0x78
 8002400:	2014      	movs	r0, #20
 8002402:	f7ff fd9f 	bl	8001f44 <lcd_ShowStr>
		lcd_Fill(180, 120, 240, 136, BLACK);
 8002406:	2300      	movs	r3, #0
 8002408:	9300      	str	r3, [sp, #0]
 800240a:	2388      	movs	r3, #136	; 0x88
 800240c:	22f0      	movs	r2, #240	; 0xf0
 800240e:	2178      	movs	r1, #120	; 0x78
 8002410:	20b4      	movs	r0, #180	; 0xb4
 8002412:	f7ff fa51 	bl	80018b8 <lcd_Fill>
		lcd_ShowStr(180, 120, sensor_GetLightIntensity(), RED, BLACK, 16, 0);
 8002416:	f000 faad 	bl	8002974 <sensor_GetLightIntensity>
 800241a:	4602      	mov	r2, r0
 800241c:	2300      	movs	r3, #0
 800241e:	9302      	str	r3, [sp, #8]
 8002420:	2310      	movs	r3, #16
 8002422:	9301      	str	r3, [sp, #4]
 8002424:	2300      	movs	r3, #0
 8002426:	9300      	str	r3, [sp, #0]
 8002428:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800242c:	2178      	movs	r1, #120	; 0x78
 800242e:	20b4      	movs	r0, #180	; 0xb4
 8002430:	f7ff fd88 	bl	8001f44 <lcd_ShowStr>
		lcd_ShowStr(20, 140, "Temperature:", RED, BLACK, 16, 0);
 8002434:	2300      	movs	r3, #0
 8002436:	9302      	str	r3, [sp, #8]
 8002438:	2310      	movs	r3, #16
 800243a:	9301      	str	r3, [sp, #4]
 800243c:	2300      	movs	r3, #0
 800243e:	9300      	str	r3, [sp, #0]
 8002440:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002444:	4a1f      	ldr	r2, [pc, #124]	; (80024c4 <displayAdc+0x148>)
 8002446:	218c      	movs	r1, #140	; 0x8c
 8002448:	2014      	movs	r0, #20
 800244a:	f7ff fd7b 	bl	8001f44 <lcd_ShowStr>
		lcd_ShowFloatNum(180, 140, sensor_GetTemperature(), 4, RED, BLACK, 16);
 800244e:	f000 f9af 	bl	80027b0 <sensor_GetTemperature>
 8002452:	eef0 7a40 	vmov.f32	s15, s0
 8002456:	2310      	movs	r3, #16
 8002458:	9301      	str	r3, [sp, #4]
 800245a:	2300      	movs	r3, #0
 800245c:	9300      	str	r3, [sp, #0]
 800245e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002462:	2204      	movs	r2, #4
 8002464:	eeb0 0a67 	vmov.f32	s0, s15
 8002468:	218c      	movs	r1, #140	; 0x8c
 800246a:	20b4      	movs	r0, #180	; 0xb4
 800246c:	f7ff fb5e 	bl	8001b2c <lcd_ShowFloatNum>
		lcd_ShowStr(20, 160, "Humidity:", RED, BLACK, 16, 0);
 8002470:	2300      	movs	r3, #0
 8002472:	9302      	str	r3, [sp, #8]
 8002474:	2310      	movs	r3, #16
 8002476:	9301      	str	r3, [sp, #4]
 8002478:	2300      	movs	r3, #0
 800247a:	9300      	str	r3, [sp, #0]
 800247c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002480:	4a11      	ldr	r2, [pc, #68]	; (80024c8 <displayAdc+0x14c>)
 8002482:	21a0      	movs	r1, #160	; 0xa0
 8002484:	2014      	movs	r0, #20
 8002486:	f7ff fd5d 	bl	8001f44 <lcd_ShowStr>
		lcd_ShowFloatNum(180, 160, sensor_GetHumidity(), 4, RED, BLACK, 16);
 800248a:	f000 fa3f 	bl	800290c <sensor_GetHumidity>
 800248e:	eef0 7a40 	vmov.f32	s15, s0
 8002492:	2310      	movs	r3, #16
 8002494:	9301      	str	r3, [sp, #4]
 8002496:	2300      	movs	r3, #0
 8002498:	9300      	str	r3, [sp, #0]
 800249a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800249e:	2204      	movs	r2, #4
 80024a0:	eeb0 0a67 	vmov.f32	s0, s15
 80024a4:	21a0      	movs	r1, #160	; 0xa0
 80024a6:	20b4      	movs	r0, #180	; 0xb4
 80024a8:	f7ff fb40 	bl	8001b2c <lcd_ShowFloatNum>
	}
}
 80024ac:	bf00      	nop
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	200000b5 	.word	0x200000b5
 80024b8:	66666667 	.word	0x66666667
 80024bc:	080097a0 	.word	0x080097a0
 80024c0:	080097b4 	.word	0x080097b4
 80024c4:	080097bc 	.word	0x080097bc
 80024c8:	080097cc 	.word	0x080097cc

080024cc <turnonBuzzer>:

void turnonBuzzer() {
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
	if (buzzer_state == 0) {
 80024d0:	4b09      	ldr	r3, [pc, #36]	; (80024f8 <turnonBuzzer+0x2c>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d106      	bne.n	80024e6 <turnonBuzzer+0x1a>
		buzzer_SetVolume(50);
 80024d8:	2032      	movs	r0, #50	; 0x32
 80024da:	f7fe fe03 	bl	80010e4 <buzzer_SetVolume>
		buzzer_state = 1;
 80024de:	4b06      	ldr	r3, [pc, #24]	; (80024f8 <turnonBuzzer+0x2c>)
 80024e0:	2201      	movs	r2, #1
 80024e2:	601a      	str	r2, [r3, #0]
	} else {
		buzzer_SetVolume(0);
		buzzer_state = 0;
	}
}
 80024e4:	e005      	b.n	80024f2 <turnonBuzzer+0x26>
		buzzer_SetVolume(0);
 80024e6:	2000      	movs	r0, #0
 80024e8:	f7fe fdfc 	bl	80010e4 <buzzer_SetVolume>
		buzzer_state = 0;
 80024ec:	4b02      	ldr	r3, [pc, #8]	; (80024f8 <turnonBuzzer+0x2c>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	601a      	str	r2, [r3, #0]
}
 80024f2:	bf00      	nop
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	200000b0 	.word	0x200000b0

080024fc <turnoffBuzzer>:

void turnoffBuzzer() {
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
	if (buzzer_state == 1) {
 8002500:	4b04      	ldr	r3, [pc, #16]	; (8002514 <turnoffBuzzer+0x18>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2b01      	cmp	r3, #1
 8002506:	d102      	bne.n	800250e <turnoffBuzzer+0x12>
		buzzer_SetVolume(0);
 8002508:	2000      	movs	r0, #0
 800250a:	f7fe fdeb 	bl	80010e4 <buzzer_SetVolume>
	}
}
 800250e:	bf00      	nop
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	200000b0 	.word	0x200000b0

08002518 <sendUart>:

void sendUart() {
 8002518:	b580      	push	{r7, lr}
 800251a:	af00      	add	r7, sp, #0
	uart_Rs232SendString("Power Consumption:");
 800251c:	481e      	ldr	r0, [pc, #120]	; (8002598 <sendUart+0x80>)
 800251e:	f000 fce3 	bl	8002ee8 <uart_Rs232SendString>
	uart_Rs232SendNum(sensor_GetPowerConsumption());
 8002522:	f000 f965 	bl	80027f0 <sensor_GetPowerConsumption>
 8002526:	eef0 7a40 	vmov.f32	s15, s0
 800252a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800252e:	ee17 0a90 	vmov	r0, s15
 8002532:	f000 fcf3 	bl	8002f1c <uart_Rs232SendNum>
	uart_Rs232SendString("\n");
 8002536:	4819      	ldr	r0, [pc, #100]	; (800259c <sendUart+0x84>)
 8002538:	f000 fcd6 	bl	8002ee8 <uart_Rs232SendString>
	uart_Rs232SendString("Light:");
 800253c:	4818      	ldr	r0, [pc, #96]	; (80025a0 <sendUart+0x88>)
 800253e:	f000 fcd3 	bl	8002ee8 <uart_Rs232SendString>
	uart_Rs232SendString(sensor_GetLightIntensity());
 8002542:	f000 fa17 	bl	8002974 <sensor_GetLightIntensity>
 8002546:	4603      	mov	r3, r0
 8002548:	4618      	mov	r0, r3
 800254a:	f000 fccd 	bl	8002ee8 <uart_Rs232SendString>
	uart_Rs232SendString("\n");
 800254e:	4813      	ldr	r0, [pc, #76]	; (800259c <sendUart+0x84>)
 8002550:	f000 fcca 	bl	8002ee8 <uart_Rs232SendString>
	uart_Rs232SendString("Temperature:");
 8002554:	4813      	ldr	r0, [pc, #76]	; (80025a4 <sendUart+0x8c>)
 8002556:	f000 fcc7 	bl	8002ee8 <uart_Rs232SendString>
	uart_Rs232SendNum(sensor_GetTemperature());
 800255a:	f000 f929 	bl	80027b0 <sensor_GetTemperature>
 800255e:	eef0 7a40 	vmov.f32	s15, s0
 8002562:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002566:	ee17 0a90 	vmov	r0, s15
 800256a:	f000 fcd7 	bl	8002f1c <uart_Rs232SendNum>
	uart_Rs232SendString("\n");
 800256e:	480b      	ldr	r0, [pc, #44]	; (800259c <sendUart+0x84>)
 8002570:	f000 fcba 	bl	8002ee8 <uart_Rs232SendString>
	uart_Rs232SendString("Humidity:");
 8002574:	480c      	ldr	r0, [pc, #48]	; (80025a8 <sendUart+0x90>)
 8002576:	f000 fcb7 	bl	8002ee8 <uart_Rs232SendString>
	uart_Rs232SendNum(sensor_GetHumidity());
 800257a:	f000 f9c7 	bl	800290c <sensor_GetHumidity>
 800257e:	eef0 7a40 	vmov.f32	s15, s0
 8002582:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002586:	ee17 0a90 	vmov	r0, s15
 800258a:	f000 fcc7 	bl	8002f1c <uart_Rs232SendNum>
	uart_Rs232SendString("\n");
 800258e:	4803      	ldr	r0, [pc, #12]	; (800259c <sendUart+0x84>)
 8002590:	f000 fcaa 	bl	8002ee8 <uart_Rs232SendString>
}
 8002594:	bf00      	nop
 8002596:	bd80      	pop	{r7, pc}
 8002598:	080097a0 	.word	0x080097a0
 800259c:	080097d8 	.word	0x080097d8
 80025a0:	080097b4 	.word	0x080097b4
 80025a4:	080097bc 	.word	0x080097bc
 80025a8:	080097cc 	.word	0x080097cc

080025ac <sendAlarm>:

void sendAlarm() {
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
	uart_Rs232SendString("Humidity is too high!!!!! \n");
 80025b0:	4802      	ldr	r0, [pc, #8]	; (80025bc <sendAlarm+0x10>)
 80025b2:	f000 fc99 	bl	8002ee8 <uart_Rs232SendString>
}
 80025b6:	bf00      	nop
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	080097dc 	.word	0x080097dc

080025c0 <updateTime>:

void updateTime() {
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
	ds3231_Write(ADDRESS_YEAR, 24);
 80025c4:	2118      	movs	r1, #24
 80025c6:	2006      	movs	r0, #6
 80025c8:	f7fe fdf4 	bl	80011b4 <ds3231_Write>
	ds3231_Write(ADDRESS_MONTH, 11);
 80025cc:	210b      	movs	r1, #11
 80025ce:	2005      	movs	r0, #5
 80025d0:	f7fe fdf0 	bl	80011b4 <ds3231_Write>
	ds3231_Write(ADDRESS_DATE, 11);
 80025d4:	210b      	movs	r1, #11
 80025d6:	2004      	movs	r0, #4
 80025d8:	f7fe fdec 	bl	80011b4 <ds3231_Write>
	ds3231_Write(ADDRESS_DAY, 2);
 80025dc:	2102      	movs	r1, #2
 80025de:	2003      	movs	r0, #3
 80025e0:	f7fe fde8 	bl	80011b4 <ds3231_Write>
	ds3231_Write(ADDRESS_HOUR, 11);
 80025e4:	210b      	movs	r1, #11
 80025e6:	2002      	movs	r0, #2
 80025e8:	f7fe fde4 	bl	80011b4 <ds3231_Write>
	ds3231_Write(ADDRESS_MIN, 30);
 80025ec:	211e      	movs	r1, #30
 80025ee:	2001      	movs	r0, #1
 80025f0:	f7fe fde0 	bl	80011b4 <ds3231_Write>
	ds3231_Write(ADDRESS_SEC, 30);
 80025f4:	211e      	movs	r1, #30
 80025f6:	2000      	movs	r0, #0
 80025f8:	f7fe fddc 	bl	80011b4 <ds3231_Write>
}
 80025fc:	bf00      	nop
 80025fe:	bd80      	pop	{r7, pc}

08002600 <displayTime>:

void displayTime() {
 8002600:	b580      	push	{r7, lr}
 8002602:	af00      	add	r7, sp, #0
	led7_SetDigit(ds3231_hours / 10, 0, 0);
 8002604:	4b1d      	ldr	r3, [pc, #116]	; (800267c <displayTime+0x7c>)
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	4a1d      	ldr	r2, [pc, #116]	; (8002680 <displayTime+0x80>)
 800260a:	fba2 2303 	umull	r2, r3, r2, r3
 800260e:	08db      	lsrs	r3, r3, #3
 8002610:	b2db      	uxtb	r3, r3
 8002612:	2200      	movs	r2, #0
 8002614:	2100      	movs	r1, #0
 8002616:	4618      	mov	r0, r3
 8002618:	f7ff fd90 	bl	800213c <led7_SetDigit>
	led7_SetDigit(ds3231_hours % 10, 1, 0);
 800261c:	4b17      	ldr	r3, [pc, #92]	; (800267c <displayTime+0x7c>)
 800261e:	781a      	ldrb	r2, [r3, #0]
 8002620:	4b17      	ldr	r3, [pc, #92]	; (8002680 <displayTime+0x80>)
 8002622:	fba3 1302 	umull	r1, r3, r3, r2
 8002626:	08d9      	lsrs	r1, r3, #3
 8002628:	460b      	mov	r3, r1
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	440b      	add	r3, r1
 800262e:	005b      	lsls	r3, r3, #1
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	b2db      	uxtb	r3, r3
 8002634:	2200      	movs	r2, #0
 8002636:	2101      	movs	r1, #1
 8002638:	4618      	mov	r0, r3
 800263a:	f7ff fd7f 	bl	800213c <led7_SetDigit>
	led7_SetDigit(ds3231_min / 10, 2, 0);
 800263e:	4b11      	ldr	r3, [pc, #68]	; (8002684 <displayTime+0x84>)
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	4a0f      	ldr	r2, [pc, #60]	; (8002680 <displayTime+0x80>)
 8002644:	fba2 2303 	umull	r2, r3, r2, r3
 8002648:	08db      	lsrs	r3, r3, #3
 800264a:	b2db      	uxtb	r3, r3
 800264c:	2200      	movs	r2, #0
 800264e:	2102      	movs	r1, #2
 8002650:	4618      	mov	r0, r3
 8002652:	f7ff fd73 	bl	800213c <led7_SetDigit>
	led7_SetDigit(ds3231_min % 10, 3, 0);
 8002656:	4b0b      	ldr	r3, [pc, #44]	; (8002684 <displayTime+0x84>)
 8002658:	781a      	ldrb	r2, [r3, #0]
 800265a:	4b09      	ldr	r3, [pc, #36]	; (8002680 <displayTime+0x80>)
 800265c:	fba3 1302 	umull	r1, r3, r3, r2
 8002660:	08d9      	lsrs	r1, r3, #3
 8002662:	460b      	mov	r3, r1
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	440b      	add	r3, r1
 8002668:	005b      	lsls	r3, r3, #1
 800266a:	1ad3      	subs	r3, r2, r3
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2200      	movs	r2, #0
 8002670:	2103      	movs	r1, #3
 8002672:	4618      	mov	r0, r3
 8002674:	f7ff fd62 	bl	800213c <led7_SetDigit>
}
 8002678:	bf00      	nop
 800267a:	bd80      	pop	{r7, pc}
 800267c:	20000199 	.word	0x20000199
 8002680:	cccccccd 	.word	0xcccccccd
 8002684:	20000196 	.word	0x20000196

08002688 <process>:

void process() {
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
	switch (mode) {
 800268c:	4b34      	ldr	r3, [pc, #208]	; (8002760 <process+0xd8>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2b02      	cmp	r3, #2
 8002692:	d03c      	beq.n	800270e <process+0x86>
 8002694:	2b02      	cmp	r3, #2
 8002696:	dc5f      	bgt.n	8002758 <process+0xd0>
 8002698:	2b00      	cmp	r3, #0
 800269a:	d002      	beq.n	80026a2 <process+0x1a>
 800269c:	2b01      	cmp	r3, #1
 800269e:	d013      	beq.n	80026c8 <process+0x40>
		displayTime();
		displayAdc();
		break;

	default:
		break;
 80026a0:	e05a      	b.n	8002758 <process+0xd0>
		if (sensor_GetHumidity() > 70) {
 80026a2:	f000 f933 	bl	800290c <sensor_GetHumidity>
 80026a6:	eef0 7a40 	vmov.f32	s15, s0
 80026aa:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8002764 <process+0xdc>
 80026ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026b6:	dd03      	ble.n	80026c0 <process+0x38>
			mode = ALARM;
 80026b8:	4b29      	ldr	r3, [pc, #164]	; (8002760 <process+0xd8>)
 80026ba:	2202      	movs	r2, #2
 80026bc:	601a      	str	r2, [r3, #0]
		break;
 80026be:	e04c      	b.n	800275a <process+0xd2>
			mode = MONITORING;
 80026c0:	4b27      	ldr	r3, [pc, #156]	; (8002760 <process+0xd8>)
 80026c2:	2201      	movs	r2, #1
 80026c4:	601a      	str	r2, [r3, #0]
		break;
 80026c6:	e048      	b.n	800275a <process+0xd2>
		if (sensor_GetHumidity() > 70) {
 80026c8:	f000 f920 	bl	800290c <sensor_GetHumidity>
 80026cc:	eef0 7a40 	vmov.f32	s15, s0
 80026d0:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8002764 <process+0xdc>
 80026d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026dc:	dd02      	ble.n	80026e4 <process+0x5c>
			mode = ALARM;
 80026de:	4b20      	ldr	r3, [pc, #128]	; (8002760 <process+0xd8>)
 80026e0:	2202      	movs	r2, #2
 80026e2:	601a      	str	r2, [r3, #0]
		counter++;
 80026e4:	4b20      	ldr	r3, [pc, #128]	; (8002768 <process+0xe0>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	3301      	adds	r3, #1
 80026ea:	4a1f      	ldr	r2, [pc, #124]	; (8002768 <process+0xe0>)
 80026ec:	6013      	str	r3, [r2, #0]
		if (counter == 20){
 80026ee:	4b1e      	ldr	r3, [pc, #120]	; (8002768 <process+0xe0>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2b14      	cmp	r3, #20
 80026f4:	d104      	bne.n	8002700 <process+0x78>
			counter = 0;
 80026f6:	4b1c      	ldr	r3, [pc, #112]	; (8002768 <process+0xe0>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	601a      	str	r2, [r3, #0]
			sendUart();
 80026fc:	f7ff ff0c 	bl	8002518 <sendUart>
		displayTime();
 8002700:	f7ff ff7e 	bl	8002600 <displayTime>
		displayAdc();
 8002704:	f7ff fe3a 	bl	800237c <displayAdc>
		turnoffBuzzer();
 8002708:	f7ff fef8 	bl	80024fc <turnoffBuzzer>
		break;
 800270c:	e025      	b.n	800275a <process+0xd2>
		if (sensor_GetHumidity() <= 70) {
 800270e:	f000 f8fd 	bl	800290c <sensor_GetHumidity>
 8002712:	eef0 7a40 	vmov.f32	s15, s0
 8002716:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002764 <process+0xdc>
 800271a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800271e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002722:	d802      	bhi.n	800272a <process+0xa2>
			mode = MONITORING;
 8002724:	4b0e      	ldr	r3, [pc, #56]	; (8002760 <process+0xd8>)
 8002726:	2201      	movs	r2, #1
 8002728:	601a      	str	r2, [r3, #0]
		counter++;
 800272a:	4b0f      	ldr	r3, [pc, #60]	; (8002768 <process+0xe0>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	3301      	adds	r3, #1
 8002730:	4a0d      	ldr	r2, [pc, #52]	; (8002768 <process+0xe0>)
 8002732:	6013      	str	r3, [r2, #0]
		if (counter == 20) {
 8002734:	4b0c      	ldr	r3, [pc, #48]	; (8002768 <process+0xe0>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	2b14      	cmp	r3, #20
 800273a:	d108      	bne.n	800274e <process+0xc6>
			counter = 0;
 800273c:	4b0a      	ldr	r3, [pc, #40]	; (8002768 <process+0xe0>)
 800273e:	2200      	movs	r2, #0
 8002740:	601a      	str	r2, [r3, #0]
			sendAlarm();
 8002742:	f7ff ff33 	bl	80025ac <sendAlarm>
			sendUart();
 8002746:	f7ff fee7 	bl	8002518 <sendUart>
			turnonBuzzer();
 800274a:	f7ff febf 	bl	80024cc <turnonBuzzer>
		displayTime();
 800274e:	f7ff ff57 	bl	8002600 <displayTime>
		displayAdc();
 8002752:	f7ff fe13 	bl	800237c <displayAdc>
		break;
 8002756:	e000      	b.n	800275a <process+0xd2>
		break;
 8002758:	bf00      	nop
	}
}
 800275a:	bf00      	nop
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	200000a8 	.word	0x200000a8
 8002764:	428c0000 	.word	0x428c0000
 8002768:	200000ac 	.word	0x200000ac

0800276c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002770:	b672      	cpsid	i
}
 8002772:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002774:	e7fe      	b.n	8002774 <Error_Handler+0x8>
	...

08002778 <sensor_init>:
 */
#include "sensor.h"

uint16_t adc_receive[5];

void sensor_init(){
 8002778:	b580      	push	{r7, lr}
 800277a:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint16_t*)adc_receive, 5);
 800277c:	2205      	movs	r2, #5
 800277e:	4903      	ldr	r1, [pc, #12]	; (800278c <sensor_init+0x14>)
 8002780:	4803      	ldr	r0, [pc, #12]	; (8002790 <sensor_init+0x18>)
 8002782:	f000 fdfb 	bl	800337c <HAL_ADC_Start_DMA>
}
 8002786:	bf00      	nop
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	20000284 	.word	0x20000284
 8002790:	200000cc 	.word	0x200000cc

08002794 <sensor_Read>:

void sensor_Read(){
 8002794:	b580      	push	{r7, lr}
 8002796:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_receive, 5);
 8002798:	2205      	movs	r2, #5
 800279a:	4903      	ldr	r1, [pc, #12]	; (80027a8 <sensor_Read+0x14>)
 800279c:	4803      	ldr	r0, [pc, #12]	; (80027ac <sensor_Read+0x18>)
 800279e:	f000 fded 	bl	800337c <HAL_ADC_Start_DMA>
}
 80027a2:	bf00      	nop
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	20000284 	.word	0x20000284
 80027ac:	200000cc 	.word	0x200000cc

080027b0 <sensor_GetTemperature>:

float sensor_GetCurrent(){
	return (((float)adc_receive[1]*3.3*1000)/(4095*0.647)-2.5)*5/2.5;
}

float sensor_GetTemperature(){
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
	return ((float)adc_receive[4]*330)/(4095);
 80027b4:	4b0a      	ldr	r3, [pc, #40]	; (80027e0 <sensor_GetTemperature+0x30>)
 80027b6:	891b      	ldrh	r3, [r3, #8]
 80027b8:	ee07 3a90 	vmov	s15, r3
 80027bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027c0:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80027e4 <sensor_GetTemperature+0x34>
 80027c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027c8:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80027e8 <sensor_GetTemperature+0x38>
 80027cc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80027d0:	eef0 7a66 	vmov.f32	s15, s13
}
 80027d4:	eeb0 0a67 	vmov.f32	s0, s15
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr
 80027e0:	20000284 	.word	0x20000284
 80027e4:	43a50000 	.word	0x43a50000
 80027e8:	457ff000 	.word	0x457ff000
 80027ec:	00000000 	.word	0x00000000

080027f0 <sensor_GetPowerConsumption>:

float sensor_GetPowerConsumption(){
 80027f0:	b5b0      	push	{r4, r5, r7, lr}
 80027f2:	af00      	add	r7, sp, #0
	return (((float)adc_receive[0]*3.3*12)/(4095*1.565)) * ((((float)adc_receive[1]*3.3*1000)/(4095*0.647)-2.5)*5/2.5);
 80027f4:	4b40      	ldr	r3, [pc, #256]	; (80028f8 <sensor_GetPowerConsumption+0x108>)
 80027f6:	881b      	ldrh	r3, [r3, #0]
 80027f8:	ee07 3a90 	vmov	s15, r3
 80027fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002800:	ee17 0a90 	vmov	r0, s15
 8002804:	f7fd fe98 	bl	8000538 <__aeabi_f2d>
 8002808:	a335      	add	r3, pc, #212	; (adr r3, 80028e0 <sensor_GetPowerConsumption+0xf0>)
 800280a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800280e:	f7fd feeb 	bl	80005e8 <__aeabi_dmul>
 8002812:	4602      	mov	r2, r0
 8002814:	460b      	mov	r3, r1
 8002816:	4610      	mov	r0, r2
 8002818:	4619      	mov	r1, r3
 800281a:	f04f 0200 	mov.w	r2, #0
 800281e:	4b37      	ldr	r3, [pc, #220]	; (80028fc <sensor_GetPowerConsumption+0x10c>)
 8002820:	f7fd fee2 	bl	80005e8 <__aeabi_dmul>
 8002824:	4602      	mov	r2, r0
 8002826:	460b      	mov	r3, r1
 8002828:	4610      	mov	r0, r2
 800282a:	4619      	mov	r1, r3
 800282c:	a32e      	add	r3, pc, #184	; (adr r3, 80028e8 <sensor_GetPowerConsumption+0xf8>)
 800282e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002832:	f7fe f803 	bl	800083c <__aeabi_ddiv>
 8002836:	4602      	mov	r2, r0
 8002838:	460b      	mov	r3, r1
 800283a:	4614      	mov	r4, r2
 800283c:	461d      	mov	r5, r3
 800283e:	4b2e      	ldr	r3, [pc, #184]	; (80028f8 <sensor_GetPowerConsumption+0x108>)
 8002840:	885b      	ldrh	r3, [r3, #2]
 8002842:	ee07 3a90 	vmov	s15, r3
 8002846:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800284a:	ee17 0a90 	vmov	r0, s15
 800284e:	f7fd fe73 	bl	8000538 <__aeabi_f2d>
 8002852:	a323      	add	r3, pc, #140	; (adr r3, 80028e0 <sensor_GetPowerConsumption+0xf0>)
 8002854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002858:	f7fd fec6 	bl	80005e8 <__aeabi_dmul>
 800285c:	4602      	mov	r2, r0
 800285e:	460b      	mov	r3, r1
 8002860:	4610      	mov	r0, r2
 8002862:	4619      	mov	r1, r3
 8002864:	f04f 0200 	mov.w	r2, #0
 8002868:	4b25      	ldr	r3, [pc, #148]	; (8002900 <sensor_GetPowerConsumption+0x110>)
 800286a:	f7fd febd 	bl	80005e8 <__aeabi_dmul>
 800286e:	4602      	mov	r2, r0
 8002870:	460b      	mov	r3, r1
 8002872:	4610      	mov	r0, r2
 8002874:	4619      	mov	r1, r3
 8002876:	a31e      	add	r3, pc, #120	; (adr r3, 80028f0 <sensor_GetPowerConsumption+0x100>)
 8002878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800287c:	f7fd ffde 	bl	800083c <__aeabi_ddiv>
 8002880:	4602      	mov	r2, r0
 8002882:	460b      	mov	r3, r1
 8002884:	4610      	mov	r0, r2
 8002886:	4619      	mov	r1, r3
 8002888:	f04f 0200 	mov.w	r2, #0
 800288c:	4b1d      	ldr	r3, [pc, #116]	; (8002904 <sensor_GetPowerConsumption+0x114>)
 800288e:	f7fd fcf3 	bl	8000278 <__aeabi_dsub>
 8002892:	4602      	mov	r2, r0
 8002894:	460b      	mov	r3, r1
 8002896:	4610      	mov	r0, r2
 8002898:	4619      	mov	r1, r3
 800289a:	f04f 0200 	mov.w	r2, #0
 800289e:	4b1a      	ldr	r3, [pc, #104]	; (8002908 <sensor_GetPowerConsumption+0x118>)
 80028a0:	f7fd fea2 	bl	80005e8 <__aeabi_dmul>
 80028a4:	4602      	mov	r2, r0
 80028a6:	460b      	mov	r3, r1
 80028a8:	4610      	mov	r0, r2
 80028aa:	4619      	mov	r1, r3
 80028ac:	f04f 0200 	mov.w	r2, #0
 80028b0:	4b14      	ldr	r3, [pc, #80]	; (8002904 <sensor_GetPowerConsumption+0x114>)
 80028b2:	f7fd ffc3 	bl	800083c <__aeabi_ddiv>
 80028b6:	4602      	mov	r2, r0
 80028b8:	460b      	mov	r3, r1
 80028ba:	4620      	mov	r0, r4
 80028bc:	4629      	mov	r1, r5
 80028be:	f7fd fe93 	bl	80005e8 <__aeabi_dmul>
 80028c2:	4602      	mov	r2, r0
 80028c4:	460b      	mov	r3, r1
 80028c6:	4610      	mov	r0, r2
 80028c8:	4619      	mov	r1, r3
 80028ca:	f7fe f89f 	bl	8000a0c <__aeabi_d2f>
 80028ce:	4603      	mov	r3, r0
 80028d0:	ee07 3a90 	vmov	s15, r3
}
 80028d4:	eeb0 0a67 	vmov.f32	s0, s15
 80028d8:	bdb0      	pop	{r4, r5, r7, pc}
 80028da:	bf00      	nop
 80028dc:	f3af 8000 	nop.w
 80028e0:	66666666 	.word	0x66666666
 80028e4:	400a6666 	.word	0x400a6666
 80028e8:	cccccccd 	.word	0xcccccccd
 80028ec:	40b908ac 	.word	0x40b908ac
 80028f0:	147ae148 	.word	0x147ae148
 80028f4:	40a4b2ee 	.word	0x40a4b2ee
 80028f8:	20000284 	.word	0x20000284
 80028fc:	40280000 	.word	0x40280000
 8002900:	408f4000 	.word	0x408f4000
 8002904:	40040000 	.word	0x40040000
 8002908:	40140000 	.word	0x40140000

0800290c <sensor_GetHumidity>:

float sensor_GetHumidity(){
 800290c:	b480      	push	{r7}
 800290e:	af00      	add	r7, sp, #0
	if ((float)adc_receive[3] < 195) return 0;
 8002910:	4b13      	ldr	r3, [pc, #76]	; (8002960 <sensor_GetHumidity+0x54>)
 8002912:	88db      	ldrh	r3, [r3, #6]
 8002914:	2bc2      	cmp	r3, #194	; 0xc2
 8002916:	d802      	bhi.n	800291e <sensor_GetHumidity+0x12>
 8002918:	eddf 7a12 	vldr	s15, [pc, #72]	; 8002964 <sensor_GetHumidity+0x58>
 800291c:	e01a      	b.n	8002954 <sensor_GetHumidity+0x48>
	else if ((float)adc_receive[3] > 3780) return 100;
 800291e:	4b10      	ldr	r3, [pc, #64]	; (8002960 <sensor_GetHumidity+0x54>)
 8002920:	88db      	ldrh	r3, [r3, #6]
 8002922:	f640 62c4 	movw	r2, #3780	; 0xec4
 8002926:	4293      	cmp	r3, r2
 8002928:	d902      	bls.n	8002930 <sensor_GetHumidity+0x24>
 800292a:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8002968 <sensor_GetHumidity+0x5c>
 800292e:	e011      	b.n	8002954 <sensor_GetHumidity+0x48>
	else {
		return ((float)adc_receive[3] - 180) * 100 / (3780 - 195);
 8002930:	4b0b      	ldr	r3, [pc, #44]	; (8002960 <sensor_GetHumidity+0x54>)
 8002932:	88db      	ldrh	r3, [r3, #6]
 8002934:	ee07 3a90 	vmov	s15, r3
 8002938:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800293c:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 800296c <sensor_GetHumidity+0x60>
 8002940:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002944:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8002968 <sensor_GetHumidity+0x5c>
 8002948:	ee27 7a87 	vmul.f32	s14, s15, s14
 800294c:	eddf 6a08 	vldr	s13, [pc, #32]	; 8002970 <sensor_GetHumidity+0x64>
 8002950:	eec7 7a26 	vdiv.f32	s15, s14, s13
	}
}
 8002954:	eeb0 0a67 	vmov.f32	s0, s15
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr
 8002960:	20000284 	.word	0x20000284
 8002964:	00000000 	.word	0x00000000
 8002968:	42c80000 	.word	0x42c80000
 800296c:	43340000 	.word	0x43340000
 8002970:	45601000 	.word	0x45601000

08002974 <sensor_GetLightIntensity>:

char* sensor_GetLightIntensity(){
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
	if (adc_receive[2] > 1800) return "Weak";
 8002978:	4b06      	ldr	r3, [pc, #24]	; (8002994 <sensor_GetLightIntensity+0x20>)
 800297a:	889b      	ldrh	r3, [r3, #4]
 800297c:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8002980:	d901      	bls.n	8002986 <sensor_GetLightIntensity+0x12>
 8002982:	4b05      	ldr	r3, [pc, #20]	; (8002998 <sensor_GetLightIntensity+0x24>)
 8002984:	e000      	b.n	8002988 <sensor_GetLightIntensity+0x14>
	else return "Strong";
 8002986:	4b05      	ldr	r3, [pc, #20]	; (800299c <sensor_GetLightIntensity+0x28>)
}
 8002988:	4618      	mov	r0, r3
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	20000284 	.word	0x20000284
 8002998:	080097f8 	.word	0x080097f8
 800299c:	08009800 	.word	0x08009800

080029a0 <timer_init>:

uint16_t flag_timer2 = 0;
uint16_t timer2_counter = 0;
uint16_t timer2_MUL = 0;

void timer_init(){
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80029a4:	4802      	ldr	r0, [pc, #8]	; (80029b0 <timer_init+0x10>)
 80029a6:	f004 fa0b 	bl	8006dc0 <HAL_TIM_Base_Start_IT>
}
 80029aa:	bf00      	nop
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	20000330 	.word	0x20000330

080029b4 <setTimer2>:

void setTimer2(uint16_t duration){
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	4603      	mov	r3, r0
 80029bc:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 80029be:	4a08      	ldr	r2, [pc, #32]	; (80029e0 <setTimer2+0x2c>)
 80029c0:	88fb      	ldrh	r3, [r7, #6]
 80029c2:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 80029c4:	4b06      	ldr	r3, [pc, #24]	; (80029e0 <setTimer2+0x2c>)
 80029c6:	881a      	ldrh	r2, [r3, #0]
 80029c8:	4b06      	ldr	r3, [pc, #24]	; (80029e4 <setTimer2+0x30>)
 80029ca:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 80029cc:	4b06      	ldr	r3, [pc, #24]	; (80029e8 <setTimer2+0x34>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	801a      	strh	r2, [r3, #0]
}
 80029d2:	bf00      	nop
 80029d4:	370c      	adds	r7, #12
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop
 80029e0:	200000ba 	.word	0x200000ba
 80029e4:	200000b8 	.word	0x200000b8
 80029e8:	200000b6 	.word	0x200000b6

080029ec <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029fc:	d116      	bne.n	8002a2c <HAL_TIM_PeriodElapsedCallback+0x40>
		if(timer2_counter > 0){
 80029fe:	4b0d      	ldr	r3, [pc, #52]	; (8002a34 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002a00:	881b      	ldrh	r3, [r3, #0]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d010      	beq.n	8002a28 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 8002a06:	4b0b      	ldr	r3, [pc, #44]	; (8002a34 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002a08:	881b      	ldrh	r3, [r3, #0]
 8002a0a:	3b01      	subs	r3, #1
 8002a0c:	b29a      	uxth	r2, r3
 8002a0e:	4b09      	ldr	r3, [pc, #36]	; (8002a34 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002a10:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 8002a12:	4b08      	ldr	r3, [pc, #32]	; (8002a34 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002a14:	881b      	ldrh	r3, [r3, #0]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d106      	bne.n	8002a28 <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 8002a1a:	4b07      	ldr	r3, [pc, #28]	; (8002a38 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 8002a20:	4b06      	ldr	r3, [pc, #24]	; (8002a3c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002a22:	881a      	ldrh	r2, [r3, #0]
 8002a24:	4b03      	ldr	r3, [pc, #12]	; (8002a34 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002a26:	801a      	strh	r2, [r3, #0]
			}
		}
		led7_Scan();
 8002a28:	f7ff fafc 	bl	8002024 <led7_Scan>
	}
}
 8002a2c:	bf00      	nop
 8002a2e:	3708      	adds	r7, #8
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	200000b8 	.word	0x200000b8
 8002a38:	200000b6 	.word	0x200000b6
 8002a3c:	200000ba 	.word	0x200000ba

08002a40 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002a44:	4b17      	ldr	r3, [pc, #92]	; (8002aa4 <MX_SPI1_Init+0x64>)
 8002a46:	4a18      	ldr	r2, [pc, #96]	; (8002aa8 <MX_SPI1_Init+0x68>)
 8002a48:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a4a:	4b16      	ldr	r3, [pc, #88]	; (8002aa4 <MX_SPI1_Init+0x64>)
 8002a4c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002a50:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002a52:	4b14      	ldr	r3, [pc, #80]	; (8002aa4 <MX_SPI1_Init+0x64>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a58:	4b12      	ldr	r3, [pc, #72]	; (8002aa4 <MX_SPI1_Init+0x64>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a5e:	4b11      	ldr	r3, [pc, #68]	; (8002aa4 <MX_SPI1_Init+0x64>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a64:	4b0f      	ldr	r3, [pc, #60]	; (8002aa4 <MX_SPI1_Init+0x64>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002a6a:	4b0e      	ldr	r3, [pc, #56]	; (8002aa4 <MX_SPI1_Init+0x64>)
 8002a6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a70:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a72:	4b0c      	ldr	r3, [pc, #48]	; (8002aa4 <MX_SPI1_Init+0x64>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a78:	4b0a      	ldr	r3, [pc, #40]	; (8002aa4 <MX_SPI1_Init+0x64>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a7e:	4b09      	ldr	r3, [pc, #36]	; (8002aa4 <MX_SPI1_Init+0x64>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a84:	4b07      	ldr	r3, [pc, #28]	; (8002aa4 <MX_SPI1_Init+0x64>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002a8a:	4b06      	ldr	r3, [pc, #24]	; (8002aa4 <MX_SPI1_Init+0x64>)
 8002a8c:	220a      	movs	r2, #10
 8002a8e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002a90:	4804      	ldr	r0, [pc, #16]	; (8002aa4 <MX_SPI1_Init+0x64>)
 8002a92:	f003 fb59 	bl	8006148 <HAL_SPI_Init>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d001      	beq.n	8002aa0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002a9c:	f7ff fe66 	bl	800276c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002aa0:	bf00      	nop
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	20000290 	.word	0x20000290
 8002aa8:	40013000 	.word	0x40013000

08002aac <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b08a      	sub	sp, #40	; 0x28
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab4:	f107 0314 	add.w	r3, r7, #20
 8002ab8:	2200      	movs	r2, #0
 8002aba:	601a      	str	r2, [r3, #0]
 8002abc:	605a      	str	r2, [r3, #4]
 8002abe:	609a      	str	r2, [r3, #8]
 8002ac0:	60da      	str	r2, [r3, #12]
 8002ac2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a19      	ldr	r2, [pc, #100]	; (8002b30 <HAL_SPI_MspInit+0x84>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d12b      	bne.n	8002b26 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002ace:	2300      	movs	r3, #0
 8002ad0:	613b      	str	r3, [r7, #16]
 8002ad2:	4b18      	ldr	r3, [pc, #96]	; (8002b34 <HAL_SPI_MspInit+0x88>)
 8002ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad6:	4a17      	ldr	r2, [pc, #92]	; (8002b34 <HAL_SPI_MspInit+0x88>)
 8002ad8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002adc:	6453      	str	r3, [r2, #68]	; 0x44
 8002ade:	4b15      	ldr	r3, [pc, #84]	; (8002b34 <HAL_SPI_MspInit+0x88>)
 8002ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ae6:	613b      	str	r3, [r7, #16]
 8002ae8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aea:	2300      	movs	r3, #0
 8002aec:	60fb      	str	r3, [r7, #12]
 8002aee:	4b11      	ldr	r3, [pc, #68]	; (8002b34 <HAL_SPI_MspInit+0x88>)
 8002af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af2:	4a10      	ldr	r2, [pc, #64]	; (8002b34 <HAL_SPI_MspInit+0x88>)
 8002af4:	f043 0302 	orr.w	r3, r3, #2
 8002af8:	6313      	str	r3, [r2, #48]	; 0x30
 8002afa:	4b0e      	ldr	r3, [pc, #56]	; (8002b34 <HAL_SPI_MspInit+0x88>)
 8002afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	60fb      	str	r3, [r7, #12]
 8002b04:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002b06:	2338      	movs	r3, #56	; 0x38
 8002b08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b12:	2303      	movs	r3, #3
 8002b14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b16:	2305      	movs	r3, #5
 8002b18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b1a:	f107 0314 	add.w	r3, r7, #20
 8002b1e:	4619      	mov	r1, r3
 8002b20:	4805      	ldr	r0, [pc, #20]	; (8002b38 <HAL_SPI_MspInit+0x8c>)
 8002b22:	f001 fd0d 	bl	8004540 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002b26:	bf00      	nop
 8002b28:	3728      	adds	r7, #40	; 0x28
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	40013000 	.word	0x40013000
 8002b34:	40023800 	.word	0x40023800
 8002b38:	40020400 	.word	0x40020400

08002b3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b42:	2300      	movs	r3, #0
 8002b44:	607b      	str	r3, [r7, #4]
 8002b46:	4b10      	ldr	r3, [pc, #64]	; (8002b88 <HAL_MspInit+0x4c>)
 8002b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b4a:	4a0f      	ldr	r2, [pc, #60]	; (8002b88 <HAL_MspInit+0x4c>)
 8002b4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b50:	6453      	str	r3, [r2, #68]	; 0x44
 8002b52:	4b0d      	ldr	r3, [pc, #52]	; (8002b88 <HAL_MspInit+0x4c>)
 8002b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b5a:	607b      	str	r3, [r7, #4]
 8002b5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b5e:	2300      	movs	r3, #0
 8002b60:	603b      	str	r3, [r7, #0]
 8002b62:	4b09      	ldr	r3, [pc, #36]	; (8002b88 <HAL_MspInit+0x4c>)
 8002b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b66:	4a08      	ldr	r2, [pc, #32]	; (8002b88 <HAL_MspInit+0x4c>)
 8002b68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b6c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b6e:	4b06      	ldr	r3, [pc, #24]	; (8002b88 <HAL_MspInit+0x4c>)
 8002b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b76:	603b      	str	r3, [r7, #0]
 8002b78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b7a:	bf00      	nop
 8002b7c:	370c      	adds	r7, #12
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	40023800 	.word	0x40023800

08002b8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b90:	e7fe      	b.n	8002b90 <NMI_Handler+0x4>

08002b92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b92:	b480      	push	{r7}
 8002b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b96:	e7fe      	b.n	8002b96 <HardFault_Handler+0x4>

08002b98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b9c:	e7fe      	b.n	8002b9c <MemManage_Handler+0x4>

08002b9e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b9e:	b480      	push	{r7}
 8002ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ba2:	e7fe      	b.n	8002ba2 <BusFault_Handler+0x4>

08002ba4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ba8:	e7fe      	b.n	8002ba8 <UsageFault_Handler+0x4>

08002baa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002baa:	b480      	push	{r7}
 8002bac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002bae:	bf00      	nop
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr

08002bb8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bbc:	bf00      	nop
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr

08002bc6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002bc6:	b480      	push	{r7}
 8002bc8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002bca:	bf00      	nop
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd2:	4770      	bx	lr

08002bd4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002bd8:	f000 fb48 	bl	800326c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bdc:	bf00      	nop
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002be4:	4802      	ldr	r0, [pc, #8]	; (8002bf0 <TIM2_IRQHandler+0x10>)
 8002be6:	f004 fa7d 	bl	80070e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002bea:	bf00      	nop
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	20000330 	.word	0x20000330

08002bf4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002bf8:	4802      	ldr	r0, [pc, #8]	; (8002c04 <USART1_IRQHandler+0x10>)
 8002bfa:	f005 f9dd 	bl	8007fb8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002bfe:	bf00      	nop
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	200003dc 	.word	0x200003dc

08002c08 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002c0c:	4802      	ldr	r0, [pc, #8]	; (8002c18 <DMA2_Stream0_IRQHandler+0x10>)
 8002c0e:	f001 fa2d 	bl	800406c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002c12:	bf00      	nop
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	20000114 	.word	0x20000114

08002c1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b086      	sub	sp, #24
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c24:	4a14      	ldr	r2, [pc, #80]	; (8002c78 <_sbrk+0x5c>)
 8002c26:	4b15      	ldr	r3, [pc, #84]	; (8002c7c <_sbrk+0x60>)
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c30:	4b13      	ldr	r3, [pc, #76]	; (8002c80 <_sbrk+0x64>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d102      	bne.n	8002c3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c38:	4b11      	ldr	r3, [pc, #68]	; (8002c80 <_sbrk+0x64>)
 8002c3a:	4a12      	ldr	r2, [pc, #72]	; (8002c84 <_sbrk+0x68>)
 8002c3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c3e:	4b10      	ldr	r3, [pc, #64]	; (8002c80 <_sbrk+0x64>)
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4413      	add	r3, r2
 8002c46:	693a      	ldr	r2, [r7, #16]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d207      	bcs.n	8002c5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c4c:	f006 f93c 	bl	8008ec8 <__errno>
 8002c50:	4603      	mov	r3, r0
 8002c52:	220c      	movs	r2, #12
 8002c54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c56:	f04f 33ff 	mov.w	r3, #4294967295
 8002c5a:	e009      	b.n	8002c70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c5c:	4b08      	ldr	r3, [pc, #32]	; (8002c80 <_sbrk+0x64>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c62:	4b07      	ldr	r3, [pc, #28]	; (8002c80 <_sbrk+0x64>)
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4413      	add	r3, r2
 8002c6a:	4a05      	ldr	r2, [pc, #20]	; (8002c80 <_sbrk+0x64>)
 8002c6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3718      	adds	r7, #24
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	20020000 	.word	0x20020000
 8002c7c:	00000400 	.word	0x00000400
 8002c80:	200000bc 	.word	0x200000bc
 8002c84:	20000438 	.word	0x20000438

08002c88 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c8c:	4b06      	ldr	r3, [pc, #24]	; (8002ca8 <SystemInit+0x20>)
 8002c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c92:	4a05      	ldr	r2, [pc, #20]	; (8002ca8 <SystemInit+0x20>)
 8002c94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c9c:	bf00      	nop
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	e000ed00 	.word	0xe000ed00

08002cac <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim13;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b086      	sub	sp, #24
 8002cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cb2:	f107 0308 	add.w	r3, r7, #8
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	601a      	str	r2, [r3, #0]
 8002cba:	605a      	str	r2, [r3, #4]
 8002cbc:	609a      	str	r2, [r3, #8]
 8002cbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cc0:	463b      	mov	r3, r7
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	601a      	str	r2, [r3, #0]
 8002cc6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002cc8:	4b1d      	ldr	r3, [pc, #116]	; (8002d40 <MX_TIM2_Init+0x94>)
 8002cca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002cce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8002cd0:	4b1b      	ldr	r3, [pc, #108]	; (8002d40 <MX_TIM2_Init+0x94>)
 8002cd2:	f240 3247 	movw	r2, #839	; 0x347
 8002cd6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cd8:	4b19      	ldr	r3, [pc, #100]	; (8002d40 <MX_TIM2_Init+0x94>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002cde:	4b18      	ldr	r3, [pc, #96]	; (8002d40 <MX_TIM2_Init+0x94>)
 8002ce0:	2263      	movs	r2, #99	; 0x63
 8002ce2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ce4:	4b16      	ldr	r3, [pc, #88]	; (8002d40 <MX_TIM2_Init+0x94>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cea:	4b15      	ldr	r3, [pc, #84]	; (8002d40 <MX_TIM2_Init+0x94>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002cf0:	4813      	ldr	r0, [pc, #76]	; (8002d40 <MX_TIM2_Init+0x94>)
 8002cf2:	f004 f815 	bl	8006d20 <HAL_TIM_Base_Init>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d001      	beq.n	8002d00 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002cfc:	f7ff fd36 	bl	800276c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d04:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002d06:	f107 0308 	add.w	r3, r7, #8
 8002d0a:	4619      	mov	r1, r3
 8002d0c:	480c      	ldr	r0, [pc, #48]	; (8002d40 <MX_TIM2_Init+0x94>)
 8002d0e:	f004 fbb3 	bl	8007478 <HAL_TIM_ConfigClockSource>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d001      	beq.n	8002d1c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002d18:	f7ff fd28 	bl	800276c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d20:	2300      	movs	r3, #0
 8002d22:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d24:	463b      	mov	r3, r7
 8002d26:	4619      	mov	r1, r3
 8002d28:	4805      	ldr	r0, [pc, #20]	; (8002d40 <MX_TIM2_Init+0x94>)
 8002d2a:	f004 ffa5 	bl	8007c78 <HAL_TIMEx_MasterConfigSynchronization>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d001      	beq.n	8002d38 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002d34:	f7ff fd1a 	bl	800276c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002d38:	bf00      	nop
 8002d3a:	3718      	adds	r7, #24
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	20000330 	.word	0x20000330

08002d44 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b088      	sub	sp, #32
 8002d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d4a:	1d3b      	adds	r3, r7, #4
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	601a      	str	r2, [r3, #0]
 8002d50:	605a      	str	r2, [r3, #4]
 8002d52:	609a      	str	r2, [r3, #8]
 8002d54:	60da      	str	r2, [r3, #12]
 8002d56:	611a      	str	r2, [r3, #16]
 8002d58:	615a      	str	r2, [r3, #20]
 8002d5a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002d5c:	4b1e      	ldr	r3, [pc, #120]	; (8002dd8 <MX_TIM13_Init+0x94>)
 8002d5e:	4a1f      	ldr	r2, [pc, #124]	; (8002ddc <MX_TIM13_Init+0x98>)
 8002d60:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 8002d62:	4b1d      	ldr	r3, [pc, #116]	; (8002dd8 <MX_TIM13_Init+0x94>)
 8002d64:	f240 3247 	movw	r2, #839	; 0x347
 8002d68:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d6a:	4b1b      	ldr	r3, [pc, #108]	; (8002dd8 <MX_TIM13_Init+0x94>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8002d70:	4b19      	ldr	r3, [pc, #100]	; (8002dd8 <MX_TIM13_Init+0x94>)
 8002d72:	2263      	movs	r2, #99	; 0x63
 8002d74:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d76:	4b18      	ldr	r3, [pc, #96]	; (8002dd8 <MX_TIM13_Init+0x94>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d7c:	4b16      	ldr	r3, [pc, #88]	; (8002dd8 <MX_TIM13_Init+0x94>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002d82:	4815      	ldr	r0, [pc, #84]	; (8002dd8 <MX_TIM13_Init+0x94>)
 8002d84:	f003 ffcc 	bl	8006d20 <HAL_TIM_Base_Init>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d001      	beq.n	8002d92 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8002d8e:	f7ff fced 	bl	800276c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8002d92:	4811      	ldr	r0, [pc, #68]	; (8002dd8 <MX_TIM13_Init+0x94>)
 8002d94:	f004 f884 	bl	8006ea0 <HAL_TIM_PWM_Init>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8002d9e:	f7ff fce5 	bl	800276c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002da2:	2360      	movs	r3, #96	; 0x60
 8002da4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002da6:	2300      	movs	r3, #0
 8002da8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002daa:	2300      	movs	r3, #0
 8002dac:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002dae:	2300      	movs	r3, #0
 8002db0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002db2:	1d3b      	adds	r3, r7, #4
 8002db4:	2200      	movs	r2, #0
 8002db6:	4619      	mov	r1, r3
 8002db8:	4807      	ldr	r0, [pc, #28]	; (8002dd8 <MX_TIM13_Init+0x94>)
 8002dba:	f004 fa9b 	bl	80072f4 <HAL_TIM_PWM_ConfigChannel>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d001      	beq.n	8002dc8 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8002dc4:	f7ff fcd2 	bl	800276c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8002dc8:	4803      	ldr	r0, [pc, #12]	; (8002dd8 <MX_TIM13_Init+0x94>)
 8002dca:	f000 f845 	bl	8002e58 <HAL_TIM_MspPostInit>

}
 8002dce:	bf00      	nop
 8002dd0:	3720      	adds	r7, #32
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	200002e8 	.word	0x200002e8
 8002ddc:	40001c00 	.word	0x40001c00

08002de0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002df0:	d116      	bne.n	8002e20 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002df2:	2300      	movs	r3, #0
 8002df4:	60fb      	str	r3, [r7, #12]
 8002df6:	4b16      	ldr	r3, [pc, #88]	; (8002e50 <HAL_TIM_Base_MspInit+0x70>)
 8002df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfa:	4a15      	ldr	r2, [pc, #84]	; (8002e50 <HAL_TIM_Base_MspInit+0x70>)
 8002dfc:	f043 0301 	orr.w	r3, r3, #1
 8002e00:	6413      	str	r3, [r2, #64]	; 0x40
 8002e02:	4b13      	ldr	r3, [pc, #76]	; (8002e50 <HAL_TIM_Base_MspInit+0x70>)
 8002e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e06:	f003 0301 	and.w	r3, r3, #1
 8002e0a:	60fb      	str	r3, [r7, #12]
 8002e0c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002e0e:	2200      	movs	r2, #0
 8002e10:	2100      	movs	r1, #0
 8002e12:	201c      	movs	r0, #28
 8002e14:	f000 ff5b 	bl	8003cce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002e18:	201c      	movs	r0, #28
 8002e1a:	f000 ff74 	bl	8003d06 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 8002e1e:	e012      	b.n	8002e46 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM13)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a0b      	ldr	r2, [pc, #44]	; (8002e54 <HAL_TIM_Base_MspInit+0x74>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d10d      	bne.n	8002e46 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	60bb      	str	r3, [r7, #8]
 8002e2e:	4b08      	ldr	r3, [pc, #32]	; (8002e50 <HAL_TIM_Base_MspInit+0x70>)
 8002e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e32:	4a07      	ldr	r2, [pc, #28]	; (8002e50 <HAL_TIM_Base_MspInit+0x70>)
 8002e34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e38:	6413      	str	r3, [r2, #64]	; 0x40
 8002e3a:	4b05      	ldr	r3, [pc, #20]	; (8002e50 <HAL_TIM_Base_MspInit+0x70>)
 8002e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e42:	60bb      	str	r3, [r7, #8]
 8002e44:	68bb      	ldr	r3, [r7, #8]
}
 8002e46:	bf00      	nop
 8002e48:	3710      	adds	r7, #16
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	40023800 	.word	0x40023800
 8002e54:	40001c00 	.word	0x40001c00

08002e58 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b088      	sub	sp, #32
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e60:	f107 030c 	add.w	r3, r7, #12
 8002e64:	2200      	movs	r2, #0
 8002e66:	601a      	str	r2, [r3, #0]
 8002e68:	605a      	str	r2, [r3, #4]
 8002e6a:	609a      	str	r2, [r3, #8]
 8002e6c:	60da      	str	r2, [r3, #12]
 8002e6e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a12      	ldr	r2, [pc, #72]	; (8002ec0 <HAL_TIM_MspPostInit+0x68>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d11e      	bne.n	8002eb8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	60bb      	str	r3, [r7, #8]
 8002e7e:	4b11      	ldr	r3, [pc, #68]	; (8002ec4 <HAL_TIM_MspPostInit+0x6c>)
 8002e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e82:	4a10      	ldr	r2, [pc, #64]	; (8002ec4 <HAL_TIM_MspPostInit+0x6c>)
 8002e84:	f043 0320 	orr.w	r3, r3, #32
 8002e88:	6313      	str	r3, [r2, #48]	; 0x30
 8002e8a:	4b0e      	ldr	r3, [pc, #56]	; (8002ec4 <HAL_TIM_MspPostInit+0x6c>)
 8002e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e8e:	f003 0320 	and.w	r3, r3, #32
 8002e92:	60bb      	str	r3, [r7, #8]
 8002e94:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002e96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e9a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8002ea8:	2309      	movs	r3, #9
 8002eaa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002eac:	f107 030c 	add.w	r3, r7, #12
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	4805      	ldr	r0, [pc, #20]	; (8002ec8 <HAL_TIM_MspPostInit+0x70>)
 8002eb4:	f001 fb44 	bl	8004540 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8002eb8:	bf00      	nop
 8002eba:	3720      	adds	r7, #32
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	40001c00 	.word	0x40001c00
 8002ec4:	40023800 	.word	0x40023800
 8002ec8:	40021400 	.word	0x40021400

08002ecc <uart_init_rs232>:
#include "uart.h"

uint8_t receive_buffer1 = 0;
uint8_t msg[100];

void uart_init_rs232(){
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	4903      	ldr	r1, [pc, #12]	; (8002ee0 <uart_init_rs232+0x14>)
 8002ed4:	4803      	ldr	r0, [pc, #12]	; (8002ee4 <uart_init_rs232+0x18>)
 8002ed6:	f005 f83e 	bl	8007f56 <HAL_UART_Receive_IT>
}
 8002eda:	bf00      	nop
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	200000c0 	.word	0x200000c0
 8002ee4:	200003dc 	.word	0x200003dc

08002ee8 <uart_Rs232SendString>:

void uart_Rs232SendString(uint8_t* str){
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (void*)msg, sprintf((void*)msg,"%s",str), 10);
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	4907      	ldr	r1, [pc, #28]	; (8002f10 <uart_Rs232SendString+0x28>)
 8002ef4:	4807      	ldr	r0, [pc, #28]	; (8002f14 <uart_Rs232SendString+0x2c>)
 8002ef6:	f006 f819 	bl	8008f2c <siprintf>
 8002efa:	4603      	mov	r3, r0
 8002efc:	b29a      	uxth	r2, r3
 8002efe:	230a      	movs	r3, #10
 8002f00:	4904      	ldr	r1, [pc, #16]	; (8002f14 <uart_Rs232SendString+0x2c>)
 8002f02:	4805      	ldr	r0, [pc, #20]	; (8002f18 <uart_Rs232SendString+0x30>)
 8002f04:	f004 ff95 	bl	8007e32 <HAL_UART_Transmit>
}
 8002f08:	bf00      	nop
 8002f0a:	3708      	adds	r7, #8
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	08009808 	.word	0x08009808
 8002f14:	20000378 	.word	0x20000378
 8002f18:	200003dc 	.word	0x200003dc

08002f1c <uart_Rs232SendNum>:

void uart_Rs232SendBytes(uint8_t* bytes, uint16_t size){
	HAL_UART_Transmit(&huart1, bytes, size, 10);
}

void uart_Rs232SendNum(uint32_t num){
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b084      	sub	sp, #16
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
	if(num == 0){
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d103      	bne.n	8002f32 <uart_Rs232SendNum+0x16>
		uart_Rs232SendString("0");
 8002f2a:	4824      	ldr	r0, [pc, #144]	; (8002fbc <uart_Rs232SendNum+0xa0>)
 8002f2c:	f7ff ffdc 	bl	8002ee8 <uart_Rs232SendString>
		return;
 8002f30:	e040      	b.n	8002fb4 <uart_Rs232SendNum+0x98>
	}
    uint8_t num_flag = 0;
 8002f32:	2300      	movs	r3, #0
 8002f34:	73fb      	strb	r3, [r7, #15]
    int i;
	if(num < 0) uart_Rs232SendString("-");
    for(i = 10; i > 0; i--)
 8002f36:	230a      	movs	r3, #10
 8002f38:	60bb      	str	r3, [r7, #8]
 8002f3a:	e038      	b.n	8002fae <uart_Rs232SendNum+0x92>
    {
        if((num / mypow(10, i-1)) != 0)
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	3b01      	subs	r3, #1
 8002f40:	4619      	mov	r1, r3
 8002f42:	200a      	movs	r0, #10
 8002f44:	f7fe fdd6 	bl	8001af4 <mypow>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d315      	bcc.n	8002f7e <uart_Rs232SendNum+0x62>
        {
            num_flag = 1;
 8002f52:	2301      	movs	r3, #1
 8002f54:	73fb      	strb	r3, [r7, #15]
            sprintf((void*)msg,"%d",num/mypow(10, i-1));
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	3b01      	subs	r3, #1
 8002f5a:	4619      	mov	r1, r3
 8002f5c:	200a      	movs	r0, #10
 8002f5e:	f7fe fdc9 	bl	8001af4 <mypow>
 8002f62:	4603      	mov	r3, r0
 8002f64:	461a      	mov	r2, r3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f6c:	461a      	mov	r2, r3
 8002f6e:	4914      	ldr	r1, [pc, #80]	; (8002fc0 <uart_Rs232SendNum+0xa4>)
 8002f70:	4814      	ldr	r0, [pc, #80]	; (8002fc4 <uart_Rs232SendNum+0xa8>)
 8002f72:	f005 ffdb 	bl	8008f2c <siprintf>
            uart_Rs232SendString(msg);
 8002f76:	4813      	ldr	r0, [pc, #76]	; (8002fc4 <uart_Rs232SendNum+0xa8>)
 8002f78:	f7ff ffb6 	bl	8002ee8 <uart_Rs232SendString>
 8002f7c:	e005      	b.n	8002f8a <uart_Rs232SendNum+0x6e>
        }
        else
        {
            if(num_flag != 0)
 8002f7e:	7bfb      	ldrb	r3, [r7, #15]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d002      	beq.n	8002f8a <uart_Rs232SendNum+0x6e>
            	uart_Rs232SendString("0");
 8002f84:	480d      	ldr	r0, [pc, #52]	; (8002fbc <uart_Rs232SendNum+0xa0>)
 8002f86:	f7ff ffaf 	bl	8002ee8 <uart_Rs232SendString>
        }
        num %= mypow(10, i-1);
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	3b01      	subs	r3, #1
 8002f8e:	4619      	mov	r1, r3
 8002f90:	200a      	movs	r0, #10
 8002f92:	f7fe fdaf 	bl	8001af4 <mypow>
 8002f96:	4603      	mov	r3, r0
 8002f98:	461a      	mov	r2, r3
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	fbb3 f1f2 	udiv	r1, r3, r2
 8002fa0:	fb02 f201 	mul.w	r2, r2, r1
 8002fa4:	1a9b      	subs	r3, r3, r2
 8002fa6:	607b      	str	r3, [r7, #4]
    for(i = 10; i > 0; i--)
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	3b01      	subs	r3, #1
 8002fac:	60bb      	str	r3, [r7, #8]
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	dcc3      	bgt.n	8002f3c <uart_Rs232SendNum+0x20>
    }
}
 8002fb4:	3710      	adds	r7, #16
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	0800980c 	.word	0x0800980c
 8002fc0:	08009810 	.word	0x08009810
 8002fc4:	20000378 	.word	0x20000378

08002fc8 <HAL_UART_RxCpltCallback>:
    uart_Rs232SendString(".");
    sprintf((void*)msg,"%ld",num%100);
    uart_Rs232SendString(msg);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a08      	ldr	r2, [pc, #32]	; (8002ff8 <HAL_UART_RxCpltCallback+0x30>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d10a      	bne.n	8002ff0 <HAL_UART_RxCpltCallback+0x28>
		// rs232 isr
		// can be modified
		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);
 8002fda:	230a      	movs	r3, #10
 8002fdc:	2201      	movs	r2, #1
 8002fde:	4907      	ldr	r1, [pc, #28]	; (8002ffc <HAL_UART_RxCpltCallback+0x34>)
 8002fe0:	4807      	ldr	r0, [pc, #28]	; (8003000 <HAL_UART_RxCpltCallback+0x38>)
 8002fe2:	f004 ff26 	bl	8007e32 <HAL_UART_Transmit>


		// turn on the receice interrupt
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	4904      	ldr	r1, [pc, #16]	; (8002ffc <HAL_UART_RxCpltCallback+0x34>)
 8002fea:	4805      	ldr	r0, [pc, #20]	; (8003000 <HAL_UART_RxCpltCallback+0x38>)
 8002fec:	f004 ffb3 	bl	8007f56 <HAL_UART_Receive_IT>
	}
}
 8002ff0:	bf00      	nop
 8002ff2:	3708      	adds	r7, #8
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	40011000 	.word	0x40011000
 8002ffc:	200000c0 	.word	0x200000c0
 8003000:	200003dc 	.word	0x200003dc

08003004 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003008:	4b11      	ldr	r3, [pc, #68]	; (8003050 <MX_USART1_UART_Init+0x4c>)
 800300a:	4a12      	ldr	r2, [pc, #72]	; (8003054 <MX_USART1_UART_Init+0x50>)
 800300c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800300e:	4b10      	ldr	r3, [pc, #64]	; (8003050 <MX_USART1_UART_Init+0x4c>)
 8003010:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003014:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003016:	4b0e      	ldr	r3, [pc, #56]	; (8003050 <MX_USART1_UART_Init+0x4c>)
 8003018:	2200      	movs	r2, #0
 800301a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800301c:	4b0c      	ldr	r3, [pc, #48]	; (8003050 <MX_USART1_UART_Init+0x4c>)
 800301e:	2200      	movs	r2, #0
 8003020:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003022:	4b0b      	ldr	r3, [pc, #44]	; (8003050 <MX_USART1_UART_Init+0x4c>)
 8003024:	2200      	movs	r2, #0
 8003026:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003028:	4b09      	ldr	r3, [pc, #36]	; (8003050 <MX_USART1_UART_Init+0x4c>)
 800302a:	220c      	movs	r2, #12
 800302c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800302e:	4b08      	ldr	r3, [pc, #32]	; (8003050 <MX_USART1_UART_Init+0x4c>)
 8003030:	2200      	movs	r2, #0
 8003032:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003034:	4b06      	ldr	r3, [pc, #24]	; (8003050 <MX_USART1_UART_Init+0x4c>)
 8003036:	2200      	movs	r2, #0
 8003038:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800303a:	4805      	ldr	r0, [pc, #20]	; (8003050 <MX_USART1_UART_Init+0x4c>)
 800303c:	f004 feac 	bl	8007d98 <HAL_UART_Init>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d001      	beq.n	800304a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003046:	f7ff fb91 	bl	800276c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800304a:	bf00      	nop
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	200003dc 	.word	0x200003dc
 8003054:	40011000 	.word	0x40011000

08003058 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b08a      	sub	sp, #40	; 0x28
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003060:	f107 0314 	add.w	r3, r7, #20
 8003064:	2200      	movs	r2, #0
 8003066:	601a      	str	r2, [r3, #0]
 8003068:	605a      	str	r2, [r3, #4]
 800306a:	609a      	str	r2, [r3, #8]
 800306c:	60da      	str	r2, [r3, #12]
 800306e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a1d      	ldr	r2, [pc, #116]	; (80030ec <HAL_UART_MspInit+0x94>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d134      	bne.n	80030e4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800307a:	2300      	movs	r3, #0
 800307c:	613b      	str	r3, [r7, #16]
 800307e:	4b1c      	ldr	r3, [pc, #112]	; (80030f0 <HAL_UART_MspInit+0x98>)
 8003080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003082:	4a1b      	ldr	r2, [pc, #108]	; (80030f0 <HAL_UART_MspInit+0x98>)
 8003084:	f043 0310 	orr.w	r3, r3, #16
 8003088:	6453      	str	r3, [r2, #68]	; 0x44
 800308a:	4b19      	ldr	r3, [pc, #100]	; (80030f0 <HAL_UART_MspInit+0x98>)
 800308c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800308e:	f003 0310 	and.w	r3, r3, #16
 8003092:	613b      	str	r3, [r7, #16]
 8003094:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003096:	2300      	movs	r3, #0
 8003098:	60fb      	str	r3, [r7, #12]
 800309a:	4b15      	ldr	r3, [pc, #84]	; (80030f0 <HAL_UART_MspInit+0x98>)
 800309c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800309e:	4a14      	ldr	r2, [pc, #80]	; (80030f0 <HAL_UART_MspInit+0x98>)
 80030a0:	f043 0301 	orr.w	r3, r3, #1
 80030a4:	6313      	str	r3, [r2, #48]	; 0x30
 80030a6:	4b12      	ldr	r3, [pc, #72]	; (80030f0 <HAL_UART_MspInit+0x98>)
 80030a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030aa:	f003 0301 	and.w	r3, r3, #1
 80030ae:	60fb      	str	r3, [r7, #12]
 80030b0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80030b2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80030b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030b8:	2302      	movs	r3, #2
 80030ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030bc:	2300      	movs	r3, #0
 80030be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030c0:	2303      	movs	r3, #3
 80030c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030c4:	2307      	movs	r3, #7
 80030c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030c8:	f107 0314 	add.w	r3, r7, #20
 80030cc:	4619      	mov	r1, r3
 80030ce:	4809      	ldr	r0, [pc, #36]	; (80030f4 <HAL_UART_MspInit+0x9c>)
 80030d0:	f001 fa36 	bl	8004540 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80030d4:	2200      	movs	r2, #0
 80030d6:	2100      	movs	r1, #0
 80030d8:	2025      	movs	r0, #37	; 0x25
 80030da:	f000 fdf8 	bl	8003cce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80030de:	2025      	movs	r0, #37	; 0x25
 80030e0:	f000 fe11 	bl	8003d06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80030e4:	bf00      	nop
 80030e6:	3728      	adds	r7, #40	; 0x28
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	40011000 	.word	0x40011000
 80030f0:	40023800 	.word	0x40023800
 80030f4:	40020000 	.word	0x40020000

080030f8 <BCD2DEC>:
 *  Created on: Sep 26, 2023
 *      Author: HaHuyen
 */
#include "utils.h"

uint8_t BCD2DEC(uint8_t data) {
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	4603      	mov	r3, r0
 8003100:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 8003102:	79fb      	ldrb	r3, [r7, #7]
 8003104:	091b      	lsrs	r3, r3, #4
 8003106:	b2db      	uxtb	r3, r3
 8003108:	461a      	mov	r2, r3
 800310a:	0092      	lsls	r2, r2, #2
 800310c:	4413      	add	r3, r2
 800310e:	005b      	lsls	r3, r3, #1
 8003110:	b2da      	uxtb	r2, r3
 8003112:	79fb      	ldrb	r3, [r7, #7]
 8003114:	f003 030f 	and.w	r3, r3, #15
 8003118:	b2db      	uxtb	r3, r3
 800311a:	4413      	add	r3, r2
 800311c:	b2db      	uxtb	r3, r3
}
 800311e:	4618      	mov	r0, r3
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
	...

0800312c <DEC2BCD>:

uint8_t DEC2BCD(uint8_t data) {
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	4603      	mov	r3, r0
 8003134:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 8003136:	79fb      	ldrb	r3, [r7, #7]
 8003138:	4a0d      	ldr	r2, [pc, #52]	; (8003170 <DEC2BCD+0x44>)
 800313a:	fba2 2303 	umull	r2, r3, r2, r3
 800313e:	08db      	lsrs	r3, r3, #3
 8003140:	b2db      	uxtb	r3, r3
 8003142:	011b      	lsls	r3, r3, #4
 8003144:	b258      	sxtb	r0, r3
 8003146:	79fa      	ldrb	r2, [r7, #7]
 8003148:	4b09      	ldr	r3, [pc, #36]	; (8003170 <DEC2BCD+0x44>)
 800314a:	fba3 1302 	umull	r1, r3, r3, r2
 800314e:	08d9      	lsrs	r1, r3, #3
 8003150:	460b      	mov	r3, r1
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	440b      	add	r3, r1
 8003156:	005b      	lsls	r3, r3, #1
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	b2db      	uxtb	r3, r3
 800315c:	b25b      	sxtb	r3, r3
 800315e:	4303      	orrs	r3, r0
 8003160:	b25b      	sxtb	r3, r3
 8003162:	b2db      	uxtb	r3, r3
}
 8003164:	4618      	mov	r0, r3
 8003166:	370c      	adds	r7, #12
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr
 8003170:	cccccccd 	.word	0xcccccccd

08003174 <Reset_Handler>:
 8003174:	f8df d034 	ldr.w	sp, [pc, #52]	; 80031ac <LoopFillZerobss+0x12>
 8003178:	480d      	ldr	r0, [pc, #52]	; (80031b0 <LoopFillZerobss+0x16>)
 800317a:	490e      	ldr	r1, [pc, #56]	; (80031b4 <LoopFillZerobss+0x1a>)
 800317c:	4a0e      	ldr	r2, [pc, #56]	; (80031b8 <LoopFillZerobss+0x1e>)
 800317e:	2300      	movs	r3, #0
 8003180:	e002      	b.n	8003188 <LoopCopyDataInit>

08003182 <CopyDataInit>:
 8003182:	58d4      	ldr	r4, [r2, r3]
 8003184:	50c4      	str	r4, [r0, r3]
 8003186:	3304      	adds	r3, #4

08003188 <LoopCopyDataInit>:
 8003188:	18c4      	adds	r4, r0, r3
 800318a:	428c      	cmp	r4, r1
 800318c:	d3f9      	bcc.n	8003182 <CopyDataInit>
 800318e:	4a0b      	ldr	r2, [pc, #44]	; (80031bc <LoopFillZerobss+0x22>)
 8003190:	4c0b      	ldr	r4, [pc, #44]	; (80031c0 <LoopFillZerobss+0x26>)
 8003192:	2300      	movs	r3, #0
 8003194:	e001      	b.n	800319a <LoopFillZerobss>

08003196 <FillZerobss>:
 8003196:	6013      	str	r3, [r2, #0]
 8003198:	3204      	adds	r2, #4

0800319a <LoopFillZerobss>:
 800319a:	42a2      	cmp	r2, r4
 800319c:	d3fb      	bcc.n	8003196 <FillZerobss>
 800319e:	f7ff fd73 	bl	8002c88 <SystemInit>
 80031a2:	f005 fe97 	bl	8008ed4 <__libc_init_array>
 80031a6:	f7ff f80d 	bl	80021c4 <main>
 80031aa:	4770      	bx	lr
 80031ac:	20020000 	.word	0x20020000
 80031b0:	20000000 	.word	0x20000000
 80031b4:	20000080 	.word	0x20000080
 80031b8:	0800c800 	.word	0x0800c800
 80031bc:	20000080 	.word	0x20000080
 80031c0:	20000434 	.word	0x20000434

080031c4 <ADC_IRQHandler>:
 80031c4:	e7fe      	b.n	80031c4 <ADC_IRQHandler>
	...

080031c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80031cc:	4b0e      	ldr	r3, [pc, #56]	; (8003208 <HAL_Init+0x40>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a0d      	ldr	r2, [pc, #52]	; (8003208 <HAL_Init+0x40>)
 80031d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80031d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80031d8:	4b0b      	ldr	r3, [pc, #44]	; (8003208 <HAL_Init+0x40>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a0a      	ldr	r2, [pc, #40]	; (8003208 <HAL_Init+0x40>)
 80031de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80031e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031e4:	4b08      	ldr	r3, [pc, #32]	; (8003208 <HAL_Init+0x40>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a07      	ldr	r2, [pc, #28]	; (8003208 <HAL_Init+0x40>)
 80031ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031f0:	2003      	movs	r0, #3
 80031f2:	f000 fd61 	bl	8003cb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80031f6:	200f      	movs	r0, #15
 80031f8:	f000 f808 	bl	800320c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80031fc:	f7ff fc9e 	bl	8002b3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003200:	2300      	movs	r3, #0
}
 8003202:	4618      	mov	r0, r3
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	40023c00 	.word	0x40023c00

0800320c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003214:	4b12      	ldr	r3, [pc, #72]	; (8003260 <HAL_InitTick+0x54>)
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	4b12      	ldr	r3, [pc, #72]	; (8003264 <HAL_InitTick+0x58>)
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	4619      	mov	r1, r3
 800321e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003222:	fbb3 f3f1 	udiv	r3, r3, r1
 8003226:	fbb2 f3f3 	udiv	r3, r2, r3
 800322a:	4618      	mov	r0, r3
 800322c:	f000 fd79 	bl	8003d22 <HAL_SYSTICK_Config>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d001      	beq.n	800323a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e00e      	b.n	8003258 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2b0f      	cmp	r3, #15
 800323e:	d80a      	bhi.n	8003256 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003240:	2200      	movs	r2, #0
 8003242:	6879      	ldr	r1, [r7, #4]
 8003244:	f04f 30ff 	mov.w	r0, #4294967295
 8003248:	f000 fd41 	bl	8003cce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800324c:	4a06      	ldr	r2, [pc, #24]	; (8003268 <HAL_InitTick+0x5c>)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003252:	2300      	movs	r3, #0
 8003254:	e000      	b.n	8003258 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
}
 8003258:	4618      	mov	r0, r3
 800325a:	3708      	adds	r7, #8
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}
 8003260:	20000010 	.word	0x20000010
 8003264:	20000018 	.word	0x20000018
 8003268:	20000014 	.word	0x20000014

0800326c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800326c:	b480      	push	{r7}
 800326e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003270:	4b06      	ldr	r3, [pc, #24]	; (800328c <HAL_IncTick+0x20>)
 8003272:	781b      	ldrb	r3, [r3, #0]
 8003274:	461a      	mov	r2, r3
 8003276:	4b06      	ldr	r3, [pc, #24]	; (8003290 <HAL_IncTick+0x24>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4413      	add	r3, r2
 800327c:	4a04      	ldr	r2, [pc, #16]	; (8003290 <HAL_IncTick+0x24>)
 800327e:	6013      	str	r3, [r2, #0]
}
 8003280:	bf00      	nop
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	20000018 	.word	0x20000018
 8003290:	20000420 	.word	0x20000420

08003294 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003294:	b480      	push	{r7}
 8003296:	af00      	add	r7, sp, #0
  return uwTick;
 8003298:	4b03      	ldr	r3, [pc, #12]	; (80032a8 <HAL_GetTick+0x14>)
 800329a:	681b      	ldr	r3, [r3, #0]
}
 800329c:	4618      	mov	r0, r3
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	20000420 	.word	0x20000420

080032ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b084      	sub	sp, #16
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032b4:	f7ff ffee 	bl	8003294 <HAL_GetTick>
 80032b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032c4:	d005      	beq.n	80032d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032c6:	4b0a      	ldr	r3, [pc, #40]	; (80032f0 <HAL_Delay+0x44>)
 80032c8:	781b      	ldrb	r3, [r3, #0]
 80032ca:	461a      	mov	r2, r3
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	4413      	add	r3, r2
 80032d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80032d2:	bf00      	nop
 80032d4:	f7ff ffde 	bl	8003294 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	68fa      	ldr	r2, [r7, #12]
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d8f7      	bhi.n	80032d4 <HAL_Delay+0x28>
  {
  }
}
 80032e4:	bf00      	nop
 80032e6:	bf00      	nop
 80032e8:	3710      	adds	r7, #16
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	20000018 	.word	0x20000018

080032f4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b084      	sub	sp, #16
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032fc:	2300      	movs	r3, #0
 80032fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d101      	bne.n	800330a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e033      	b.n	8003372 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330e:	2b00      	cmp	r3, #0
 8003310:	d109      	bne.n	8003326 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f7fd fdd0 	bl	8000eb8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2200      	movs	r2, #0
 800331c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332a:	f003 0310 	and.w	r3, r3, #16
 800332e:	2b00      	cmp	r3, #0
 8003330:	d118      	bne.n	8003364 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003336:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800333a:	f023 0302 	bic.w	r3, r3, #2
 800333e:	f043 0202 	orr.w	r2, r3, #2
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f000 fa68 	bl	800381c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003356:	f023 0303 	bic.w	r3, r3, #3
 800335a:	f043 0201 	orr.w	r2, r3, #1
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	641a      	str	r2, [r3, #64]	; 0x40
 8003362:	e001      	b.n	8003368 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003370:	7bfb      	ldrb	r3, [r7, #15]
}
 8003372:	4618      	mov	r0, r3
 8003374:	3710      	adds	r7, #16
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
	...

0800337c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b086      	sub	sp, #24
 8003380:	af00      	add	r7, sp, #0
 8003382:	60f8      	str	r0, [r7, #12]
 8003384:	60b9      	str	r1, [r7, #8]
 8003386:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003388:	2300      	movs	r3, #0
 800338a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003392:	2b01      	cmp	r3, #1
 8003394:	d101      	bne.n	800339a <HAL_ADC_Start_DMA+0x1e>
 8003396:	2302      	movs	r3, #2
 8003398:	e0e9      	b.n	800356e <HAL_ADC_Start_DMA+0x1f2>
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2201      	movs	r2, #1
 800339e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	f003 0301 	and.w	r3, r3, #1
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d018      	beq.n	80033e2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	689a      	ldr	r2, [r3, #8]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f042 0201 	orr.w	r2, r2, #1
 80033be:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80033c0:	4b6d      	ldr	r3, [pc, #436]	; (8003578 <HAL_ADC_Start_DMA+0x1fc>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a6d      	ldr	r2, [pc, #436]	; (800357c <HAL_ADC_Start_DMA+0x200>)
 80033c6:	fba2 2303 	umull	r2, r3, r2, r3
 80033ca:	0c9a      	lsrs	r2, r3, #18
 80033cc:	4613      	mov	r3, r2
 80033ce:	005b      	lsls	r3, r3, #1
 80033d0:	4413      	add	r3, r2
 80033d2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80033d4:	e002      	b.n	80033dc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	3b01      	subs	r3, #1
 80033da:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d1f9      	bne.n	80033d6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033f0:	d107      	bne.n	8003402 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	689a      	ldr	r2, [r3, #8]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003400:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f003 0301 	and.w	r3, r3, #1
 800340c:	2b01      	cmp	r3, #1
 800340e:	f040 80a1 	bne.w	8003554 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003416:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800341a:	f023 0301 	bic.w	r3, r3, #1
 800341e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003430:	2b00      	cmp	r3, #0
 8003432:	d007      	beq.n	8003444 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003438:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800343c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003448:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800344c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003450:	d106      	bne.n	8003460 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003456:	f023 0206 	bic.w	r2, r3, #6
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	645a      	str	r2, [r3, #68]	; 0x44
 800345e:	e002      	b.n	8003466 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2200      	movs	r2, #0
 8003464:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2200      	movs	r2, #0
 800346a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800346e:	4b44      	ldr	r3, [pc, #272]	; (8003580 <HAL_ADC_Start_DMA+0x204>)
 8003470:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003476:	4a43      	ldr	r2, [pc, #268]	; (8003584 <HAL_ADC_Start_DMA+0x208>)
 8003478:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800347e:	4a42      	ldr	r2, [pc, #264]	; (8003588 <HAL_ADC_Start_DMA+0x20c>)
 8003480:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003486:	4a41      	ldr	r2, [pc, #260]	; (800358c <HAL_ADC_Start_DMA+0x210>)
 8003488:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003492:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	685a      	ldr	r2, [r3, #4]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80034a2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	689a      	ldr	r2, [r3, #8]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034b2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	334c      	adds	r3, #76	; 0x4c
 80034be:	4619      	mov	r1, r3
 80034c0:	68ba      	ldr	r2, [r7, #8]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f000 fce8 	bl	8003e98 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	f003 031f 	and.w	r3, r3, #31
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d12a      	bne.n	800352a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a2d      	ldr	r2, [pc, #180]	; (8003590 <HAL_ADC_Start_DMA+0x214>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d015      	beq.n	800350a <HAL_ADC_Start_DMA+0x18e>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a2c      	ldr	r2, [pc, #176]	; (8003594 <HAL_ADC_Start_DMA+0x218>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d105      	bne.n	80034f4 <HAL_ADC_Start_DMA+0x178>
 80034e8:	4b25      	ldr	r3, [pc, #148]	; (8003580 <HAL_ADC_Start_DMA+0x204>)
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	f003 031f 	and.w	r3, r3, #31
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d00a      	beq.n	800350a <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a27      	ldr	r2, [pc, #156]	; (8003598 <HAL_ADC_Start_DMA+0x21c>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d136      	bne.n	800356c <HAL_ADC_Start_DMA+0x1f0>
 80034fe:	4b20      	ldr	r3, [pc, #128]	; (8003580 <HAL_ADC_Start_DMA+0x204>)
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f003 0310 	and.w	r3, r3, #16
 8003506:	2b00      	cmp	r3, #0
 8003508:	d130      	bne.n	800356c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003514:	2b00      	cmp	r3, #0
 8003516:	d129      	bne.n	800356c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	689a      	ldr	r2, [r3, #8]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003526:	609a      	str	r2, [r3, #8]
 8003528:	e020      	b.n	800356c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a18      	ldr	r2, [pc, #96]	; (8003590 <HAL_ADC_Start_DMA+0x214>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d11b      	bne.n	800356c <HAL_ADC_Start_DMA+0x1f0>
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800353e:	2b00      	cmp	r3, #0
 8003540:	d114      	bne.n	800356c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	689a      	ldr	r2, [r3, #8]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003550:	609a      	str	r2, [r3, #8]
 8003552:	e00b      	b.n	800356c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003558:	f043 0210 	orr.w	r2, r3, #16
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003564:	f043 0201 	orr.w	r2, r3, #1
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800356c:	2300      	movs	r3, #0
}
 800356e:	4618      	mov	r0, r3
 8003570:	3718      	adds	r7, #24
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	20000010 	.word	0x20000010
 800357c:	431bde83 	.word	0x431bde83
 8003580:	40012300 	.word	0x40012300
 8003584:	08003a15 	.word	0x08003a15
 8003588:	08003acf 	.word	0x08003acf
 800358c:	08003aeb 	.word	0x08003aeb
 8003590:	40012000 	.word	0x40012000
 8003594:	40012100 	.word	0x40012100
 8003598:	40012200 	.word	0x40012200

0800359c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80035a4:	bf00      	nop
 80035a6:	370c      	adds	r7, #12
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr

080035b0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b083      	sub	sp, #12
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80035b8:	bf00      	nop
 80035ba:	370c      	adds	r7, #12
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr

080035c4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80035cc:	bf00      	nop
 80035ce:	370c      	adds	r7, #12
 80035d0:	46bd      	mov	sp, r7
 80035d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d6:	4770      	bx	lr

080035d8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80035d8:	b480      	push	{r7}
 80035da:	b085      	sub	sp, #20
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
 80035e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80035e2:	2300      	movs	r3, #0
 80035e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d101      	bne.n	80035f4 <HAL_ADC_ConfigChannel+0x1c>
 80035f0:	2302      	movs	r3, #2
 80035f2:	e105      	b.n	8003800 <HAL_ADC_ConfigChannel+0x228>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2201      	movs	r2, #1
 80035f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2b09      	cmp	r3, #9
 8003602:	d925      	bls.n	8003650 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	68d9      	ldr	r1, [r3, #12]
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	b29b      	uxth	r3, r3
 8003610:	461a      	mov	r2, r3
 8003612:	4613      	mov	r3, r2
 8003614:	005b      	lsls	r3, r3, #1
 8003616:	4413      	add	r3, r2
 8003618:	3b1e      	subs	r3, #30
 800361a:	2207      	movs	r2, #7
 800361c:	fa02 f303 	lsl.w	r3, r2, r3
 8003620:	43da      	mvns	r2, r3
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	400a      	ands	r2, r1
 8003628:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	68d9      	ldr	r1, [r3, #12]
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	689a      	ldr	r2, [r3, #8]
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	b29b      	uxth	r3, r3
 800363a:	4618      	mov	r0, r3
 800363c:	4603      	mov	r3, r0
 800363e:	005b      	lsls	r3, r3, #1
 8003640:	4403      	add	r3, r0
 8003642:	3b1e      	subs	r3, #30
 8003644:	409a      	lsls	r2, r3
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	430a      	orrs	r2, r1
 800364c:	60da      	str	r2, [r3, #12]
 800364e:	e022      	b.n	8003696 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	6919      	ldr	r1, [r3, #16]
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	b29b      	uxth	r3, r3
 800365c:	461a      	mov	r2, r3
 800365e:	4613      	mov	r3, r2
 8003660:	005b      	lsls	r3, r3, #1
 8003662:	4413      	add	r3, r2
 8003664:	2207      	movs	r2, #7
 8003666:	fa02 f303 	lsl.w	r3, r2, r3
 800366a:	43da      	mvns	r2, r3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	400a      	ands	r2, r1
 8003672:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	6919      	ldr	r1, [r3, #16]
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	689a      	ldr	r2, [r3, #8]
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	b29b      	uxth	r3, r3
 8003684:	4618      	mov	r0, r3
 8003686:	4603      	mov	r3, r0
 8003688:	005b      	lsls	r3, r3, #1
 800368a:	4403      	add	r3, r0
 800368c:	409a      	lsls	r2, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	430a      	orrs	r2, r1
 8003694:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	2b06      	cmp	r3, #6
 800369c:	d824      	bhi.n	80036e8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	685a      	ldr	r2, [r3, #4]
 80036a8:	4613      	mov	r3, r2
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	4413      	add	r3, r2
 80036ae:	3b05      	subs	r3, #5
 80036b0:	221f      	movs	r2, #31
 80036b2:	fa02 f303 	lsl.w	r3, r2, r3
 80036b6:	43da      	mvns	r2, r3
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	400a      	ands	r2, r1
 80036be:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	b29b      	uxth	r3, r3
 80036cc:	4618      	mov	r0, r3
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	685a      	ldr	r2, [r3, #4]
 80036d2:	4613      	mov	r3, r2
 80036d4:	009b      	lsls	r3, r3, #2
 80036d6:	4413      	add	r3, r2
 80036d8:	3b05      	subs	r3, #5
 80036da:	fa00 f203 	lsl.w	r2, r0, r3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	430a      	orrs	r2, r1
 80036e4:	635a      	str	r2, [r3, #52]	; 0x34
 80036e6:	e04c      	b.n	8003782 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	2b0c      	cmp	r3, #12
 80036ee:	d824      	bhi.n	800373a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	685a      	ldr	r2, [r3, #4]
 80036fa:	4613      	mov	r3, r2
 80036fc:	009b      	lsls	r3, r3, #2
 80036fe:	4413      	add	r3, r2
 8003700:	3b23      	subs	r3, #35	; 0x23
 8003702:	221f      	movs	r2, #31
 8003704:	fa02 f303 	lsl.w	r3, r2, r3
 8003708:	43da      	mvns	r2, r3
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	400a      	ands	r2, r1
 8003710:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	b29b      	uxth	r3, r3
 800371e:	4618      	mov	r0, r3
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	685a      	ldr	r2, [r3, #4]
 8003724:	4613      	mov	r3, r2
 8003726:	009b      	lsls	r3, r3, #2
 8003728:	4413      	add	r3, r2
 800372a:	3b23      	subs	r3, #35	; 0x23
 800372c:	fa00 f203 	lsl.w	r2, r0, r3
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	430a      	orrs	r2, r1
 8003736:	631a      	str	r2, [r3, #48]	; 0x30
 8003738:	e023      	b.n	8003782 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	685a      	ldr	r2, [r3, #4]
 8003744:	4613      	mov	r3, r2
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	4413      	add	r3, r2
 800374a:	3b41      	subs	r3, #65	; 0x41
 800374c:	221f      	movs	r2, #31
 800374e:	fa02 f303 	lsl.w	r3, r2, r3
 8003752:	43da      	mvns	r2, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	400a      	ands	r2, r1
 800375a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	b29b      	uxth	r3, r3
 8003768:	4618      	mov	r0, r3
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	685a      	ldr	r2, [r3, #4]
 800376e:	4613      	mov	r3, r2
 8003770:	009b      	lsls	r3, r3, #2
 8003772:	4413      	add	r3, r2
 8003774:	3b41      	subs	r3, #65	; 0x41
 8003776:	fa00 f203 	lsl.w	r2, r0, r3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	430a      	orrs	r2, r1
 8003780:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003782:	4b22      	ldr	r3, [pc, #136]	; (800380c <HAL_ADC_ConfigChannel+0x234>)
 8003784:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a21      	ldr	r2, [pc, #132]	; (8003810 <HAL_ADC_ConfigChannel+0x238>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d109      	bne.n	80037a4 <HAL_ADC_ConfigChannel+0x1cc>
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	2b12      	cmp	r3, #18
 8003796:	d105      	bne.n	80037a4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a19      	ldr	r2, [pc, #100]	; (8003810 <HAL_ADC_ConfigChannel+0x238>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d123      	bne.n	80037f6 <HAL_ADC_ConfigChannel+0x21e>
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2b10      	cmp	r3, #16
 80037b4:	d003      	beq.n	80037be <HAL_ADC_ConfigChannel+0x1e6>
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	2b11      	cmp	r3, #17
 80037bc:	d11b      	bne.n	80037f6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	2b10      	cmp	r3, #16
 80037d0:	d111      	bne.n	80037f6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80037d2:	4b10      	ldr	r3, [pc, #64]	; (8003814 <HAL_ADC_ConfigChannel+0x23c>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a10      	ldr	r2, [pc, #64]	; (8003818 <HAL_ADC_ConfigChannel+0x240>)
 80037d8:	fba2 2303 	umull	r2, r3, r2, r3
 80037dc:	0c9a      	lsrs	r2, r3, #18
 80037de:	4613      	mov	r3, r2
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	4413      	add	r3, r2
 80037e4:	005b      	lsls	r3, r3, #1
 80037e6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80037e8:	e002      	b.n	80037f0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	3b01      	subs	r3, #1
 80037ee:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d1f9      	bne.n	80037ea <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80037fe:	2300      	movs	r3, #0
}
 8003800:	4618      	mov	r0, r3
 8003802:	3714      	adds	r7, #20
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr
 800380c:	40012300 	.word	0x40012300
 8003810:	40012000 	.word	0x40012000
 8003814:	20000010 	.word	0x20000010
 8003818:	431bde83 	.word	0x431bde83

0800381c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800381c:	b480      	push	{r7}
 800381e:	b085      	sub	sp, #20
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003824:	4b79      	ldr	r3, [pc, #484]	; (8003a0c <ADC_Init+0x1f0>)
 8003826:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	685a      	ldr	r2, [r3, #4]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	431a      	orrs	r2, r3
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	685a      	ldr	r2, [r3, #4]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003850:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	6859      	ldr	r1, [r3, #4]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	691b      	ldr	r3, [r3, #16]
 800385c:	021a      	lsls	r2, r3, #8
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	430a      	orrs	r2, r1
 8003864:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	685a      	ldr	r2, [r3, #4]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003874:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	6859      	ldr	r1, [r3, #4]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	689a      	ldr	r2, [r3, #8]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	430a      	orrs	r2, r1
 8003886:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	689a      	ldr	r2, [r3, #8]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003896:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	6899      	ldr	r1, [r3, #8]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	68da      	ldr	r2, [r3, #12]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	430a      	orrs	r2, r1
 80038a8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ae:	4a58      	ldr	r2, [pc, #352]	; (8003a10 <ADC_Init+0x1f4>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d022      	beq.n	80038fa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	689a      	ldr	r2, [r3, #8]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80038c2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	6899      	ldr	r1, [r3, #8]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	430a      	orrs	r2, r1
 80038d4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	689a      	ldr	r2, [r3, #8]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80038e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	6899      	ldr	r1, [r3, #8]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	430a      	orrs	r2, r1
 80038f6:	609a      	str	r2, [r3, #8]
 80038f8:	e00f      	b.n	800391a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	689a      	ldr	r2, [r3, #8]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003908:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	689a      	ldr	r2, [r3, #8]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003918:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	689a      	ldr	r2, [r3, #8]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f022 0202 	bic.w	r2, r2, #2
 8003928:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	6899      	ldr	r1, [r3, #8]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	7e1b      	ldrb	r3, [r3, #24]
 8003934:	005a      	lsls	r2, r3, #1
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	430a      	orrs	r2, r1
 800393c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d01b      	beq.n	8003980 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	685a      	ldr	r2, [r3, #4]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003956:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	685a      	ldr	r2, [r3, #4]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003966:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	6859      	ldr	r1, [r3, #4]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003972:	3b01      	subs	r3, #1
 8003974:	035a      	lsls	r2, r3, #13
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	430a      	orrs	r2, r1
 800397c:	605a      	str	r2, [r3, #4]
 800397e:	e007      	b.n	8003990 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	685a      	ldr	r2, [r3, #4]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800398e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800399e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	69db      	ldr	r3, [r3, #28]
 80039aa:	3b01      	subs	r3, #1
 80039ac:	051a      	lsls	r2, r3, #20
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	430a      	orrs	r2, r1
 80039b4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	689a      	ldr	r2, [r3, #8]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80039c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	6899      	ldr	r1, [r3, #8]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80039d2:	025a      	lsls	r2, r3, #9
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	430a      	orrs	r2, r1
 80039da:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	689a      	ldr	r2, [r3, #8]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	6899      	ldr	r1, [r3, #8]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	695b      	ldr	r3, [r3, #20]
 80039f6:	029a      	lsls	r2, r3, #10
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	430a      	orrs	r2, r1
 80039fe:	609a      	str	r2, [r3, #8]
}
 8003a00:	bf00      	nop
 8003a02:	3714      	adds	r7, #20
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr
 8003a0c:	40012300 	.word	0x40012300
 8003a10:	0f000001 	.word	0x0f000001

08003a14 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a20:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a26:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d13c      	bne.n	8003aa8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a32:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d12b      	bne.n	8003aa0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d127      	bne.n	8003aa0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a56:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d006      	beq.n	8003a6c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d119      	bne.n	8003aa0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	685a      	ldr	r2, [r3, #4]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f022 0220 	bic.w	r2, r2, #32
 8003a7a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a80:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d105      	bne.n	8003aa0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a98:	f043 0201 	orr.w	r2, r3, #1
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003aa0:	68f8      	ldr	r0, [r7, #12]
 8003aa2:	f7ff fd7b 	bl	800359c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003aa6:	e00e      	b.n	8003ac6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aac:	f003 0310 	and.w	r3, r3, #16
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d003      	beq.n	8003abc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003ab4:	68f8      	ldr	r0, [r7, #12]
 8003ab6:	f7ff fd85 	bl	80035c4 <HAL_ADC_ErrorCallback>
}
 8003aba:	e004      	b.n	8003ac6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	4798      	blx	r3
}
 8003ac6:	bf00      	nop
 8003ac8:	3710      	adds	r7, #16
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}

08003ace <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003ace:	b580      	push	{r7, lr}
 8003ad0:	b084      	sub	sp, #16
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ada:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003adc:	68f8      	ldr	r0, [r7, #12]
 8003ade:	f7ff fd67 	bl	80035b0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ae2:	bf00      	nop
 8003ae4:	3710      	adds	r7, #16
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}

08003aea <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003aea:	b580      	push	{r7, lr}
 8003aec:	b084      	sub	sp, #16
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003af6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2240      	movs	r2, #64	; 0x40
 8003afc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b02:	f043 0204 	orr.w	r2, r3, #4
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003b0a:	68f8      	ldr	r0, [r7, #12]
 8003b0c:	f7ff fd5a 	bl	80035c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003b10:	bf00      	nop
 8003b12:	3710      	adds	r7, #16
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}

08003b18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b085      	sub	sp, #20
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f003 0307 	and.w	r3, r3, #7
 8003b26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b28:	4b0c      	ldr	r3, [pc, #48]	; (8003b5c <__NVIC_SetPriorityGrouping+0x44>)
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b2e:	68ba      	ldr	r2, [r7, #8]
 8003b30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b34:	4013      	ands	r3, r2
 8003b36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003b44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b4a:	4a04      	ldr	r2, [pc, #16]	; (8003b5c <__NVIC_SetPriorityGrouping+0x44>)
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	60d3      	str	r3, [r2, #12]
}
 8003b50:	bf00      	nop
 8003b52:	3714      	adds	r7, #20
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr
 8003b5c:	e000ed00 	.word	0xe000ed00

08003b60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b60:	b480      	push	{r7}
 8003b62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b64:	4b04      	ldr	r3, [pc, #16]	; (8003b78 <__NVIC_GetPriorityGrouping+0x18>)
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	0a1b      	lsrs	r3, r3, #8
 8003b6a:	f003 0307 	and.w	r3, r3, #7
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr
 8003b78:	e000ed00 	.word	0xe000ed00

08003b7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b083      	sub	sp, #12
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	4603      	mov	r3, r0
 8003b84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	db0b      	blt.n	8003ba6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b8e:	79fb      	ldrb	r3, [r7, #7]
 8003b90:	f003 021f 	and.w	r2, r3, #31
 8003b94:	4907      	ldr	r1, [pc, #28]	; (8003bb4 <__NVIC_EnableIRQ+0x38>)
 8003b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b9a:	095b      	lsrs	r3, r3, #5
 8003b9c:	2001      	movs	r0, #1
 8003b9e:	fa00 f202 	lsl.w	r2, r0, r2
 8003ba2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003ba6:	bf00      	nop
 8003ba8:	370c      	adds	r7, #12
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop
 8003bb4:	e000e100 	.word	0xe000e100

08003bb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b083      	sub	sp, #12
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	6039      	str	r1, [r7, #0]
 8003bc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	db0a      	blt.n	8003be2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	b2da      	uxtb	r2, r3
 8003bd0:	490c      	ldr	r1, [pc, #48]	; (8003c04 <__NVIC_SetPriority+0x4c>)
 8003bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bd6:	0112      	lsls	r2, r2, #4
 8003bd8:	b2d2      	uxtb	r2, r2
 8003bda:	440b      	add	r3, r1
 8003bdc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003be0:	e00a      	b.n	8003bf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	b2da      	uxtb	r2, r3
 8003be6:	4908      	ldr	r1, [pc, #32]	; (8003c08 <__NVIC_SetPriority+0x50>)
 8003be8:	79fb      	ldrb	r3, [r7, #7]
 8003bea:	f003 030f 	and.w	r3, r3, #15
 8003bee:	3b04      	subs	r3, #4
 8003bf0:	0112      	lsls	r2, r2, #4
 8003bf2:	b2d2      	uxtb	r2, r2
 8003bf4:	440b      	add	r3, r1
 8003bf6:	761a      	strb	r2, [r3, #24]
}
 8003bf8:	bf00      	nop
 8003bfa:	370c      	adds	r7, #12
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr
 8003c04:	e000e100 	.word	0xe000e100
 8003c08:	e000ed00 	.word	0xe000ed00

08003c0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b089      	sub	sp, #36	; 0x24
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	60b9      	str	r1, [r7, #8]
 8003c16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f003 0307 	and.w	r3, r3, #7
 8003c1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	f1c3 0307 	rsb	r3, r3, #7
 8003c26:	2b04      	cmp	r3, #4
 8003c28:	bf28      	it	cs
 8003c2a:	2304      	movcs	r3, #4
 8003c2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	3304      	adds	r3, #4
 8003c32:	2b06      	cmp	r3, #6
 8003c34:	d902      	bls.n	8003c3c <NVIC_EncodePriority+0x30>
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	3b03      	subs	r3, #3
 8003c3a:	e000      	b.n	8003c3e <NVIC_EncodePriority+0x32>
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c40:	f04f 32ff 	mov.w	r2, #4294967295
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4a:	43da      	mvns	r2, r3
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	401a      	ands	r2, r3
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c54:	f04f 31ff 	mov.w	r1, #4294967295
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c5e:	43d9      	mvns	r1, r3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c64:	4313      	orrs	r3, r2
         );
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3724      	adds	r7, #36	; 0x24
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr
	...

08003c74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b082      	sub	sp, #8
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	3b01      	subs	r3, #1
 8003c80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c84:	d301      	bcc.n	8003c8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c86:	2301      	movs	r3, #1
 8003c88:	e00f      	b.n	8003caa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c8a:	4a0a      	ldr	r2, [pc, #40]	; (8003cb4 <SysTick_Config+0x40>)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	3b01      	subs	r3, #1
 8003c90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c92:	210f      	movs	r1, #15
 8003c94:	f04f 30ff 	mov.w	r0, #4294967295
 8003c98:	f7ff ff8e 	bl	8003bb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c9c:	4b05      	ldr	r3, [pc, #20]	; (8003cb4 <SysTick_Config+0x40>)
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ca2:	4b04      	ldr	r3, [pc, #16]	; (8003cb4 <SysTick_Config+0x40>)
 8003ca4:	2207      	movs	r2, #7
 8003ca6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ca8:	2300      	movs	r3, #0
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3708      	adds	r7, #8
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	e000e010 	.word	0xe000e010

08003cb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b082      	sub	sp, #8
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f7ff ff29 	bl	8003b18 <__NVIC_SetPriorityGrouping>
}
 8003cc6:	bf00      	nop
 8003cc8:	3708      	adds	r7, #8
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}

08003cce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003cce:	b580      	push	{r7, lr}
 8003cd0:	b086      	sub	sp, #24
 8003cd2:	af00      	add	r7, sp, #0
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	60b9      	str	r1, [r7, #8]
 8003cd8:	607a      	str	r2, [r7, #4]
 8003cda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ce0:	f7ff ff3e 	bl	8003b60 <__NVIC_GetPriorityGrouping>
 8003ce4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ce6:	687a      	ldr	r2, [r7, #4]
 8003ce8:	68b9      	ldr	r1, [r7, #8]
 8003cea:	6978      	ldr	r0, [r7, #20]
 8003cec:	f7ff ff8e 	bl	8003c0c <NVIC_EncodePriority>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cf6:	4611      	mov	r1, r2
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f7ff ff5d 	bl	8003bb8 <__NVIC_SetPriority>
}
 8003cfe:	bf00      	nop
 8003d00:	3718      	adds	r7, #24
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}

08003d06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d06:	b580      	push	{r7, lr}
 8003d08:	b082      	sub	sp, #8
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d14:	4618      	mov	r0, r3
 8003d16:	f7ff ff31 	bl	8003b7c <__NVIC_EnableIRQ>
}
 8003d1a:	bf00      	nop
 8003d1c:	3708      	adds	r7, #8
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}

08003d22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d22:	b580      	push	{r7, lr}
 8003d24:	b082      	sub	sp, #8
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f7ff ffa2 	bl	8003c74 <SysTick_Config>
 8003d30:	4603      	mov	r3, r0
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3708      	adds	r7, #8
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
	...

08003d3c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b086      	sub	sp, #24
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003d44:	2300      	movs	r3, #0
 8003d46:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003d48:	f7ff faa4 	bl	8003294 <HAL_GetTick>
 8003d4c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d101      	bne.n	8003d58 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e099      	b.n	8003e8c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f022 0201 	bic.w	r2, r2, #1
 8003d76:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d78:	e00f      	b.n	8003d9a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d7a:	f7ff fa8b 	bl	8003294 <HAL_GetTick>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	2b05      	cmp	r3, #5
 8003d86:	d908      	bls.n	8003d9a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2220      	movs	r2, #32
 8003d8c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2203      	movs	r2, #3
 8003d92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003d96:	2303      	movs	r3, #3
 8003d98:	e078      	b.n	8003e8c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0301 	and.w	r3, r3, #1
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d1e8      	bne.n	8003d7a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003db0:	697a      	ldr	r2, [r7, #20]
 8003db2:	4b38      	ldr	r3, [pc, #224]	; (8003e94 <HAL_DMA_Init+0x158>)
 8003db4:	4013      	ands	r3, r2
 8003db6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	685a      	ldr	r2, [r3, #4]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003dc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	691b      	ldr	r3, [r3, #16]
 8003dcc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dd2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	699b      	ldr	r3, [r3, #24]
 8003dd8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dde:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6a1b      	ldr	r3, [r3, #32]
 8003de4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003de6:	697a      	ldr	r2, [r7, #20]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df0:	2b04      	cmp	r3, #4
 8003df2:	d107      	bne.n	8003e04 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	697a      	ldr	r2, [r7, #20]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	697a      	ldr	r2, [r7, #20]
 8003e0a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	f023 0307 	bic.w	r3, r3, #7
 8003e1a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e20:	697a      	ldr	r2, [r7, #20]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2a:	2b04      	cmp	r3, #4
 8003e2c:	d117      	bne.n	8003e5e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e32:	697a      	ldr	r2, [r7, #20]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d00e      	beq.n	8003e5e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	f000 fb01 	bl	8004448 <DMA_CheckFifoParam>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d008      	beq.n	8003e5e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2240      	movs	r2, #64	; 0x40
 8003e50:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2201      	movs	r2, #1
 8003e56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e016      	b.n	8003e8c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	697a      	ldr	r2, [r7, #20]
 8003e64:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f000 fab8 	bl	80043dc <DMA_CalcBaseAndBitshift>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e74:	223f      	movs	r2, #63	; 0x3f
 8003e76:	409a      	lsls	r2, r3
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2201      	movs	r2, #1
 8003e86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003e8a:	2300      	movs	r3, #0
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3718      	adds	r7, #24
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	f010803f 	.word	0xf010803f

08003e98 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b086      	sub	sp, #24
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	60b9      	str	r1, [r7, #8]
 8003ea2:	607a      	str	r2, [r7, #4]
 8003ea4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eae:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d101      	bne.n	8003ebe <HAL_DMA_Start_IT+0x26>
 8003eba:	2302      	movs	r3, #2
 8003ebc:	e040      	b.n	8003f40 <HAL_DMA_Start_IT+0xa8>
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d12f      	bne.n	8003f32 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2202      	movs	r2, #2
 8003ed6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2200      	movs	r2, #0
 8003ede:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	687a      	ldr	r2, [r7, #4]
 8003ee4:	68b9      	ldr	r1, [r7, #8]
 8003ee6:	68f8      	ldr	r0, [r7, #12]
 8003ee8:	f000 fa4a 	bl	8004380 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ef0:	223f      	movs	r2, #63	; 0x3f
 8003ef2:	409a      	lsls	r2, r3
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f042 0216 	orr.w	r2, r2, #22
 8003f06:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d007      	beq.n	8003f20 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f042 0208 	orr.w	r2, r2, #8
 8003f1e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f042 0201 	orr.w	r2, r2, #1
 8003f2e:	601a      	str	r2, [r3, #0]
 8003f30:	e005      	b.n	8003f3e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003f3a:	2302      	movs	r3, #2
 8003f3c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003f3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3718      	adds	r7, #24
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}

08003f48 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b084      	sub	sp, #16
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f54:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003f56:	f7ff f99d 	bl	8003294 <HAL_GetTick>
 8003f5a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	2b02      	cmp	r3, #2
 8003f66:	d008      	beq.n	8003f7a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2280      	movs	r2, #128	; 0x80
 8003f6c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2200      	movs	r2, #0
 8003f72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e052      	b.n	8004020 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f022 0216 	bic.w	r2, r2, #22
 8003f88:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	695a      	ldr	r2, [r3, #20]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f98:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d103      	bne.n	8003faa <HAL_DMA_Abort+0x62>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d007      	beq.n	8003fba <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f022 0208 	bic.w	r2, r2, #8
 8003fb8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f022 0201 	bic.w	r2, r2, #1
 8003fc8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fca:	e013      	b.n	8003ff4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003fcc:	f7ff f962 	bl	8003294 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	2b05      	cmp	r3, #5
 8003fd8:	d90c      	bls.n	8003ff4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2220      	movs	r2, #32
 8003fde:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2203      	movs	r2, #3
 8003fe4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003ff0:	2303      	movs	r3, #3
 8003ff2:	e015      	b.n	8004020 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0301 	and.w	r3, r3, #1
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d1e4      	bne.n	8003fcc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004006:	223f      	movs	r2, #63	; 0x3f
 8004008:	409a      	lsls	r2, r3
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2201      	movs	r2, #1
 8004012:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2200      	movs	r2, #0
 800401a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800401e:	2300      	movs	r3, #0
}
 8004020:	4618      	mov	r0, r3
 8004022:	3710      	adds	r7, #16
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}

08004028 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004028:	b480      	push	{r7}
 800402a:	b083      	sub	sp, #12
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004036:	b2db      	uxtb	r3, r3
 8004038:	2b02      	cmp	r3, #2
 800403a:	d004      	beq.n	8004046 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2280      	movs	r2, #128	; 0x80
 8004040:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e00c      	b.n	8004060 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2205      	movs	r2, #5
 800404a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f022 0201 	bic.w	r2, r2, #1
 800405c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800405e:	2300      	movs	r3, #0
}
 8004060:	4618      	mov	r0, r3
 8004062:	370c      	adds	r7, #12
 8004064:	46bd      	mov	sp, r7
 8004066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406a:	4770      	bx	lr

0800406c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b086      	sub	sp, #24
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004074:	2300      	movs	r3, #0
 8004076:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004078:	4b92      	ldr	r3, [pc, #584]	; (80042c4 <HAL_DMA_IRQHandler+0x258>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a92      	ldr	r2, [pc, #584]	; (80042c8 <HAL_DMA_IRQHandler+0x25c>)
 800407e:	fba2 2303 	umull	r2, r3, r2, r3
 8004082:	0a9b      	lsrs	r3, r3, #10
 8004084:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800408a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004096:	2208      	movs	r2, #8
 8004098:	409a      	lsls	r2, r3
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	4013      	ands	r3, r2
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d01a      	beq.n	80040d8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0304 	and.w	r3, r3, #4
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d013      	beq.n	80040d8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f022 0204 	bic.w	r2, r2, #4
 80040be:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040c4:	2208      	movs	r2, #8
 80040c6:	409a      	lsls	r2, r3
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040d0:	f043 0201 	orr.w	r2, r3, #1
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040dc:	2201      	movs	r2, #1
 80040de:	409a      	lsls	r2, r3
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	4013      	ands	r3, r2
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d012      	beq.n	800410e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	695b      	ldr	r3, [r3, #20]
 80040ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00b      	beq.n	800410e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040fa:	2201      	movs	r2, #1
 80040fc:	409a      	lsls	r2, r3
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004106:	f043 0202 	orr.w	r2, r3, #2
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004112:	2204      	movs	r2, #4
 8004114:	409a      	lsls	r2, r3
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	4013      	ands	r3, r2
 800411a:	2b00      	cmp	r3, #0
 800411c:	d012      	beq.n	8004144 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0302 	and.w	r3, r3, #2
 8004128:	2b00      	cmp	r3, #0
 800412a:	d00b      	beq.n	8004144 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004130:	2204      	movs	r2, #4
 8004132:	409a      	lsls	r2, r3
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800413c:	f043 0204 	orr.w	r2, r3, #4
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004148:	2210      	movs	r2, #16
 800414a:	409a      	lsls	r2, r3
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	4013      	ands	r3, r2
 8004150:	2b00      	cmp	r3, #0
 8004152:	d043      	beq.n	80041dc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 0308 	and.w	r3, r3, #8
 800415e:	2b00      	cmp	r3, #0
 8004160:	d03c      	beq.n	80041dc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004166:	2210      	movs	r2, #16
 8004168:	409a      	lsls	r2, r3
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004178:	2b00      	cmp	r3, #0
 800417a:	d018      	beq.n	80041ae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d108      	bne.n	800419c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800418e:	2b00      	cmp	r3, #0
 8004190:	d024      	beq.n	80041dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	4798      	blx	r3
 800419a:	e01f      	b.n	80041dc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d01b      	beq.n	80041dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	4798      	blx	r3
 80041ac:	e016      	b.n	80041dc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d107      	bne.n	80041cc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f022 0208 	bic.w	r2, r2, #8
 80041ca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d003      	beq.n	80041dc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041e0:	2220      	movs	r2, #32
 80041e2:	409a      	lsls	r2, r3
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	4013      	ands	r3, r2
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	f000 808e 	beq.w	800430a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0310 	and.w	r3, r3, #16
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	f000 8086 	beq.w	800430a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004202:	2220      	movs	r2, #32
 8004204:	409a      	lsls	r2, r3
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004210:	b2db      	uxtb	r3, r3
 8004212:	2b05      	cmp	r3, #5
 8004214:	d136      	bne.n	8004284 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f022 0216 	bic.w	r2, r2, #22
 8004224:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	695a      	ldr	r2, [r3, #20]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004234:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423a:	2b00      	cmp	r3, #0
 800423c:	d103      	bne.n	8004246 <HAL_DMA_IRQHandler+0x1da>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004242:	2b00      	cmp	r3, #0
 8004244:	d007      	beq.n	8004256 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f022 0208 	bic.w	r2, r2, #8
 8004254:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800425a:	223f      	movs	r2, #63	; 0x3f
 800425c:	409a      	lsls	r2, r3
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2201      	movs	r2, #1
 8004266:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004276:	2b00      	cmp	r3, #0
 8004278:	d07d      	beq.n	8004376 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	4798      	blx	r3
        }
        return;
 8004282:	e078      	b.n	8004376 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d01c      	beq.n	80042cc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d108      	bne.n	80042b2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d030      	beq.n	800430a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	4798      	blx	r3
 80042b0:	e02b      	b.n	800430a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d027      	beq.n	800430a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	4798      	blx	r3
 80042c2:	e022      	b.n	800430a <HAL_DMA_IRQHandler+0x29e>
 80042c4:	20000010 	.word	0x20000010
 80042c8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d10f      	bne.n	80042fa <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f022 0210 	bic.w	r2, r2, #16
 80042e8:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2201      	movs	r2, #1
 80042ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d003      	beq.n	800430a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800430e:	2b00      	cmp	r3, #0
 8004310:	d032      	beq.n	8004378 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	2b00      	cmp	r3, #0
 800431c:	d022      	beq.n	8004364 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2205      	movs	r2, #5
 8004322:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f022 0201 	bic.w	r2, r2, #1
 8004334:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	3301      	adds	r3, #1
 800433a:	60bb      	str	r3, [r7, #8]
 800433c:	697a      	ldr	r2, [r7, #20]
 800433e:	429a      	cmp	r2, r3
 8004340:	d307      	bcc.n	8004352 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 0301 	and.w	r3, r3, #1
 800434c:	2b00      	cmp	r3, #0
 800434e:	d1f2      	bne.n	8004336 <HAL_DMA_IRQHandler+0x2ca>
 8004350:	e000      	b.n	8004354 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004352:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004368:	2b00      	cmp	r3, #0
 800436a:	d005      	beq.n	8004378 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	4798      	blx	r3
 8004374:	e000      	b.n	8004378 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004376:	bf00      	nop
    }
  }
}
 8004378:	3718      	adds	r7, #24
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}
 800437e:	bf00      	nop

08004380 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004380:	b480      	push	{r7}
 8004382:	b085      	sub	sp, #20
 8004384:	af00      	add	r7, sp, #0
 8004386:	60f8      	str	r0, [r7, #12]
 8004388:	60b9      	str	r1, [r7, #8]
 800438a:	607a      	str	r2, [r7, #4]
 800438c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800439c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	683a      	ldr	r2, [r7, #0]
 80043a4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	2b40      	cmp	r3, #64	; 0x40
 80043ac:	d108      	bne.n	80043c0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68ba      	ldr	r2, [r7, #8]
 80043bc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80043be:	e007      	b.n	80043d0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	68ba      	ldr	r2, [r7, #8]
 80043c6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	687a      	ldr	r2, [r7, #4]
 80043ce:	60da      	str	r2, [r3, #12]
}
 80043d0:	bf00      	nop
 80043d2:	3714      	adds	r7, #20
 80043d4:	46bd      	mov	sp, r7
 80043d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043da:	4770      	bx	lr

080043dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80043dc:	b480      	push	{r7}
 80043de:	b085      	sub	sp, #20
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	3b10      	subs	r3, #16
 80043ec:	4a14      	ldr	r2, [pc, #80]	; (8004440 <DMA_CalcBaseAndBitshift+0x64>)
 80043ee:	fba2 2303 	umull	r2, r3, r2, r3
 80043f2:	091b      	lsrs	r3, r3, #4
 80043f4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80043f6:	4a13      	ldr	r2, [pc, #76]	; (8004444 <DMA_CalcBaseAndBitshift+0x68>)
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	4413      	add	r3, r2
 80043fc:	781b      	ldrb	r3, [r3, #0]
 80043fe:	461a      	mov	r2, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2b03      	cmp	r3, #3
 8004408:	d909      	bls.n	800441e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004412:	f023 0303 	bic.w	r3, r3, #3
 8004416:	1d1a      	adds	r2, r3, #4
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	659a      	str	r2, [r3, #88]	; 0x58
 800441c:	e007      	b.n	800442e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004426:	f023 0303 	bic.w	r3, r3, #3
 800442a:	687a      	ldr	r2, [r7, #4]
 800442c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004432:	4618      	mov	r0, r3
 8004434:	3714      	adds	r7, #20
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	aaaaaaab 	.word	0xaaaaaaab
 8004444:	0800c7b4 	.word	0x0800c7b4

08004448 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004448:	b480      	push	{r7}
 800444a:	b085      	sub	sp, #20
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004450:	2300      	movs	r3, #0
 8004452:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004458:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	699b      	ldr	r3, [r3, #24]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d11f      	bne.n	80044a2 <DMA_CheckFifoParam+0x5a>
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	2b03      	cmp	r3, #3
 8004466:	d856      	bhi.n	8004516 <DMA_CheckFifoParam+0xce>
 8004468:	a201      	add	r2, pc, #4	; (adr r2, 8004470 <DMA_CheckFifoParam+0x28>)
 800446a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800446e:	bf00      	nop
 8004470:	08004481 	.word	0x08004481
 8004474:	08004493 	.word	0x08004493
 8004478:	08004481 	.word	0x08004481
 800447c:	08004517 	.word	0x08004517
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004484:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004488:	2b00      	cmp	r3, #0
 800448a:	d046      	beq.n	800451a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004490:	e043      	b.n	800451a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004496:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800449a:	d140      	bne.n	800451e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044a0:	e03d      	b.n	800451e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	699b      	ldr	r3, [r3, #24]
 80044a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044aa:	d121      	bne.n	80044f0 <DMA_CheckFifoParam+0xa8>
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	2b03      	cmp	r3, #3
 80044b0:	d837      	bhi.n	8004522 <DMA_CheckFifoParam+0xda>
 80044b2:	a201      	add	r2, pc, #4	; (adr r2, 80044b8 <DMA_CheckFifoParam+0x70>)
 80044b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044b8:	080044c9 	.word	0x080044c9
 80044bc:	080044cf 	.word	0x080044cf
 80044c0:	080044c9 	.word	0x080044c9
 80044c4:	080044e1 	.word	0x080044e1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	73fb      	strb	r3, [r7, #15]
      break;
 80044cc:	e030      	b.n	8004530 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d025      	beq.n	8004526 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044de:	e022      	b.n	8004526 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044e4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80044e8:	d11f      	bne.n	800452a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80044ee:	e01c      	b.n	800452a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	2b02      	cmp	r3, #2
 80044f4:	d903      	bls.n	80044fe <DMA_CheckFifoParam+0xb6>
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	2b03      	cmp	r3, #3
 80044fa:	d003      	beq.n	8004504 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80044fc:	e018      	b.n	8004530 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	73fb      	strb	r3, [r7, #15]
      break;
 8004502:	e015      	b.n	8004530 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004508:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800450c:	2b00      	cmp	r3, #0
 800450e:	d00e      	beq.n	800452e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	73fb      	strb	r3, [r7, #15]
      break;
 8004514:	e00b      	b.n	800452e <DMA_CheckFifoParam+0xe6>
      break;
 8004516:	bf00      	nop
 8004518:	e00a      	b.n	8004530 <DMA_CheckFifoParam+0xe8>
      break;
 800451a:	bf00      	nop
 800451c:	e008      	b.n	8004530 <DMA_CheckFifoParam+0xe8>
      break;
 800451e:	bf00      	nop
 8004520:	e006      	b.n	8004530 <DMA_CheckFifoParam+0xe8>
      break;
 8004522:	bf00      	nop
 8004524:	e004      	b.n	8004530 <DMA_CheckFifoParam+0xe8>
      break;
 8004526:	bf00      	nop
 8004528:	e002      	b.n	8004530 <DMA_CheckFifoParam+0xe8>
      break;   
 800452a:	bf00      	nop
 800452c:	e000      	b.n	8004530 <DMA_CheckFifoParam+0xe8>
      break;
 800452e:	bf00      	nop
    }
  } 
  
  return status; 
 8004530:	7bfb      	ldrb	r3, [r7, #15]
}
 8004532:	4618      	mov	r0, r3
 8004534:	3714      	adds	r7, #20
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr
 800453e:	bf00      	nop

08004540 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004540:	b480      	push	{r7}
 8004542:	b089      	sub	sp, #36	; 0x24
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
 8004548:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800454a:	2300      	movs	r3, #0
 800454c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800454e:	2300      	movs	r3, #0
 8004550:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004552:	2300      	movs	r3, #0
 8004554:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004556:	2300      	movs	r3, #0
 8004558:	61fb      	str	r3, [r7, #28]
 800455a:	e16b      	b.n	8004834 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800455c:	2201      	movs	r2, #1
 800455e:	69fb      	ldr	r3, [r7, #28]
 8004560:	fa02 f303 	lsl.w	r3, r2, r3
 8004564:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	697a      	ldr	r2, [r7, #20]
 800456c:	4013      	ands	r3, r2
 800456e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004570:	693a      	ldr	r2, [r7, #16]
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	429a      	cmp	r2, r3
 8004576:	f040 815a 	bne.w	800482e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	f003 0303 	and.w	r3, r3, #3
 8004582:	2b01      	cmp	r3, #1
 8004584:	d005      	beq.n	8004592 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800458e:	2b02      	cmp	r3, #2
 8004590:	d130      	bne.n	80045f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004598:	69fb      	ldr	r3, [r7, #28]
 800459a:	005b      	lsls	r3, r3, #1
 800459c:	2203      	movs	r2, #3
 800459e:	fa02 f303 	lsl.w	r3, r2, r3
 80045a2:	43db      	mvns	r3, r3
 80045a4:	69ba      	ldr	r2, [r7, #24]
 80045a6:	4013      	ands	r3, r2
 80045a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	68da      	ldr	r2, [r3, #12]
 80045ae:	69fb      	ldr	r3, [r7, #28]
 80045b0:	005b      	lsls	r3, r3, #1
 80045b2:	fa02 f303 	lsl.w	r3, r2, r3
 80045b6:	69ba      	ldr	r2, [r7, #24]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	69ba      	ldr	r2, [r7, #24]
 80045c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80045c8:	2201      	movs	r2, #1
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	fa02 f303 	lsl.w	r3, r2, r3
 80045d0:	43db      	mvns	r3, r3
 80045d2:	69ba      	ldr	r2, [r7, #24]
 80045d4:	4013      	ands	r3, r2
 80045d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	091b      	lsrs	r3, r3, #4
 80045de:	f003 0201 	and.w	r2, r3, #1
 80045e2:	69fb      	ldr	r3, [r7, #28]
 80045e4:	fa02 f303 	lsl.w	r3, r2, r3
 80045e8:	69ba      	ldr	r2, [r7, #24]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	69ba      	ldr	r2, [r7, #24]
 80045f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	f003 0303 	and.w	r3, r3, #3
 80045fc:	2b03      	cmp	r3, #3
 80045fe:	d017      	beq.n	8004630 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004606:	69fb      	ldr	r3, [r7, #28]
 8004608:	005b      	lsls	r3, r3, #1
 800460a:	2203      	movs	r2, #3
 800460c:	fa02 f303 	lsl.w	r3, r2, r3
 8004610:	43db      	mvns	r3, r3
 8004612:	69ba      	ldr	r2, [r7, #24]
 8004614:	4013      	ands	r3, r2
 8004616:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	689a      	ldr	r2, [r3, #8]
 800461c:	69fb      	ldr	r3, [r7, #28]
 800461e:	005b      	lsls	r3, r3, #1
 8004620:	fa02 f303 	lsl.w	r3, r2, r3
 8004624:	69ba      	ldr	r2, [r7, #24]
 8004626:	4313      	orrs	r3, r2
 8004628:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	69ba      	ldr	r2, [r7, #24]
 800462e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f003 0303 	and.w	r3, r3, #3
 8004638:	2b02      	cmp	r3, #2
 800463a:	d123      	bne.n	8004684 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	08da      	lsrs	r2, r3, #3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	3208      	adds	r2, #8
 8004644:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004648:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	f003 0307 	and.w	r3, r3, #7
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	220f      	movs	r2, #15
 8004654:	fa02 f303 	lsl.w	r3, r2, r3
 8004658:	43db      	mvns	r3, r3
 800465a:	69ba      	ldr	r2, [r7, #24]
 800465c:	4013      	ands	r3, r2
 800465e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	691a      	ldr	r2, [r3, #16]
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	f003 0307 	and.w	r3, r3, #7
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	fa02 f303 	lsl.w	r3, r2, r3
 8004670:	69ba      	ldr	r2, [r7, #24]
 8004672:	4313      	orrs	r3, r2
 8004674:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004676:	69fb      	ldr	r3, [r7, #28]
 8004678:	08da      	lsrs	r2, r3, #3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	3208      	adds	r2, #8
 800467e:	69b9      	ldr	r1, [r7, #24]
 8004680:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800468a:	69fb      	ldr	r3, [r7, #28]
 800468c:	005b      	lsls	r3, r3, #1
 800468e:	2203      	movs	r2, #3
 8004690:	fa02 f303 	lsl.w	r3, r2, r3
 8004694:	43db      	mvns	r3, r3
 8004696:	69ba      	ldr	r2, [r7, #24]
 8004698:	4013      	ands	r3, r2
 800469a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	f003 0203 	and.w	r2, r3, #3
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	005b      	lsls	r3, r3, #1
 80046a8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ac:	69ba      	ldr	r2, [r7, #24]
 80046ae:	4313      	orrs	r3, r2
 80046b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	69ba      	ldr	r2, [r7, #24]
 80046b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	f000 80b4 	beq.w	800482e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046c6:	2300      	movs	r3, #0
 80046c8:	60fb      	str	r3, [r7, #12]
 80046ca:	4b60      	ldr	r3, [pc, #384]	; (800484c <HAL_GPIO_Init+0x30c>)
 80046cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ce:	4a5f      	ldr	r2, [pc, #380]	; (800484c <HAL_GPIO_Init+0x30c>)
 80046d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80046d4:	6453      	str	r3, [r2, #68]	; 0x44
 80046d6:	4b5d      	ldr	r3, [pc, #372]	; (800484c <HAL_GPIO_Init+0x30c>)
 80046d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046de:	60fb      	str	r3, [r7, #12]
 80046e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80046e2:	4a5b      	ldr	r2, [pc, #364]	; (8004850 <HAL_GPIO_Init+0x310>)
 80046e4:	69fb      	ldr	r3, [r7, #28]
 80046e6:	089b      	lsrs	r3, r3, #2
 80046e8:	3302      	adds	r3, #2
 80046ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80046f0:	69fb      	ldr	r3, [r7, #28]
 80046f2:	f003 0303 	and.w	r3, r3, #3
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	220f      	movs	r2, #15
 80046fa:	fa02 f303 	lsl.w	r3, r2, r3
 80046fe:	43db      	mvns	r3, r3
 8004700:	69ba      	ldr	r2, [r7, #24]
 8004702:	4013      	ands	r3, r2
 8004704:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	4a52      	ldr	r2, [pc, #328]	; (8004854 <HAL_GPIO_Init+0x314>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d02b      	beq.n	8004766 <HAL_GPIO_Init+0x226>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4a51      	ldr	r2, [pc, #324]	; (8004858 <HAL_GPIO_Init+0x318>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d025      	beq.n	8004762 <HAL_GPIO_Init+0x222>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a50      	ldr	r2, [pc, #320]	; (800485c <HAL_GPIO_Init+0x31c>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d01f      	beq.n	800475e <HAL_GPIO_Init+0x21e>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a4f      	ldr	r2, [pc, #316]	; (8004860 <HAL_GPIO_Init+0x320>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d019      	beq.n	800475a <HAL_GPIO_Init+0x21a>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a4e      	ldr	r2, [pc, #312]	; (8004864 <HAL_GPIO_Init+0x324>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d013      	beq.n	8004756 <HAL_GPIO_Init+0x216>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a4d      	ldr	r2, [pc, #308]	; (8004868 <HAL_GPIO_Init+0x328>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d00d      	beq.n	8004752 <HAL_GPIO_Init+0x212>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a4c      	ldr	r2, [pc, #304]	; (800486c <HAL_GPIO_Init+0x32c>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d007      	beq.n	800474e <HAL_GPIO_Init+0x20e>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a4b      	ldr	r2, [pc, #300]	; (8004870 <HAL_GPIO_Init+0x330>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d101      	bne.n	800474a <HAL_GPIO_Init+0x20a>
 8004746:	2307      	movs	r3, #7
 8004748:	e00e      	b.n	8004768 <HAL_GPIO_Init+0x228>
 800474a:	2308      	movs	r3, #8
 800474c:	e00c      	b.n	8004768 <HAL_GPIO_Init+0x228>
 800474e:	2306      	movs	r3, #6
 8004750:	e00a      	b.n	8004768 <HAL_GPIO_Init+0x228>
 8004752:	2305      	movs	r3, #5
 8004754:	e008      	b.n	8004768 <HAL_GPIO_Init+0x228>
 8004756:	2304      	movs	r3, #4
 8004758:	e006      	b.n	8004768 <HAL_GPIO_Init+0x228>
 800475a:	2303      	movs	r3, #3
 800475c:	e004      	b.n	8004768 <HAL_GPIO_Init+0x228>
 800475e:	2302      	movs	r3, #2
 8004760:	e002      	b.n	8004768 <HAL_GPIO_Init+0x228>
 8004762:	2301      	movs	r3, #1
 8004764:	e000      	b.n	8004768 <HAL_GPIO_Init+0x228>
 8004766:	2300      	movs	r3, #0
 8004768:	69fa      	ldr	r2, [r7, #28]
 800476a:	f002 0203 	and.w	r2, r2, #3
 800476e:	0092      	lsls	r2, r2, #2
 8004770:	4093      	lsls	r3, r2
 8004772:	69ba      	ldr	r2, [r7, #24]
 8004774:	4313      	orrs	r3, r2
 8004776:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004778:	4935      	ldr	r1, [pc, #212]	; (8004850 <HAL_GPIO_Init+0x310>)
 800477a:	69fb      	ldr	r3, [r7, #28]
 800477c:	089b      	lsrs	r3, r3, #2
 800477e:	3302      	adds	r3, #2
 8004780:	69ba      	ldr	r2, [r7, #24]
 8004782:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004786:	4b3b      	ldr	r3, [pc, #236]	; (8004874 <HAL_GPIO_Init+0x334>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	43db      	mvns	r3, r3
 8004790:	69ba      	ldr	r2, [r7, #24]
 8004792:	4013      	ands	r3, r2
 8004794:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d003      	beq.n	80047aa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80047a2:	69ba      	ldr	r2, [r7, #24]
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80047aa:	4a32      	ldr	r2, [pc, #200]	; (8004874 <HAL_GPIO_Init+0x334>)
 80047ac:	69bb      	ldr	r3, [r7, #24]
 80047ae:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80047b0:	4b30      	ldr	r3, [pc, #192]	; (8004874 <HAL_GPIO_Init+0x334>)
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	43db      	mvns	r3, r3
 80047ba:	69ba      	ldr	r2, [r7, #24]
 80047bc:	4013      	ands	r3, r2
 80047be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d003      	beq.n	80047d4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80047cc:	69ba      	ldr	r2, [r7, #24]
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80047d4:	4a27      	ldr	r2, [pc, #156]	; (8004874 <HAL_GPIO_Init+0x334>)
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80047da:	4b26      	ldr	r3, [pc, #152]	; (8004874 <HAL_GPIO_Init+0x334>)
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	43db      	mvns	r3, r3
 80047e4:	69ba      	ldr	r2, [r7, #24]
 80047e6:	4013      	ands	r3, r2
 80047e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d003      	beq.n	80047fe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80047f6:	69ba      	ldr	r2, [r7, #24]
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80047fe:	4a1d      	ldr	r2, [pc, #116]	; (8004874 <HAL_GPIO_Init+0x334>)
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004804:	4b1b      	ldr	r3, [pc, #108]	; (8004874 <HAL_GPIO_Init+0x334>)
 8004806:	68db      	ldr	r3, [r3, #12]
 8004808:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	43db      	mvns	r3, r3
 800480e:	69ba      	ldr	r2, [r7, #24]
 8004810:	4013      	ands	r3, r2
 8004812:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800481c:	2b00      	cmp	r3, #0
 800481e:	d003      	beq.n	8004828 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004820:	69ba      	ldr	r2, [r7, #24]
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	4313      	orrs	r3, r2
 8004826:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004828:	4a12      	ldr	r2, [pc, #72]	; (8004874 <HAL_GPIO_Init+0x334>)
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800482e:	69fb      	ldr	r3, [r7, #28]
 8004830:	3301      	adds	r3, #1
 8004832:	61fb      	str	r3, [r7, #28]
 8004834:	69fb      	ldr	r3, [r7, #28]
 8004836:	2b0f      	cmp	r3, #15
 8004838:	f67f ae90 	bls.w	800455c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800483c:	bf00      	nop
 800483e:	bf00      	nop
 8004840:	3724      	adds	r7, #36	; 0x24
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	40023800 	.word	0x40023800
 8004850:	40013800 	.word	0x40013800
 8004854:	40020000 	.word	0x40020000
 8004858:	40020400 	.word	0x40020400
 800485c:	40020800 	.word	0x40020800
 8004860:	40020c00 	.word	0x40020c00
 8004864:	40021000 	.word	0x40021000
 8004868:	40021400 	.word	0x40021400
 800486c:	40021800 	.word	0x40021800
 8004870:	40021c00 	.word	0x40021c00
 8004874:	40013c00 	.word	0x40013c00

08004878 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004878:	b480      	push	{r7}
 800487a:	b083      	sub	sp, #12
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	460b      	mov	r3, r1
 8004882:	807b      	strh	r3, [r7, #2]
 8004884:	4613      	mov	r3, r2
 8004886:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004888:	787b      	ldrb	r3, [r7, #1]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d003      	beq.n	8004896 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800488e:	887a      	ldrh	r2, [r7, #2]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004894:	e003      	b.n	800489e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004896:	887b      	ldrh	r3, [r7, #2]
 8004898:	041a      	lsls	r2, r3, #16
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	619a      	str	r2, [r3, #24]
}
 800489e:	bf00      	nop
 80048a0:	370c      	adds	r7, #12
 80048a2:	46bd      	mov	sp, r7
 80048a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a8:	4770      	bx	lr

080048aa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80048aa:	b480      	push	{r7}
 80048ac:	b085      	sub	sp, #20
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	6078      	str	r0, [r7, #4]
 80048b2:	460b      	mov	r3, r1
 80048b4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	695b      	ldr	r3, [r3, #20]
 80048ba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80048bc:	887a      	ldrh	r2, [r7, #2]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	4013      	ands	r3, r2
 80048c2:	041a      	lsls	r2, r3, #16
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	43d9      	mvns	r1, r3
 80048c8:	887b      	ldrh	r3, [r7, #2]
 80048ca:	400b      	ands	r3, r1
 80048cc:	431a      	orrs	r2, r3
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	619a      	str	r2, [r3, #24]
}
 80048d2:	bf00      	nop
 80048d4:	3714      	adds	r7, #20
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr
	...

080048e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b084      	sub	sp, #16
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d101      	bne.n	80048f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e12b      	b.n	8004b4a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d106      	bne.n	800490c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f7fc fede 	bl	80016c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2224      	movs	r2, #36	; 0x24
 8004910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f022 0201 	bic.w	r2, r2, #1
 8004922:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004932:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004942:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004944:	f001 fbd8 	bl	80060f8 <HAL_RCC_GetPCLK1Freq>
 8004948:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	4a81      	ldr	r2, [pc, #516]	; (8004b54 <HAL_I2C_Init+0x274>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d807      	bhi.n	8004964 <HAL_I2C_Init+0x84>
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	4a80      	ldr	r2, [pc, #512]	; (8004b58 <HAL_I2C_Init+0x278>)
 8004958:	4293      	cmp	r3, r2
 800495a:	bf94      	ite	ls
 800495c:	2301      	movls	r3, #1
 800495e:	2300      	movhi	r3, #0
 8004960:	b2db      	uxtb	r3, r3
 8004962:	e006      	b.n	8004972 <HAL_I2C_Init+0x92>
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	4a7d      	ldr	r2, [pc, #500]	; (8004b5c <HAL_I2C_Init+0x27c>)
 8004968:	4293      	cmp	r3, r2
 800496a:	bf94      	ite	ls
 800496c:	2301      	movls	r3, #1
 800496e:	2300      	movhi	r3, #0
 8004970:	b2db      	uxtb	r3, r3
 8004972:	2b00      	cmp	r3, #0
 8004974:	d001      	beq.n	800497a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e0e7      	b.n	8004b4a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	4a78      	ldr	r2, [pc, #480]	; (8004b60 <HAL_I2C_Init+0x280>)
 800497e:	fba2 2303 	umull	r2, r3, r2, r3
 8004982:	0c9b      	lsrs	r3, r3, #18
 8004984:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	68ba      	ldr	r2, [r7, #8]
 8004996:	430a      	orrs	r2, r1
 8004998:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	6a1b      	ldr	r3, [r3, #32]
 80049a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	4a6a      	ldr	r2, [pc, #424]	; (8004b54 <HAL_I2C_Init+0x274>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d802      	bhi.n	80049b4 <HAL_I2C_Init+0xd4>
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	3301      	adds	r3, #1
 80049b2:	e009      	b.n	80049c8 <HAL_I2C_Init+0xe8>
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80049ba:	fb02 f303 	mul.w	r3, r2, r3
 80049be:	4a69      	ldr	r2, [pc, #420]	; (8004b64 <HAL_I2C_Init+0x284>)
 80049c0:	fba2 2303 	umull	r2, r3, r2, r3
 80049c4:	099b      	lsrs	r3, r3, #6
 80049c6:	3301      	adds	r3, #1
 80049c8:	687a      	ldr	r2, [r7, #4]
 80049ca:	6812      	ldr	r2, [r2, #0]
 80049cc:	430b      	orrs	r3, r1
 80049ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	69db      	ldr	r3, [r3, #28]
 80049d6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80049da:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	495c      	ldr	r1, [pc, #368]	; (8004b54 <HAL_I2C_Init+0x274>)
 80049e4:	428b      	cmp	r3, r1
 80049e6:	d819      	bhi.n	8004a1c <HAL_I2C_Init+0x13c>
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	1e59      	subs	r1, r3, #1
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	005b      	lsls	r3, r3, #1
 80049f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80049f6:	1c59      	adds	r1, r3, #1
 80049f8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80049fc:	400b      	ands	r3, r1
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00a      	beq.n	8004a18 <HAL_I2C_Init+0x138>
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	1e59      	subs	r1, r3, #1
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	005b      	lsls	r3, r3, #1
 8004a0c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a10:	3301      	adds	r3, #1
 8004a12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a16:	e051      	b.n	8004abc <HAL_I2C_Init+0x1dc>
 8004a18:	2304      	movs	r3, #4
 8004a1a:	e04f      	b.n	8004abc <HAL_I2C_Init+0x1dc>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d111      	bne.n	8004a48 <HAL_I2C_Init+0x168>
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	1e58      	subs	r0, r3, #1
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6859      	ldr	r1, [r3, #4]
 8004a2c:	460b      	mov	r3, r1
 8004a2e:	005b      	lsls	r3, r3, #1
 8004a30:	440b      	add	r3, r1
 8004a32:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a36:	3301      	adds	r3, #1
 8004a38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	bf0c      	ite	eq
 8004a40:	2301      	moveq	r3, #1
 8004a42:	2300      	movne	r3, #0
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	e012      	b.n	8004a6e <HAL_I2C_Init+0x18e>
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	1e58      	subs	r0, r3, #1
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6859      	ldr	r1, [r3, #4]
 8004a50:	460b      	mov	r3, r1
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	440b      	add	r3, r1
 8004a56:	0099      	lsls	r1, r3, #2
 8004a58:	440b      	add	r3, r1
 8004a5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a5e:	3301      	adds	r3, #1
 8004a60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	bf0c      	ite	eq
 8004a68:	2301      	moveq	r3, #1
 8004a6a:	2300      	movne	r3, #0
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d001      	beq.n	8004a76 <HAL_I2C_Init+0x196>
 8004a72:	2301      	movs	r3, #1
 8004a74:	e022      	b.n	8004abc <HAL_I2C_Init+0x1dc>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d10e      	bne.n	8004a9c <HAL_I2C_Init+0x1bc>
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	1e58      	subs	r0, r3, #1
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6859      	ldr	r1, [r3, #4]
 8004a86:	460b      	mov	r3, r1
 8004a88:	005b      	lsls	r3, r3, #1
 8004a8a:	440b      	add	r3, r1
 8004a8c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a90:	3301      	adds	r3, #1
 8004a92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004a9a:	e00f      	b.n	8004abc <HAL_I2C_Init+0x1dc>
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	1e58      	subs	r0, r3, #1
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6859      	ldr	r1, [r3, #4]
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	009b      	lsls	r3, r3, #2
 8004aa8:	440b      	add	r3, r1
 8004aaa:	0099      	lsls	r1, r3, #2
 8004aac:	440b      	add	r3, r1
 8004aae:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ab2:	3301      	adds	r3, #1
 8004ab4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ab8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004abc:	6879      	ldr	r1, [r7, #4]
 8004abe:	6809      	ldr	r1, [r1, #0]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	69da      	ldr	r2, [r3, #28]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6a1b      	ldr	r3, [r3, #32]
 8004ad6:	431a      	orrs	r2, r3
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	430a      	orrs	r2, r1
 8004ade:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004aea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004aee:	687a      	ldr	r2, [r7, #4]
 8004af0:	6911      	ldr	r1, [r2, #16]
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	68d2      	ldr	r2, [r2, #12]
 8004af6:	4311      	orrs	r1, r2
 8004af8:	687a      	ldr	r2, [r7, #4]
 8004afa:	6812      	ldr	r2, [r2, #0]
 8004afc:	430b      	orrs	r3, r1
 8004afe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	68db      	ldr	r3, [r3, #12]
 8004b06:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	695a      	ldr	r2, [r3, #20]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	431a      	orrs	r2, r3
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	430a      	orrs	r2, r1
 8004b1a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f042 0201 	orr.w	r2, r2, #1
 8004b2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2220      	movs	r2, #32
 8004b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004b48:	2300      	movs	r3, #0
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3710      	adds	r7, #16
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop
 8004b54:	000186a0 	.word	0x000186a0
 8004b58:	001e847f 	.word	0x001e847f
 8004b5c:	003d08ff 	.word	0x003d08ff
 8004b60:	431bde83 	.word	0x431bde83
 8004b64:	10624dd3 	.word	0x10624dd3

08004b68 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b088      	sub	sp, #32
 8004b6c:	af02      	add	r7, sp, #8
 8004b6e:	60f8      	str	r0, [r7, #12]
 8004b70:	4608      	mov	r0, r1
 8004b72:	4611      	mov	r1, r2
 8004b74:	461a      	mov	r2, r3
 8004b76:	4603      	mov	r3, r0
 8004b78:	817b      	strh	r3, [r7, #10]
 8004b7a:	460b      	mov	r3, r1
 8004b7c:	813b      	strh	r3, [r7, #8]
 8004b7e:	4613      	mov	r3, r2
 8004b80:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004b82:	f7fe fb87 	bl	8003294 <HAL_GetTick>
 8004b86:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	2b20      	cmp	r3, #32
 8004b92:	f040 80d9 	bne.w	8004d48 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	9300      	str	r3, [sp, #0]
 8004b9a:	2319      	movs	r3, #25
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	496d      	ldr	r1, [pc, #436]	; (8004d54 <HAL_I2C_Mem_Write+0x1ec>)
 8004ba0:	68f8      	ldr	r0, [r7, #12]
 8004ba2:	f000 fc7f 	bl	80054a4 <I2C_WaitOnFlagUntilTimeout>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d001      	beq.n	8004bb0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004bac:	2302      	movs	r3, #2
 8004bae:	e0cc      	b.n	8004d4a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d101      	bne.n	8004bbe <HAL_I2C_Mem_Write+0x56>
 8004bba:	2302      	movs	r3, #2
 8004bbc:	e0c5      	b.n	8004d4a <HAL_I2C_Mem_Write+0x1e2>
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 0301 	and.w	r3, r3, #1
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d007      	beq.n	8004be4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f042 0201 	orr.w	r2, r2, #1
 8004be2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004bf2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2221      	movs	r2, #33	; 0x21
 8004bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2240      	movs	r2, #64	; 0x40
 8004c00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2200      	movs	r2, #0
 8004c08:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6a3a      	ldr	r2, [r7, #32]
 8004c0e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004c14:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c1a:	b29a      	uxth	r2, r3
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	4a4d      	ldr	r2, [pc, #308]	; (8004d58 <HAL_I2C_Mem_Write+0x1f0>)
 8004c24:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004c26:	88f8      	ldrh	r0, [r7, #6]
 8004c28:	893a      	ldrh	r2, [r7, #8]
 8004c2a:	8979      	ldrh	r1, [r7, #10]
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	9301      	str	r3, [sp, #4]
 8004c30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c32:	9300      	str	r3, [sp, #0]
 8004c34:	4603      	mov	r3, r0
 8004c36:	68f8      	ldr	r0, [r7, #12]
 8004c38:	f000 fab6 	bl	80051a8 <I2C_RequestMemoryWrite>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d052      	beq.n	8004ce8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e081      	b.n	8004d4a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c46:	697a      	ldr	r2, [r7, #20]
 8004c48:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c4a:	68f8      	ldr	r0, [r7, #12]
 8004c4c:	f000 fd00 	bl	8005650 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d00d      	beq.n	8004c72 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c5a:	2b04      	cmp	r3, #4
 8004c5c:	d107      	bne.n	8004c6e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c6c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e06b      	b.n	8004d4a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c76:	781a      	ldrb	r2, [r3, #0]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c82:	1c5a      	adds	r2, r3, #1
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c8c:	3b01      	subs	r3, #1
 8004c8e:	b29a      	uxth	r2, r3
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c98:	b29b      	uxth	r3, r3
 8004c9a:	3b01      	subs	r3, #1
 8004c9c:	b29a      	uxth	r2, r3
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	695b      	ldr	r3, [r3, #20]
 8004ca8:	f003 0304 	and.w	r3, r3, #4
 8004cac:	2b04      	cmp	r3, #4
 8004cae:	d11b      	bne.n	8004ce8 <HAL_I2C_Mem_Write+0x180>
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d017      	beq.n	8004ce8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cbc:	781a      	ldrb	r2, [r3, #0]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc8:	1c5a      	adds	r2, r3, #1
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cd2:	3b01      	subs	r3, #1
 8004cd4:	b29a      	uxth	r2, r3
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cde:	b29b      	uxth	r3, r3
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	b29a      	uxth	r2, r3
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d1aa      	bne.n	8004c46 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cf0:	697a      	ldr	r2, [r7, #20]
 8004cf2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004cf4:	68f8      	ldr	r0, [r7, #12]
 8004cf6:	f000 fcec 	bl	80056d2 <I2C_WaitOnBTFFlagUntilTimeout>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d00d      	beq.n	8004d1c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d04:	2b04      	cmp	r3, #4
 8004d06:	d107      	bne.n	8004d18 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d16:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e016      	b.n	8004d4a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	681a      	ldr	r2, [r3, #0]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2220      	movs	r2, #32
 8004d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004d44:	2300      	movs	r3, #0
 8004d46:	e000      	b.n	8004d4a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004d48:	2302      	movs	r3, #2
  }
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3718      	adds	r7, #24
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}
 8004d52:	bf00      	nop
 8004d54:	00100002 	.word	0x00100002
 8004d58:	ffff0000 	.word	0xffff0000

08004d5c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b08c      	sub	sp, #48	; 0x30
 8004d60:	af02      	add	r7, sp, #8
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	4608      	mov	r0, r1
 8004d66:	4611      	mov	r1, r2
 8004d68:	461a      	mov	r2, r3
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	817b      	strh	r3, [r7, #10]
 8004d6e:	460b      	mov	r3, r1
 8004d70:	813b      	strh	r3, [r7, #8]
 8004d72:	4613      	mov	r3, r2
 8004d74:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d76:	f7fe fa8d 	bl	8003294 <HAL_GetTick>
 8004d7a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	2b20      	cmp	r3, #32
 8004d86:	f040 8208 	bne.w	800519a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d8c:	9300      	str	r3, [sp, #0]
 8004d8e:	2319      	movs	r3, #25
 8004d90:	2201      	movs	r2, #1
 8004d92:	497b      	ldr	r1, [pc, #492]	; (8004f80 <HAL_I2C_Mem_Read+0x224>)
 8004d94:	68f8      	ldr	r0, [r7, #12]
 8004d96:	f000 fb85 	bl	80054a4 <I2C_WaitOnFlagUntilTimeout>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d001      	beq.n	8004da4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004da0:	2302      	movs	r3, #2
 8004da2:	e1fb      	b.n	800519c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004daa:	2b01      	cmp	r3, #1
 8004dac:	d101      	bne.n	8004db2 <HAL_I2C_Mem_Read+0x56>
 8004dae:	2302      	movs	r3, #2
 8004db0:	e1f4      	b.n	800519c <HAL_I2C_Mem_Read+0x440>
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2201      	movs	r2, #1
 8004db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 0301 	and.w	r3, r3, #1
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d007      	beq.n	8004dd8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f042 0201 	orr.w	r2, r2, #1
 8004dd6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004de6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2222      	movs	r2, #34	; 0x22
 8004dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2240      	movs	r2, #64	; 0x40
 8004df4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e02:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004e08:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e0e:	b29a      	uxth	r2, r3
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	4a5b      	ldr	r2, [pc, #364]	; (8004f84 <HAL_I2C_Mem_Read+0x228>)
 8004e18:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e1a:	88f8      	ldrh	r0, [r7, #6]
 8004e1c:	893a      	ldrh	r2, [r7, #8]
 8004e1e:	8979      	ldrh	r1, [r7, #10]
 8004e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e22:	9301      	str	r3, [sp, #4]
 8004e24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e26:	9300      	str	r3, [sp, #0]
 8004e28:	4603      	mov	r3, r0
 8004e2a:	68f8      	ldr	r0, [r7, #12]
 8004e2c:	f000 fa52 	bl	80052d4 <I2C_RequestMemoryRead>
 8004e30:	4603      	mov	r3, r0
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d001      	beq.n	8004e3a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e1b0      	b.n	800519c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d113      	bne.n	8004e6a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e42:	2300      	movs	r3, #0
 8004e44:	623b      	str	r3, [r7, #32]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	695b      	ldr	r3, [r3, #20]
 8004e4c:	623b      	str	r3, [r7, #32]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	699b      	ldr	r3, [r3, #24]
 8004e54:	623b      	str	r3, [r7, #32]
 8004e56:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e66:	601a      	str	r2, [r3, #0]
 8004e68:	e184      	b.n	8005174 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	d11b      	bne.n	8004eaa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e80:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e82:	2300      	movs	r3, #0
 8004e84:	61fb      	str	r3, [r7, #28]
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	695b      	ldr	r3, [r3, #20]
 8004e8c:	61fb      	str	r3, [r7, #28]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	699b      	ldr	r3, [r3, #24]
 8004e94:	61fb      	str	r3, [r7, #28]
 8004e96:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ea6:	601a      	str	r2, [r3, #0]
 8004ea8:	e164      	b.n	8005174 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eae:	2b02      	cmp	r3, #2
 8004eb0:	d11b      	bne.n	8004eea <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ec0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ed0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	61bb      	str	r3, [r7, #24]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	695b      	ldr	r3, [r3, #20]
 8004edc:	61bb      	str	r3, [r7, #24]
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	699b      	ldr	r3, [r3, #24]
 8004ee4:	61bb      	str	r3, [r7, #24]
 8004ee6:	69bb      	ldr	r3, [r7, #24]
 8004ee8:	e144      	b.n	8005174 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004eea:	2300      	movs	r3, #0
 8004eec:	617b      	str	r3, [r7, #20]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	695b      	ldr	r3, [r3, #20]
 8004ef4:	617b      	str	r3, [r7, #20]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	699b      	ldr	r3, [r3, #24]
 8004efc:	617b      	str	r3, [r7, #20]
 8004efe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004f00:	e138      	b.n	8005174 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f06:	2b03      	cmp	r3, #3
 8004f08:	f200 80f1 	bhi.w	80050ee <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d123      	bne.n	8004f5c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f16:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004f18:	68f8      	ldr	r0, [r7, #12]
 8004f1a:	f000 fc1b 	bl	8005754 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d001      	beq.n	8004f28 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e139      	b.n	800519c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	691a      	ldr	r2, [r3, #16]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f32:	b2d2      	uxtb	r2, r2
 8004f34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f3a:	1c5a      	adds	r2, r3, #1
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f44:	3b01      	subs	r3, #1
 8004f46:	b29a      	uxth	r2, r3
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	3b01      	subs	r3, #1
 8004f54:	b29a      	uxth	r2, r3
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004f5a:	e10b      	b.n	8005174 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f60:	2b02      	cmp	r3, #2
 8004f62:	d14e      	bne.n	8005002 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f66:	9300      	str	r3, [sp, #0]
 8004f68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	4906      	ldr	r1, [pc, #24]	; (8004f88 <HAL_I2C_Mem_Read+0x22c>)
 8004f6e:	68f8      	ldr	r0, [r7, #12]
 8004f70:	f000 fa98 	bl	80054a4 <I2C_WaitOnFlagUntilTimeout>
 8004f74:	4603      	mov	r3, r0
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d008      	beq.n	8004f8c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e10e      	b.n	800519c <HAL_I2C_Mem_Read+0x440>
 8004f7e:	bf00      	nop
 8004f80:	00100002 	.word	0x00100002
 8004f84:	ffff0000 	.word	0xffff0000
 8004f88:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	691a      	ldr	r2, [r3, #16]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa6:	b2d2      	uxtb	r2, r2
 8004fa8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fae:	1c5a      	adds	r2, r3, #1
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fb8:	3b01      	subs	r3, #1
 8004fba:	b29a      	uxth	r2, r3
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	3b01      	subs	r3, #1
 8004fc8:	b29a      	uxth	r2, r3
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	691a      	ldr	r2, [r3, #16]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd8:	b2d2      	uxtb	r2, r2
 8004fda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe0:	1c5a      	adds	r2, r3, #1
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fea:	3b01      	subs	r3, #1
 8004fec:	b29a      	uxth	r2, r3
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	3b01      	subs	r3, #1
 8004ffa:	b29a      	uxth	r2, r3
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005000:	e0b8      	b.n	8005174 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005004:	9300      	str	r3, [sp, #0]
 8005006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005008:	2200      	movs	r2, #0
 800500a:	4966      	ldr	r1, [pc, #408]	; (80051a4 <HAL_I2C_Mem_Read+0x448>)
 800500c:	68f8      	ldr	r0, [r7, #12]
 800500e:	f000 fa49 	bl	80054a4 <I2C_WaitOnFlagUntilTimeout>
 8005012:	4603      	mov	r3, r0
 8005014:	2b00      	cmp	r3, #0
 8005016:	d001      	beq.n	800501c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e0bf      	b.n	800519c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800502a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	691a      	ldr	r2, [r3, #16]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005036:	b2d2      	uxtb	r2, r2
 8005038:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800503e:	1c5a      	adds	r2, r3, #1
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005048:	3b01      	subs	r3, #1
 800504a:	b29a      	uxth	r2, r3
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005054:	b29b      	uxth	r3, r3
 8005056:	3b01      	subs	r3, #1
 8005058:	b29a      	uxth	r2, r3
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800505e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005060:	9300      	str	r3, [sp, #0]
 8005062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005064:	2200      	movs	r2, #0
 8005066:	494f      	ldr	r1, [pc, #316]	; (80051a4 <HAL_I2C_Mem_Read+0x448>)
 8005068:	68f8      	ldr	r0, [r7, #12]
 800506a:	f000 fa1b 	bl	80054a4 <I2C_WaitOnFlagUntilTimeout>
 800506e:	4603      	mov	r3, r0
 8005070:	2b00      	cmp	r3, #0
 8005072:	d001      	beq.n	8005078 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	e091      	b.n	800519c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005086:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	691a      	ldr	r2, [r3, #16]
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005092:	b2d2      	uxtb	r2, r2
 8005094:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800509a:	1c5a      	adds	r2, r3, #1
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050a4:	3b01      	subs	r3, #1
 80050a6:	b29a      	uxth	r2, r3
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	3b01      	subs	r3, #1
 80050b4:	b29a      	uxth	r2, r3
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	691a      	ldr	r2, [r3, #16]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c4:	b2d2      	uxtb	r2, r2
 80050c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050cc:	1c5a      	adds	r2, r3, #1
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050d6:	3b01      	subs	r3, #1
 80050d8:	b29a      	uxth	r2, r3
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050e2:	b29b      	uxth	r3, r3
 80050e4:	3b01      	subs	r3, #1
 80050e6:	b29a      	uxth	r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	855a      	strh	r2, [r3, #42]	; 0x2a
 80050ec:	e042      	b.n	8005174 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050f0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80050f2:	68f8      	ldr	r0, [r7, #12]
 80050f4:	f000 fb2e 	bl	8005754 <I2C_WaitOnRXNEFlagUntilTimeout>
 80050f8:	4603      	mov	r3, r0
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d001      	beq.n	8005102 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e04c      	b.n	800519c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	691a      	ldr	r2, [r3, #16]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510c:	b2d2      	uxtb	r2, r2
 800510e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005114:	1c5a      	adds	r2, r3, #1
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800511e:	3b01      	subs	r3, #1
 8005120:	b29a      	uxth	r2, r3
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800512a:	b29b      	uxth	r3, r3
 800512c:	3b01      	subs	r3, #1
 800512e:	b29a      	uxth	r2, r3
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	f003 0304 	and.w	r3, r3, #4
 800513e:	2b04      	cmp	r3, #4
 8005140:	d118      	bne.n	8005174 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	691a      	ldr	r2, [r3, #16]
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800514c:	b2d2      	uxtb	r2, r2
 800514e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005154:	1c5a      	adds	r2, r3, #1
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800515e:	3b01      	subs	r3, #1
 8005160:	b29a      	uxth	r2, r3
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800516a:	b29b      	uxth	r3, r3
 800516c:	3b01      	subs	r3, #1
 800516e:	b29a      	uxth	r2, r3
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005178:	2b00      	cmp	r3, #0
 800517a:	f47f aec2 	bne.w	8004f02 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2220      	movs	r2, #32
 8005182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2200      	movs	r2, #0
 800518a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2200      	movs	r2, #0
 8005192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005196:	2300      	movs	r3, #0
 8005198:	e000      	b.n	800519c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800519a:	2302      	movs	r3, #2
  }
}
 800519c:	4618      	mov	r0, r3
 800519e:	3728      	adds	r7, #40	; 0x28
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}
 80051a4:	00010004 	.word	0x00010004

080051a8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b088      	sub	sp, #32
 80051ac:	af02      	add	r7, sp, #8
 80051ae:	60f8      	str	r0, [r7, #12]
 80051b0:	4608      	mov	r0, r1
 80051b2:	4611      	mov	r1, r2
 80051b4:	461a      	mov	r2, r3
 80051b6:	4603      	mov	r3, r0
 80051b8:	817b      	strh	r3, [r7, #10]
 80051ba:	460b      	mov	r3, r1
 80051bc:	813b      	strh	r3, [r7, #8]
 80051be:	4613      	mov	r3, r2
 80051c0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80051d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d4:	9300      	str	r3, [sp, #0]
 80051d6:	6a3b      	ldr	r3, [r7, #32]
 80051d8:	2200      	movs	r2, #0
 80051da:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80051de:	68f8      	ldr	r0, [r7, #12]
 80051e0:	f000 f960 	bl	80054a4 <I2C_WaitOnFlagUntilTimeout>
 80051e4:	4603      	mov	r3, r0
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d00d      	beq.n	8005206 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051f8:	d103      	bne.n	8005202 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005200:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005202:	2303      	movs	r3, #3
 8005204:	e05f      	b.n	80052c6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005206:	897b      	ldrh	r3, [r7, #10]
 8005208:	b2db      	uxtb	r3, r3
 800520a:	461a      	mov	r2, r3
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005214:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005218:	6a3a      	ldr	r2, [r7, #32]
 800521a:	492d      	ldr	r1, [pc, #180]	; (80052d0 <I2C_RequestMemoryWrite+0x128>)
 800521c:	68f8      	ldr	r0, [r7, #12]
 800521e:	f000 f998 	bl	8005552 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005222:	4603      	mov	r3, r0
 8005224:	2b00      	cmp	r3, #0
 8005226:	d001      	beq.n	800522c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	e04c      	b.n	80052c6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800522c:	2300      	movs	r3, #0
 800522e:	617b      	str	r3, [r7, #20]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	695b      	ldr	r3, [r3, #20]
 8005236:	617b      	str	r3, [r7, #20]
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	699b      	ldr	r3, [r3, #24]
 800523e:	617b      	str	r3, [r7, #20]
 8005240:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005242:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005244:	6a39      	ldr	r1, [r7, #32]
 8005246:	68f8      	ldr	r0, [r7, #12]
 8005248:	f000 fa02 	bl	8005650 <I2C_WaitOnTXEFlagUntilTimeout>
 800524c:	4603      	mov	r3, r0
 800524e:	2b00      	cmp	r3, #0
 8005250:	d00d      	beq.n	800526e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005256:	2b04      	cmp	r3, #4
 8005258:	d107      	bne.n	800526a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005268:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	e02b      	b.n	80052c6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800526e:	88fb      	ldrh	r3, [r7, #6]
 8005270:	2b01      	cmp	r3, #1
 8005272:	d105      	bne.n	8005280 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005274:	893b      	ldrh	r3, [r7, #8]
 8005276:	b2da      	uxtb	r2, r3
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	611a      	str	r2, [r3, #16]
 800527e:	e021      	b.n	80052c4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005280:	893b      	ldrh	r3, [r7, #8]
 8005282:	0a1b      	lsrs	r3, r3, #8
 8005284:	b29b      	uxth	r3, r3
 8005286:	b2da      	uxtb	r2, r3
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800528e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005290:	6a39      	ldr	r1, [r7, #32]
 8005292:	68f8      	ldr	r0, [r7, #12]
 8005294:	f000 f9dc 	bl	8005650 <I2C_WaitOnTXEFlagUntilTimeout>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d00d      	beq.n	80052ba <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052a2:	2b04      	cmp	r3, #4
 80052a4:	d107      	bne.n	80052b6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052b4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	e005      	b.n	80052c6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80052ba:	893b      	ldrh	r3, [r7, #8]
 80052bc:	b2da      	uxtb	r2, r3
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80052c4:	2300      	movs	r3, #0
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3718      	adds	r7, #24
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}
 80052ce:	bf00      	nop
 80052d0:	00010002 	.word	0x00010002

080052d4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b088      	sub	sp, #32
 80052d8:	af02      	add	r7, sp, #8
 80052da:	60f8      	str	r0, [r7, #12]
 80052dc:	4608      	mov	r0, r1
 80052de:	4611      	mov	r1, r2
 80052e0:	461a      	mov	r2, r3
 80052e2:	4603      	mov	r3, r0
 80052e4:	817b      	strh	r3, [r7, #10]
 80052e6:	460b      	mov	r3, r1
 80052e8:	813b      	strh	r3, [r7, #8]
 80052ea:	4613      	mov	r3, r2
 80052ec:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80052fc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800530c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800530e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005310:	9300      	str	r3, [sp, #0]
 8005312:	6a3b      	ldr	r3, [r7, #32]
 8005314:	2200      	movs	r2, #0
 8005316:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800531a:	68f8      	ldr	r0, [r7, #12]
 800531c:	f000 f8c2 	bl	80054a4 <I2C_WaitOnFlagUntilTimeout>
 8005320:	4603      	mov	r3, r0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d00d      	beq.n	8005342 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005330:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005334:	d103      	bne.n	800533e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	f44f 7200 	mov.w	r2, #512	; 0x200
 800533c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800533e:	2303      	movs	r3, #3
 8005340:	e0aa      	b.n	8005498 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005342:	897b      	ldrh	r3, [r7, #10]
 8005344:	b2db      	uxtb	r3, r3
 8005346:	461a      	mov	r2, r3
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005350:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005354:	6a3a      	ldr	r2, [r7, #32]
 8005356:	4952      	ldr	r1, [pc, #328]	; (80054a0 <I2C_RequestMemoryRead+0x1cc>)
 8005358:	68f8      	ldr	r0, [r7, #12]
 800535a:	f000 f8fa 	bl	8005552 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800535e:	4603      	mov	r3, r0
 8005360:	2b00      	cmp	r3, #0
 8005362:	d001      	beq.n	8005368 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005364:	2301      	movs	r3, #1
 8005366:	e097      	b.n	8005498 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005368:	2300      	movs	r3, #0
 800536a:	617b      	str	r3, [r7, #20]
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	695b      	ldr	r3, [r3, #20]
 8005372:	617b      	str	r3, [r7, #20]
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	699b      	ldr	r3, [r3, #24]
 800537a:	617b      	str	r3, [r7, #20]
 800537c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800537e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005380:	6a39      	ldr	r1, [r7, #32]
 8005382:	68f8      	ldr	r0, [r7, #12]
 8005384:	f000 f964 	bl	8005650 <I2C_WaitOnTXEFlagUntilTimeout>
 8005388:	4603      	mov	r3, r0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d00d      	beq.n	80053aa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005392:	2b04      	cmp	r3, #4
 8005394:	d107      	bne.n	80053a6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053a4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	e076      	b.n	8005498 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80053aa:	88fb      	ldrh	r3, [r7, #6]
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d105      	bne.n	80053bc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80053b0:	893b      	ldrh	r3, [r7, #8]
 80053b2:	b2da      	uxtb	r2, r3
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	611a      	str	r2, [r3, #16]
 80053ba:	e021      	b.n	8005400 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80053bc:	893b      	ldrh	r3, [r7, #8]
 80053be:	0a1b      	lsrs	r3, r3, #8
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	b2da      	uxtb	r2, r3
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053cc:	6a39      	ldr	r1, [r7, #32]
 80053ce:	68f8      	ldr	r0, [r7, #12]
 80053d0:	f000 f93e 	bl	8005650 <I2C_WaitOnTXEFlagUntilTimeout>
 80053d4:	4603      	mov	r3, r0
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d00d      	beq.n	80053f6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053de:	2b04      	cmp	r3, #4
 80053e0:	d107      	bne.n	80053f2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	681a      	ldr	r2, [r3, #0]
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053f0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80053f2:	2301      	movs	r3, #1
 80053f4:	e050      	b.n	8005498 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80053f6:	893b      	ldrh	r3, [r7, #8]
 80053f8:	b2da      	uxtb	r2, r3
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005402:	6a39      	ldr	r1, [r7, #32]
 8005404:	68f8      	ldr	r0, [r7, #12]
 8005406:	f000 f923 	bl	8005650 <I2C_WaitOnTXEFlagUntilTimeout>
 800540a:	4603      	mov	r3, r0
 800540c:	2b00      	cmp	r3, #0
 800540e:	d00d      	beq.n	800542c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005414:	2b04      	cmp	r3, #4
 8005416:	d107      	bne.n	8005428 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005426:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	e035      	b.n	8005498 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	681a      	ldr	r2, [r3, #0]
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800543a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800543c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800543e:	9300      	str	r3, [sp, #0]
 8005440:	6a3b      	ldr	r3, [r7, #32]
 8005442:	2200      	movs	r2, #0
 8005444:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005448:	68f8      	ldr	r0, [r7, #12]
 800544a:	f000 f82b 	bl	80054a4 <I2C_WaitOnFlagUntilTimeout>
 800544e:	4603      	mov	r3, r0
 8005450:	2b00      	cmp	r3, #0
 8005452:	d00d      	beq.n	8005470 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800545e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005462:	d103      	bne.n	800546c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	f44f 7200 	mov.w	r2, #512	; 0x200
 800546a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800546c:	2303      	movs	r3, #3
 800546e:	e013      	b.n	8005498 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005470:	897b      	ldrh	r3, [r7, #10]
 8005472:	b2db      	uxtb	r3, r3
 8005474:	f043 0301 	orr.w	r3, r3, #1
 8005478:	b2da      	uxtb	r2, r3
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005482:	6a3a      	ldr	r2, [r7, #32]
 8005484:	4906      	ldr	r1, [pc, #24]	; (80054a0 <I2C_RequestMemoryRead+0x1cc>)
 8005486:	68f8      	ldr	r0, [r7, #12]
 8005488:	f000 f863 	bl	8005552 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d001      	beq.n	8005496 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e000      	b.n	8005498 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005496:	2300      	movs	r3, #0
}
 8005498:	4618      	mov	r0, r3
 800549a:	3718      	adds	r7, #24
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}
 80054a0:	00010002 	.word	0x00010002

080054a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b084      	sub	sp, #16
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	60b9      	str	r1, [r7, #8]
 80054ae:	603b      	str	r3, [r7, #0]
 80054b0:	4613      	mov	r3, r2
 80054b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054b4:	e025      	b.n	8005502 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054bc:	d021      	beq.n	8005502 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054be:	f7fd fee9 	bl	8003294 <HAL_GetTick>
 80054c2:	4602      	mov	r2, r0
 80054c4:	69bb      	ldr	r3, [r7, #24]
 80054c6:	1ad3      	subs	r3, r2, r3
 80054c8:	683a      	ldr	r2, [r7, #0]
 80054ca:	429a      	cmp	r2, r3
 80054cc:	d302      	bcc.n	80054d4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d116      	bne.n	8005502 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2200      	movs	r2, #0
 80054d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2220      	movs	r2, #32
 80054de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ee:	f043 0220 	orr.w	r2, r3, #32
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2200      	movs	r2, #0
 80054fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	e023      	b.n	800554a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	0c1b      	lsrs	r3, r3, #16
 8005506:	b2db      	uxtb	r3, r3
 8005508:	2b01      	cmp	r3, #1
 800550a:	d10d      	bne.n	8005528 <I2C_WaitOnFlagUntilTimeout+0x84>
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	695b      	ldr	r3, [r3, #20]
 8005512:	43da      	mvns	r2, r3
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	4013      	ands	r3, r2
 8005518:	b29b      	uxth	r3, r3
 800551a:	2b00      	cmp	r3, #0
 800551c:	bf0c      	ite	eq
 800551e:	2301      	moveq	r3, #1
 8005520:	2300      	movne	r3, #0
 8005522:	b2db      	uxtb	r3, r3
 8005524:	461a      	mov	r2, r3
 8005526:	e00c      	b.n	8005542 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	699b      	ldr	r3, [r3, #24]
 800552e:	43da      	mvns	r2, r3
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	4013      	ands	r3, r2
 8005534:	b29b      	uxth	r3, r3
 8005536:	2b00      	cmp	r3, #0
 8005538:	bf0c      	ite	eq
 800553a:	2301      	moveq	r3, #1
 800553c:	2300      	movne	r3, #0
 800553e:	b2db      	uxtb	r3, r3
 8005540:	461a      	mov	r2, r3
 8005542:	79fb      	ldrb	r3, [r7, #7]
 8005544:	429a      	cmp	r2, r3
 8005546:	d0b6      	beq.n	80054b6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005548:	2300      	movs	r3, #0
}
 800554a:	4618      	mov	r0, r3
 800554c:	3710      	adds	r7, #16
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}

08005552 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005552:	b580      	push	{r7, lr}
 8005554:	b084      	sub	sp, #16
 8005556:	af00      	add	r7, sp, #0
 8005558:	60f8      	str	r0, [r7, #12]
 800555a:	60b9      	str	r1, [r7, #8]
 800555c:	607a      	str	r2, [r7, #4]
 800555e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005560:	e051      	b.n	8005606 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	695b      	ldr	r3, [r3, #20]
 8005568:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800556c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005570:	d123      	bne.n	80055ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005580:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800558a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2200      	movs	r2, #0
 8005590:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2220      	movs	r2, #32
 8005596:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2200      	movs	r2, #0
 800559e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a6:	f043 0204 	orr.w	r2, r3, #4
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2200      	movs	r2, #0
 80055b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e046      	b.n	8005648 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055c0:	d021      	beq.n	8005606 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055c2:	f7fd fe67 	bl	8003294 <HAL_GetTick>
 80055c6:	4602      	mov	r2, r0
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	1ad3      	subs	r3, r2, r3
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d302      	bcc.n	80055d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d116      	bne.n	8005606 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2200      	movs	r2, #0
 80055dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2220      	movs	r2, #32
 80055e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2200      	movs	r2, #0
 80055ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055f2:	f043 0220 	orr.w	r2, r3, #32
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2200      	movs	r2, #0
 80055fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e020      	b.n	8005648 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	0c1b      	lsrs	r3, r3, #16
 800560a:	b2db      	uxtb	r3, r3
 800560c:	2b01      	cmp	r3, #1
 800560e:	d10c      	bne.n	800562a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	695b      	ldr	r3, [r3, #20]
 8005616:	43da      	mvns	r2, r3
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	4013      	ands	r3, r2
 800561c:	b29b      	uxth	r3, r3
 800561e:	2b00      	cmp	r3, #0
 8005620:	bf14      	ite	ne
 8005622:	2301      	movne	r3, #1
 8005624:	2300      	moveq	r3, #0
 8005626:	b2db      	uxtb	r3, r3
 8005628:	e00b      	b.n	8005642 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	699b      	ldr	r3, [r3, #24]
 8005630:	43da      	mvns	r2, r3
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	4013      	ands	r3, r2
 8005636:	b29b      	uxth	r3, r3
 8005638:	2b00      	cmp	r3, #0
 800563a:	bf14      	ite	ne
 800563c:	2301      	movne	r3, #1
 800563e:	2300      	moveq	r3, #0
 8005640:	b2db      	uxtb	r3, r3
 8005642:	2b00      	cmp	r3, #0
 8005644:	d18d      	bne.n	8005562 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005646:	2300      	movs	r3, #0
}
 8005648:	4618      	mov	r0, r3
 800564a:	3710      	adds	r7, #16
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}

08005650 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b084      	sub	sp, #16
 8005654:	af00      	add	r7, sp, #0
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800565c:	e02d      	b.n	80056ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800565e:	68f8      	ldr	r0, [r7, #12]
 8005660:	f000 f8ce 	bl	8005800 <I2C_IsAcknowledgeFailed>
 8005664:	4603      	mov	r3, r0
 8005666:	2b00      	cmp	r3, #0
 8005668:	d001      	beq.n	800566e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	e02d      	b.n	80056ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005674:	d021      	beq.n	80056ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005676:	f7fd fe0d 	bl	8003294 <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	68ba      	ldr	r2, [r7, #8]
 8005682:	429a      	cmp	r2, r3
 8005684:	d302      	bcc.n	800568c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d116      	bne.n	80056ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2200      	movs	r2, #0
 8005690:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2220      	movs	r2, #32
 8005696:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2200      	movs	r2, #0
 800569e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056a6:	f043 0220 	orr.w	r2, r3, #32
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2200      	movs	r2, #0
 80056b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	e007      	b.n	80056ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	695b      	ldr	r3, [r3, #20]
 80056c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056c4:	2b80      	cmp	r3, #128	; 0x80
 80056c6:	d1ca      	bne.n	800565e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80056c8:	2300      	movs	r3, #0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}

080056d2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056d2:	b580      	push	{r7, lr}
 80056d4:	b084      	sub	sp, #16
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	60f8      	str	r0, [r7, #12]
 80056da:	60b9      	str	r1, [r7, #8]
 80056dc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80056de:	e02d      	b.n	800573c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80056e0:	68f8      	ldr	r0, [r7, #12]
 80056e2:	f000 f88d 	bl	8005800 <I2C_IsAcknowledgeFailed>
 80056e6:	4603      	mov	r3, r0
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d001      	beq.n	80056f0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e02d      	b.n	800574c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056f6:	d021      	beq.n	800573c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056f8:	f7fd fdcc 	bl	8003294 <HAL_GetTick>
 80056fc:	4602      	mov	r2, r0
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	1ad3      	subs	r3, r2, r3
 8005702:	68ba      	ldr	r2, [r7, #8]
 8005704:	429a      	cmp	r2, r3
 8005706:	d302      	bcc.n	800570e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d116      	bne.n	800573c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2200      	movs	r2, #0
 8005712:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2220      	movs	r2, #32
 8005718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2200      	movs	r2, #0
 8005720:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005728:	f043 0220 	orr.w	r2, r3, #32
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2200      	movs	r2, #0
 8005734:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	e007      	b.n	800574c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	695b      	ldr	r3, [r3, #20]
 8005742:	f003 0304 	and.w	r3, r3, #4
 8005746:	2b04      	cmp	r3, #4
 8005748:	d1ca      	bne.n	80056e0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800574a:	2300      	movs	r3, #0
}
 800574c:	4618      	mov	r0, r3
 800574e:	3710      	adds	r7, #16
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}

08005754 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005760:	e042      	b.n	80057e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	695b      	ldr	r3, [r3, #20]
 8005768:	f003 0310 	and.w	r3, r3, #16
 800576c:	2b10      	cmp	r3, #16
 800576e:	d119      	bne.n	80057a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f06f 0210 	mvn.w	r2, #16
 8005778:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2200      	movs	r2, #0
 800577e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2220      	movs	r2, #32
 8005784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2200      	movs	r2, #0
 800578c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2200      	movs	r2, #0
 800579c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	e029      	b.n	80057f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057a4:	f7fd fd76 	bl	8003294 <HAL_GetTick>
 80057a8:	4602      	mov	r2, r0
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	1ad3      	subs	r3, r2, r3
 80057ae:	68ba      	ldr	r2, [r7, #8]
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d302      	bcc.n	80057ba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d116      	bne.n	80057e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2220      	movs	r2, #32
 80057c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2200      	movs	r2, #0
 80057cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057d4:	f043 0220 	orr.w	r2, r3, #32
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2200      	movs	r2, #0
 80057e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e007      	b.n	80057f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	695b      	ldr	r3, [r3, #20]
 80057ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057f2:	2b40      	cmp	r3, #64	; 0x40
 80057f4:	d1b5      	bne.n	8005762 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80057f6:	2300      	movs	r3, #0
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3710      	adds	r7, #16
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}

08005800 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005800:	b480      	push	{r7}
 8005802:	b083      	sub	sp, #12
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	695b      	ldr	r3, [r3, #20]
 800580e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005812:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005816:	d11b      	bne.n	8005850 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005820:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2200      	movs	r2, #0
 8005826:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2220      	movs	r2, #32
 800582c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2200      	movs	r2, #0
 8005834:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800583c:	f043 0204 	orr.w	r2, r3, #4
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2200      	movs	r2, #0
 8005848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800584c:	2301      	movs	r3, #1
 800584e:	e000      	b.n	8005852 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005850:	2300      	movs	r3, #0
}
 8005852:	4618      	mov	r0, r3
 8005854:	370c      	adds	r7, #12
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr
	...

08005860 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b086      	sub	sp, #24
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d101      	bne.n	8005872 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	e264      	b.n	8005d3c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f003 0301 	and.w	r3, r3, #1
 800587a:	2b00      	cmp	r3, #0
 800587c:	d075      	beq.n	800596a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800587e:	4ba3      	ldr	r3, [pc, #652]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	f003 030c 	and.w	r3, r3, #12
 8005886:	2b04      	cmp	r3, #4
 8005888:	d00c      	beq.n	80058a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800588a:	4ba0      	ldr	r3, [pc, #640]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005892:	2b08      	cmp	r3, #8
 8005894:	d112      	bne.n	80058bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005896:	4b9d      	ldr	r3, [pc, #628]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800589e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80058a2:	d10b      	bne.n	80058bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058a4:	4b99      	ldr	r3, [pc, #612]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d05b      	beq.n	8005968 <HAL_RCC_OscConfig+0x108>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d157      	bne.n	8005968 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80058b8:	2301      	movs	r3, #1
 80058ba:	e23f      	b.n	8005d3c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058c4:	d106      	bne.n	80058d4 <HAL_RCC_OscConfig+0x74>
 80058c6:	4b91      	ldr	r3, [pc, #580]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a90      	ldr	r2, [pc, #576]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 80058cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058d0:	6013      	str	r3, [r2, #0]
 80058d2:	e01d      	b.n	8005910 <HAL_RCC_OscConfig+0xb0>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80058dc:	d10c      	bne.n	80058f8 <HAL_RCC_OscConfig+0x98>
 80058de:	4b8b      	ldr	r3, [pc, #556]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a8a      	ldr	r2, [pc, #552]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 80058e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80058e8:	6013      	str	r3, [r2, #0]
 80058ea:	4b88      	ldr	r3, [pc, #544]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a87      	ldr	r2, [pc, #540]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 80058f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058f4:	6013      	str	r3, [r2, #0]
 80058f6:	e00b      	b.n	8005910 <HAL_RCC_OscConfig+0xb0>
 80058f8:	4b84      	ldr	r3, [pc, #528]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a83      	ldr	r2, [pc, #524]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 80058fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005902:	6013      	str	r3, [r2, #0]
 8005904:	4b81      	ldr	r3, [pc, #516]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a80      	ldr	r2, [pc, #512]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 800590a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800590e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d013      	beq.n	8005940 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005918:	f7fd fcbc 	bl	8003294 <HAL_GetTick>
 800591c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800591e:	e008      	b.n	8005932 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005920:	f7fd fcb8 	bl	8003294 <HAL_GetTick>
 8005924:	4602      	mov	r2, r0
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	2b64      	cmp	r3, #100	; 0x64
 800592c:	d901      	bls.n	8005932 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800592e:	2303      	movs	r3, #3
 8005930:	e204      	b.n	8005d3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005932:	4b76      	ldr	r3, [pc, #472]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800593a:	2b00      	cmp	r3, #0
 800593c:	d0f0      	beq.n	8005920 <HAL_RCC_OscConfig+0xc0>
 800593e:	e014      	b.n	800596a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005940:	f7fd fca8 	bl	8003294 <HAL_GetTick>
 8005944:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005946:	e008      	b.n	800595a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005948:	f7fd fca4 	bl	8003294 <HAL_GetTick>
 800594c:	4602      	mov	r2, r0
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	2b64      	cmp	r3, #100	; 0x64
 8005954:	d901      	bls.n	800595a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005956:	2303      	movs	r3, #3
 8005958:	e1f0      	b.n	8005d3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800595a:	4b6c      	ldr	r3, [pc, #432]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005962:	2b00      	cmp	r3, #0
 8005964:	d1f0      	bne.n	8005948 <HAL_RCC_OscConfig+0xe8>
 8005966:	e000      	b.n	800596a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005968:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 0302 	and.w	r3, r3, #2
 8005972:	2b00      	cmp	r3, #0
 8005974:	d063      	beq.n	8005a3e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005976:	4b65      	ldr	r3, [pc, #404]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	f003 030c 	and.w	r3, r3, #12
 800597e:	2b00      	cmp	r3, #0
 8005980:	d00b      	beq.n	800599a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005982:	4b62      	ldr	r3, [pc, #392]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800598a:	2b08      	cmp	r3, #8
 800598c:	d11c      	bne.n	80059c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800598e:	4b5f      	ldr	r3, [pc, #380]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005996:	2b00      	cmp	r3, #0
 8005998:	d116      	bne.n	80059c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800599a:	4b5c      	ldr	r3, [pc, #368]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f003 0302 	and.w	r3, r3, #2
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d005      	beq.n	80059b2 <HAL_RCC_OscConfig+0x152>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d001      	beq.n	80059b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	e1c4      	b.n	8005d3c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059b2:	4b56      	ldr	r3, [pc, #344]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	691b      	ldr	r3, [r3, #16]
 80059be:	00db      	lsls	r3, r3, #3
 80059c0:	4952      	ldr	r1, [pc, #328]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 80059c2:	4313      	orrs	r3, r2
 80059c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059c6:	e03a      	b.n	8005a3e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d020      	beq.n	8005a12 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059d0:	4b4f      	ldr	r3, [pc, #316]	; (8005b10 <HAL_RCC_OscConfig+0x2b0>)
 80059d2:	2201      	movs	r2, #1
 80059d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059d6:	f7fd fc5d 	bl	8003294 <HAL_GetTick>
 80059da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059dc:	e008      	b.n	80059f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80059de:	f7fd fc59 	bl	8003294 <HAL_GetTick>
 80059e2:	4602      	mov	r2, r0
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	1ad3      	subs	r3, r2, r3
 80059e8:	2b02      	cmp	r3, #2
 80059ea:	d901      	bls.n	80059f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80059ec:	2303      	movs	r3, #3
 80059ee:	e1a5      	b.n	8005d3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059f0:	4b46      	ldr	r3, [pc, #280]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 0302 	and.w	r3, r3, #2
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d0f0      	beq.n	80059de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059fc:	4b43      	ldr	r3, [pc, #268]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	691b      	ldr	r3, [r3, #16]
 8005a08:	00db      	lsls	r3, r3, #3
 8005a0a:	4940      	ldr	r1, [pc, #256]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	600b      	str	r3, [r1, #0]
 8005a10:	e015      	b.n	8005a3e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a12:	4b3f      	ldr	r3, [pc, #252]	; (8005b10 <HAL_RCC_OscConfig+0x2b0>)
 8005a14:	2200      	movs	r2, #0
 8005a16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a18:	f7fd fc3c 	bl	8003294 <HAL_GetTick>
 8005a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a1e:	e008      	b.n	8005a32 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a20:	f7fd fc38 	bl	8003294 <HAL_GetTick>
 8005a24:	4602      	mov	r2, r0
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	1ad3      	subs	r3, r2, r3
 8005a2a:	2b02      	cmp	r3, #2
 8005a2c:	d901      	bls.n	8005a32 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005a2e:	2303      	movs	r3, #3
 8005a30:	e184      	b.n	8005d3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a32:	4b36      	ldr	r3, [pc, #216]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f003 0302 	and.w	r3, r3, #2
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d1f0      	bne.n	8005a20 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f003 0308 	and.w	r3, r3, #8
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d030      	beq.n	8005aac <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	695b      	ldr	r3, [r3, #20]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d016      	beq.n	8005a80 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a52:	4b30      	ldr	r3, [pc, #192]	; (8005b14 <HAL_RCC_OscConfig+0x2b4>)
 8005a54:	2201      	movs	r2, #1
 8005a56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a58:	f7fd fc1c 	bl	8003294 <HAL_GetTick>
 8005a5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a5e:	e008      	b.n	8005a72 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a60:	f7fd fc18 	bl	8003294 <HAL_GetTick>
 8005a64:	4602      	mov	r2, r0
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	1ad3      	subs	r3, r2, r3
 8005a6a:	2b02      	cmp	r3, #2
 8005a6c:	d901      	bls.n	8005a72 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005a6e:	2303      	movs	r3, #3
 8005a70:	e164      	b.n	8005d3c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a72:	4b26      	ldr	r3, [pc, #152]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 8005a74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a76:	f003 0302 	and.w	r3, r3, #2
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d0f0      	beq.n	8005a60 <HAL_RCC_OscConfig+0x200>
 8005a7e:	e015      	b.n	8005aac <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a80:	4b24      	ldr	r3, [pc, #144]	; (8005b14 <HAL_RCC_OscConfig+0x2b4>)
 8005a82:	2200      	movs	r2, #0
 8005a84:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a86:	f7fd fc05 	bl	8003294 <HAL_GetTick>
 8005a8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a8c:	e008      	b.n	8005aa0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a8e:	f7fd fc01 	bl	8003294 <HAL_GetTick>
 8005a92:	4602      	mov	r2, r0
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	1ad3      	subs	r3, r2, r3
 8005a98:	2b02      	cmp	r3, #2
 8005a9a:	d901      	bls.n	8005aa0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005a9c:	2303      	movs	r3, #3
 8005a9e:	e14d      	b.n	8005d3c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005aa0:	4b1a      	ldr	r3, [pc, #104]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 8005aa2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005aa4:	f003 0302 	and.w	r3, r3, #2
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d1f0      	bne.n	8005a8e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f003 0304 	and.w	r3, r3, #4
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	f000 80a0 	beq.w	8005bfa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005aba:	2300      	movs	r3, #0
 8005abc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005abe:	4b13      	ldr	r3, [pc, #76]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 8005ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d10f      	bne.n	8005aea <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005aca:	2300      	movs	r3, #0
 8005acc:	60bb      	str	r3, [r7, #8]
 8005ace:	4b0f      	ldr	r3, [pc, #60]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 8005ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad2:	4a0e      	ldr	r2, [pc, #56]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 8005ad4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ad8:	6413      	str	r3, [r2, #64]	; 0x40
 8005ada:	4b0c      	ldr	r3, [pc, #48]	; (8005b0c <HAL_RCC_OscConfig+0x2ac>)
 8005adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ade:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ae2:	60bb      	str	r3, [r7, #8]
 8005ae4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005aea:	4b0b      	ldr	r3, [pc, #44]	; (8005b18 <HAL_RCC_OscConfig+0x2b8>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d121      	bne.n	8005b3a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005af6:	4b08      	ldr	r3, [pc, #32]	; (8005b18 <HAL_RCC_OscConfig+0x2b8>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a07      	ldr	r2, [pc, #28]	; (8005b18 <HAL_RCC_OscConfig+0x2b8>)
 8005afc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b02:	f7fd fbc7 	bl	8003294 <HAL_GetTick>
 8005b06:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b08:	e011      	b.n	8005b2e <HAL_RCC_OscConfig+0x2ce>
 8005b0a:	bf00      	nop
 8005b0c:	40023800 	.word	0x40023800
 8005b10:	42470000 	.word	0x42470000
 8005b14:	42470e80 	.word	0x42470e80
 8005b18:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b1c:	f7fd fbba 	bl	8003294 <HAL_GetTick>
 8005b20:	4602      	mov	r2, r0
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	1ad3      	subs	r3, r2, r3
 8005b26:	2b02      	cmp	r3, #2
 8005b28:	d901      	bls.n	8005b2e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005b2a:	2303      	movs	r3, #3
 8005b2c:	e106      	b.n	8005d3c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b2e:	4b85      	ldr	r3, [pc, #532]	; (8005d44 <HAL_RCC_OscConfig+0x4e4>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d0f0      	beq.n	8005b1c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	d106      	bne.n	8005b50 <HAL_RCC_OscConfig+0x2f0>
 8005b42:	4b81      	ldr	r3, [pc, #516]	; (8005d48 <HAL_RCC_OscConfig+0x4e8>)
 8005b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b46:	4a80      	ldr	r2, [pc, #512]	; (8005d48 <HAL_RCC_OscConfig+0x4e8>)
 8005b48:	f043 0301 	orr.w	r3, r3, #1
 8005b4c:	6713      	str	r3, [r2, #112]	; 0x70
 8005b4e:	e01c      	b.n	8005b8a <HAL_RCC_OscConfig+0x32a>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	2b05      	cmp	r3, #5
 8005b56:	d10c      	bne.n	8005b72 <HAL_RCC_OscConfig+0x312>
 8005b58:	4b7b      	ldr	r3, [pc, #492]	; (8005d48 <HAL_RCC_OscConfig+0x4e8>)
 8005b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b5c:	4a7a      	ldr	r2, [pc, #488]	; (8005d48 <HAL_RCC_OscConfig+0x4e8>)
 8005b5e:	f043 0304 	orr.w	r3, r3, #4
 8005b62:	6713      	str	r3, [r2, #112]	; 0x70
 8005b64:	4b78      	ldr	r3, [pc, #480]	; (8005d48 <HAL_RCC_OscConfig+0x4e8>)
 8005b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b68:	4a77      	ldr	r2, [pc, #476]	; (8005d48 <HAL_RCC_OscConfig+0x4e8>)
 8005b6a:	f043 0301 	orr.w	r3, r3, #1
 8005b6e:	6713      	str	r3, [r2, #112]	; 0x70
 8005b70:	e00b      	b.n	8005b8a <HAL_RCC_OscConfig+0x32a>
 8005b72:	4b75      	ldr	r3, [pc, #468]	; (8005d48 <HAL_RCC_OscConfig+0x4e8>)
 8005b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b76:	4a74      	ldr	r2, [pc, #464]	; (8005d48 <HAL_RCC_OscConfig+0x4e8>)
 8005b78:	f023 0301 	bic.w	r3, r3, #1
 8005b7c:	6713      	str	r3, [r2, #112]	; 0x70
 8005b7e:	4b72      	ldr	r3, [pc, #456]	; (8005d48 <HAL_RCC_OscConfig+0x4e8>)
 8005b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b82:	4a71      	ldr	r2, [pc, #452]	; (8005d48 <HAL_RCC_OscConfig+0x4e8>)
 8005b84:	f023 0304 	bic.w	r3, r3, #4
 8005b88:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d015      	beq.n	8005bbe <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b92:	f7fd fb7f 	bl	8003294 <HAL_GetTick>
 8005b96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b98:	e00a      	b.n	8005bb0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b9a:	f7fd fb7b 	bl	8003294 <HAL_GetTick>
 8005b9e:	4602      	mov	r2, r0
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	1ad3      	subs	r3, r2, r3
 8005ba4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d901      	bls.n	8005bb0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005bac:	2303      	movs	r3, #3
 8005bae:	e0c5      	b.n	8005d3c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bb0:	4b65      	ldr	r3, [pc, #404]	; (8005d48 <HAL_RCC_OscConfig+0x4e8>)
 8005bb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bb4:	f003 0302 	and.w	r3, r3, #2
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d0ee      	beq.n	8005b9a <HAL_RCC_OscConfig+0x33a>
 8005bbc:	e014      	b.n	8005be8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bbe:	f7fd fb69 	bl	8003294 <HAL_GetTick>
 8005bc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bc4:	e00a      	b.n	8005bdc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005bc6:	f7fd fb65 	bl	8003294 <HAL_GetTick>
 8005bca:	4602      	mov	r2, r0
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	1ad3      	subs	r3, r2, r3
 8005bd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d901      	bls.n	8005bdc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005bd8:	2303      	movs	r3, #3
 8005bda:	e0af      	b.n	8005d3c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bdc:	4b5a      	ldr	r3, [pc, #360]	; (8005d48 <HAL_RCC_OscConfig+0x4e8>)
 8005bde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005be0:	f003 0302 	and.w	r3, r3, #2
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d1ee      	bne.n	8005bc6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005be8:	7dfb      	ldrb	r3, [r7, #23]
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d105      	bne.n	8005bfa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bee:	4b56      	ldr	r3, [pc, #344]	; (8005d48 <HAL_RCC_OscConfig+0x4e8>)
 8005bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bf2:	4a55      	ldr	r2, [pc, #340]	; (8005d48 <HAL_RCC_OscConfig+0x4e8>)
 8005bf4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005bf8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	699b      	ldr	r3, [r3, #24]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	f000 809b 	beq.w	8005d3a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c04:	4b50      	ldr	r3, [pc, #320]	; (8005d48 <HAL_RCC_OscConfig+0x4e8>)
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	f003 030c 	and.w	r3, r3, #12
 8005c0c:	2b08      	cmp	r3, #8
 8005c0e:	d05c      	beq.n	8005cca <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	699b      	ldr	r3, [r3, #24]
 8005c14:	2b02      	cmp	r3, #2
 8005c16:	d141      	bne.n	8005c9c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c18:	4b4c      	ldr	r3, [pc, #304]	; (8005d4c <HAL_RCC_OscConfig+0x4ec>)
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c1e:	f7fd fb39 	bl	8003294 <HAL_GetTick>
 8005c22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c24:	e008      	b.n	8005c38 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c26:	f7fd fb35 	bl	8003294 <HAL_GetTick>
 8005c2a:	4602      	mov	r2, r0
 8005c2c:	693b      	ldr	r3, [r7, #16]
 8005c2e:	1ad3      	subs	r3, r2, r3
 8005c30:	2b02      	cmp	r3, #2
 8005c32:	d901      	bls.n	8005c38 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005c34:	2303      	movs	r3, #3
 8005c36:	e081      	b.n	8005d3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c38:	4b43      	ldr	r3, [pc, #268]	; (8005d48 <HAL_RCC_OscConfig+0x4e8>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d1f0      	bne.n	8005c26 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	69da      	ldr	r2, [r3, #28]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6a1b      	ldr	r3, [r3, #32]
 8005c4c:	431a      	orrs	r2, r3
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c52:	019b      	lsls	r3, r3, #6
 8005c54:	431a      	orrs	r2, r3
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c5a:	085b      	lsrs	r3, r3, #1
 8005c5c:	3b01      	subs	r3, #1
 8005c5e:	041b      	lsls	r3, r3, #16
 8005c60:	431a      	orrs	r2, r3
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c66:	061b      	lsls	r3, r3, #24
 8005c68:	4937      	ldr	r1, [pc, #220]	; (8005d48 <HAL_RCC_OscConfig+0x4e8>)
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c6e:	4b37      	ldr	r3, [pc, #220]	; (8005d4c <HAL_RCC_OscConfig+0x4ec>)
 8005c70:	2201      	movs	r2, #1
 8005c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c74:	f7fd fb0e 	bl	8003294 <HAL_GetTick>
 8005c78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c7a:	e008      	b.n	8005c8e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c7c:	f7fd fb0a 	bl	8003294 <HAL_GetTick>
 8005c80:	4602      	mov	r2, r0
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	1ad3      	subs	r3, r2, r3
 8005c86:	2b02      	cmp	r3, #2
 8005c88:	d901      	bls.n	8005c8e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005c8a:	2303      	movs	r3, #3
 8005c8c:	e056      	b.n	8005d3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c8e:	4b2e      	ldr	r3, [pc, #184]	; (8005d48 <HAL_RCC_OscConfig+0x4e8>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d0f0      	beq.n	8005c7c <HAL_RCC_OscConfig+0x41c>
 8005c9a:	e04e      	b.n	8005d3a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c9c:	4b2b      	ldr	r3, [pc, #172]	; (8005d4c <HAL_RCC_OscConfig+0x4ec>)
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ca2:	f7fd faf7 	bl	8003294 <HAL_GetTick>
 8005ca6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ca8:	e008      	b.n	8005cbc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005caa:	f7fd faf3 	bl	8003294 <HAL_GetTick>
 8005cae:	4602      	mov	r2, r0
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	1ad3      	subs	r3, r2, r3
 8005cb4:	2b02      	cmp	r3, #2
 8005cb6:	d901      	bls.n	8005cbc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005cb8:	2303      	movs	r3, #3
 8005cba:	e03f      	b.n	8005d3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cbc:	4b22      	ldr	r3, [pc, #136]	; (8005d48 <HAL_RCC_OscConfig+0x4e8>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d1f0      	bne.n	8005caa <HAL_RCC_OscConfig+0x44a>
 8005cc8:	e037      	b.n	8005d3a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	699b      	ldr	r3, [r3, #24]
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d101      	bne.n	8005cd6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	e032      	b.n	8005d3c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005cd6:	4b1c      	ldr	r3, [pc, #112]	; (8005d48 <HAL_RCC_OscConfig+0x4e8>)
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	699b      	ldr	r3, [r3, #24]
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d028      	beq.n	8005d36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	d121      	bne.n	8005d36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d11a      	bne.n	8005d36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d00:	68fa      	ldr	r2, [r7, #12]
 8005d02:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005d06:	4013      	ands	r3, r2
 8005d08:	687a      	ldr	r2, [r7, #4]
 8005d0a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005d0c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d111      	bne.n	8005d36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d1c:	085b      	lsrs	r3, r3, #1
 8005d1e:	3b01      	subs	r3, #1
 8005d20:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d22:	429a      	cmp	r2, r3
 8005d24:	d107      	bne.n	8005d36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d30:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d32:	429a      	cmp	r2, r3
 8005d34:	d001      	beq.n	8005d3a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005d36:	2301      	movs	r3, #1
 8005d38:	e000      	b.n	8005d3c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005d3a:	2300      	movs	r3, #0
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3718      	adds	r7, #24
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}
 8005d44:	40007000 	.word	0x40007000
 8005d48:	40023800 	.word	0x40023800
 8005d4c:	42470060 	.word	0x42470060

08005d50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b084      	sub	sp, #16
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
 8005d58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d101      	bne.n	8005d64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	e0cc      	b.n	8005efe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005d64:	4b68      	ldr	r3, [pc, #416]	; (8005f08 <HAL_RCC_ClockConfig+0x1b8>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f003 0307 	and.w	r3, r3, #7
 8005d6c:	683a      	ldr	r2, [r7, #0]
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	d90c      	bls.n	8005d8c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d72:	4b65      	ldr	r3, [pc, #404]	; (8005f08 <HAL_RCC_ClockConfig+0x1b8>)
 8005d74:	683a      	ldr	r2, [r7, #0]
 8005d76:	b2d2      	uxtb	r2, r2
 8005d78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d7a:	4b63      	ldr	r3, [pc, #396]	; (8005f08 <HAL_RCC_ClockConfig+0x1b8>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f003 0307 	and.w	r3, r3, #7
 8005d82:	683a      	ldr	r2, [r7, #0]
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d001      	beq.n	8005d8c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	e0b8      	b.n	8005efe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f003 0302 	and.w	r3, r3, #2
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d020      	beq.n	8005dda <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f003 0304 	and.w	r3, r3, #4
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d005      	beq.n	8005db0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005da4:	4b59      	ldr	r3, [pc, #356]	; (8005f0c <HAL_RCC_ClockConfig+0x1bc>)
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	4a58      	ldr	r2, [pc, #352]	; (8005f0c <HAL_RCC_ClockConfig+0x1bc>)
 8005daa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005dae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f003 0308 	and.w	r3, r3, #8
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d005      	beq.n	8005dc8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005dbc:	4b53      	ldr	r3, [pc, #332]	; (8005f0c <HAL_RCC_ClockConfig+0x1bc>)
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	4a52      	ldr	r2, [pc, #328]	; (8005f0c <HAL_RCC_ClockConfig+0x1bc>)
 8005dc2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005dc6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005dc8:	4b50      	ldr	r3, [pc, #320]	; (8005f0c <HAL_RCC_ClockConfig+0x1bc>)
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	494d      	ldr	r1, [pc, #308]	; (8005f0c <HAL_RCC_ClockConfig+0x1bc>)
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f003 0301 	and.w	r3, r3, #1
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d044      	beq.n	8005e70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	2b01      	cmp	r3, #1
 8005dec:	d107      	bne.n	8005dfe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dee:	4b47      	ldr	r3, [pc, #284]	; (8005f0c <HAL_RCC_ClockConfig+0x1bc>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d119      	bne.n	8005e2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e07f      	b.n	8005efe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	2b02      	cmp	r3, #2
 8005e04:	d003      	beq.n	8005e0e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e0a:	2b03      	cmp	r3, #3
 8005e0c:	d107      	bne.n	8005e1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e0e:	4b3f      	ldr	r3, [pc, #252]	; (8005f0c <HAL_RCC_ClockConfig+0x1bc>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d109      	bne.n	8005e2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	e06f      	b.n	8005efe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e1e:	4b3b      	ldr	r3, [pc, #236]	; (8005f0c <HAL_RCC_ClockConfig+0x1bc>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f003 0302 	and.w	r3, r3, #2
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d101      	bne.n	8005e2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e067      	b.n	8005efe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e2e:	4b37      	ldr	r3, [pc, #220]	; (8005f0c <HAL_RCC_ClockConfig+0x1bc>)
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	f023 0203 	bic.w	r2, r3, #3
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	4934      	ldr	r1, [pc, #208]	; (8005f0c <HAL_RCC_ClockConfig+0x1bc>)
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e40:	f7fd fa28 	bl	8003294 <HAL_GetTick>
 8005e44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e46:	e00a      	b.n	8005e5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e48:	f7fd fa24 	bl	8003294 <HAL_GetTick>
 8005e4c:	4602      	mov	r2, r0
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	1ad3      	subs	r3, r2, r3
 8005e52:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d901      	bls.n	8005e5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005e5a:	2303      	movs	r3, #3
 8005e5c:	e04f      	b.n	8005efe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e5e:	4b2b      	ldr	r3, [pc, #172]	; (8005f0c <HAL_RCC_ClockConfig+0x1bc>)
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	f003 020c 	and.w	r2, r3, #12
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	009b      	lsls	r3, r3, #2
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d1eb      	bne.n	8005e48 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005e70:	4b25      	ldr	r3, [pc, #148]	; (8005f08 <HAL_RCC_ClockConfig+0x1b8>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f003 0307 	and.w	r3, r3, #7
 8005e78:	683a      	ldr	r2, [r7, #0]
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d20c      	bcs.n	8005e98 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e7e:	4b22      	ldr	r3, [pc, #136]	; (8005f08 <HAL_RCC_ClockConfig+0x1b8>)
 8005e80:	683a      	ldr	r2, [r7, #0]
 8005e82:	b2d2      	uxtb	r2, r2
 8005e84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e86:	4b20      	ldr	r3, [pc, #128]	; (8005f08 <HAL_RCC_ClockConfig+0x1b8>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f003 0307 	and.w	r3, r3, #7
 8005e8e:	683a      	ldr	r2, [r7, #0]
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d001      	beq.n	8005e98 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005e94:	2301      	movs	r3, #1
 8005e96:	e032      	b.n	8005efe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 0304 	and.w	r3, r3, #4
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d008      	beq.n	8005eb6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ea4:	4b19      	ldr	r3, [pc, #100]	; (8005f0c <HAL_RCC_ClockConfig+0x1bc>)
 8005ea6:	689b      	ldr	r3, [r3, #8]
 8005ea8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	68db      	ldr	r3, [r3, #12]
 8005eb0:	4916      	ldr	r1, [pc, #88]	; (8005f0c <HAL_RCC_ClockConfig+0x1bc>)
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f003 0308 	and.w	r3, r3, #8
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d009      	beq.n	8005ed6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005ec2:	4b12      	ldr	r3, [pc, #72]	; (8005f0c <HAL_RCC_ClockConfig+0x1bc>)
 8005ec4:	689b      	ldr	r3, [r3, #8]
 8005ec6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	691b      	ldr	r3, [r3, #16]
 8005ece:	00db      	lsls	r3, r3, #3
 8005ed0:	490e      	ldr	r1, [pc, #56]	; (8005f0c <HAL_RCC_ClockConfig+0x1bc>)
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005ed6:	f000 f821 	bl	8005f1c <HAL_RCC_GetSysClockFreq>
 8005eda:	4602      	mov	r2, r0
 8005edc:	4b0b      	ldr	r3, [pc, #44]	; (8005f0c <HAL_RCC_ClockConfig+0x1bc>)
 8005ede:	689b      	ldr	r3, [r3, #8]
 8005ee0:	091b      	lsrs	r3, r3, #4
 8005ee2:	f003 030f 	and.w	r3, r3, #15
 8005ee6:	490a      	ldr	r1, [pc, #40]	; (8005f10 <HAL_RCC_ClockConfig+0x1c0>)
 8005ee8:	5ccb      	ldrb	r3, [r1, r3]
 8005eea:	fa22 f303 	lsr.w	r3, r2, r3
 8005eee:	4a09      	ldr	r2, [pc, #36]	; (8005f14 <HAL_RCC_ClockConfig+0x1c4>)
 8005ef0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005ef2:	4b09      	ldr	r3, [pc, #36]	; (8005f18 <HAL_RCC_ClockConfig+0x1c8>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f7fd f988 	bl	800320c <HAL_InitTick>

  return HAL_OK;
 8005efc:	2300      	movs	r3, #0
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3710      	adds	r7, #16
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}
 8005f06:	bf00      	nop
 8005f08:	40023c00 	.word	0x40023c00
 8005f0c:	40023800 	.word	0x40023800
 8005f10:	0800c79c 	.word	0x0800c79c
 8005f14:	20000010 	.word	0x20000010
 8005f18:	20000014 	.word	0x20000014

08005f1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f1c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005f20:	b084      	sub	sp, #16
 8005f22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005f24:	2300      	movs	r3, #0
 8005f26:	607b      	str	r3, [r7, #4]
 8005f28:	2300      	movs	r3, #0
 8005f2a:	60fb      	str	r3, [r7, #12]
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005f30:	2300      	movs	r3, #0
 8005f32:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f34:	4b67      	ldr	r3, [pc, #412]	; (80060d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	f003 030c 	and.w	r3, r3, #12
 8005f3c:	2b08      	cmp	r3, #8
 8005f3e:	d00d      	beq.n	8005f5c <HAL_RCC_GetSysClockFreq+0x40>
 8005f40:	2b08      	cmp	r3, #8
 8005f42:	f200 80bd 	bhi.w	80060c0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d002      	beq.n	8005f50 <HAL_RCC_GetSysClockFreq+0x34>
 8005f4a:	2b04      	cmp	r3, #4
 8005f4c:	d003      	beq.n	8005f56 <HAL_RCC_GetSysClockFreq+0x3a>
 8005f4e:	e0b7      	b.n	80060c0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f50:	4b61      	ldr	r3, [pc, #388]	; (80060d8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005f52:	60bb      	str	r3, [r7, #8]
       break;
 8005f54:	e0b7      	b.n	80060c6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f56:	4b61      	ldr	r3, [pc, #388]	; (80060dc <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005f58:	60bb      	str	r3, [r7, #8]
      break;
 8005f5a:	e0b4      	b.n	80060c6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f5c:	4b5d      	ldr	r3, [pc, #372]	; (80060d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f64:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f66:	4b5b      	ldr	r3, [pc, #364]	; (80060d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d04d      	beq.n	800600e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f72:	4b58      	ldr	r3, [pc, #352]	; (80060d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	099b      	lsrs	r3, r3, #6
 8005f78:	461a      	mov	r2, r3
 8005f7a:	f04f 0300 	mov.w	r3, #0
 8005f7e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005f82:	f04f 0100 	mov.w	r1, #0
 8005f86:	ea02 0800 	and.w	r8, r2, r0
 8005f8a:	ea03 0901 	and.w	r9, r3, r1
 8005f8e:	4640      	mov	r0, r8
 8005f90:	4649      	mov	r1, r9
 8005f92:	f04f 0200 	mov.w	r2, #0
 8005f96:	f04f 0300 	mov.w	r3, #0
 8005f9a:	014b      	lsls	r3, r1, #5
 8005f9c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005fa0:	0142      	lsls	r2, r0, #5
 8005fa2:	4610      	mov	r0, r2
 8005fa4:	4619      	mov	r1, r3
 8005fa6:	ebb0 0008 	subs.w	r0, r0, r8
 8005faa:	eb61 0109 	sbc.w	r1, r1, r9
 8005fae:	f04f 0200 	mov.w	r2, #0
 8005fb2:	f04f 0300 	mov.w	r3, #0
 8005fb6:	018b      	lsls	r3, r1, #6
 8005fb8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005fbc:	0182      	lsls	r2, r0, #6
 8005fbe:	1a12      	subs	r2, r2, r0
 8005fc0:	eb63 0301 	sbc.w	r3, r3, r1
 8005fc4:	f04f 0000 	mov.w	r0, #0
 8005fc8:	f04f 0100 	mov.w	r1, #0
 8005fcc:	00d9      	lsls	r1, r3, #3
 8005fce:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005fd2:	00d0      	lsls	r0, r2, #3
 8005fd4:	4602      	mov	r2, r0
 8005fd6:	460b      	mov	r3, r1
 8005fd8:	eb12 0208 	adds.w	r2, r2, r8
 8005fdc:	eb43 0309 	adc.w	r3, r3, r9
 8005fe0:	f04f 0000 	mov.w	r0, #0
 8005fe4:	f04f 0100 	mov.w	r1, #0
 8005fe8:	0259      	lsls	r1, r3, #9
 8005fea:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8005fee:	0250      	lsls	r0, r2, #9
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	460b      	mov	r3, r1
 8005ff4:	4610      	mov	r0, r2
 8005ff6:	4619      	mov	r1, r3
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	461a      	mov	r2, r3
 8005ffc:	f04f 0300 	mov.w	r3, #0
 8006000:	f7fa fd54 	bl	8000aac <__aeabi_uldivmod>
 8006004:	4602      	mov	r2, r0
 8006006:	460b      	mov	r3, r1
 8006008:	4613      	mov	r3, r2
 800600a:	60fb      	str	r3, [r7, #12]
 800600c:	e04a      	b.n	80060a4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800600e:	4b31      	ldr	r3, [pc, #196]	; (80060d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	099b      	lsrs	r3, r3, #6
 8006014:	461a      	mov	r2, r3
 8006016:	f04f 0300 	mov.w	r3, #0
 800601a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800601e:	f04f 0100 	mov.w	r1, #0
 8006022:	ea02 0400 	and.w	r4, r2, r0
 8006026:	ea03 0501 	and.w	r5, r3, r1
 800602a:	4620      	mov	r0, r4
 800602c:	4629      	mov	r1, r5
 800602e:	f04f 0200 	mov.w	r2, #0
 8006032:	f04f 0300 	mov.w	r3, #0
 8006036:	014b      	lsls	r3, r1, #5
 8006038:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800603c:	0142      	lsls	r2, r0, #5
 800603e:	4610      	mov	r0, r2
 8006040:	4619      	mov	r1, r3
 8006042:	1b00      	subs	r0, r0, r4
 8006044:	eb61 0105 	sbc.w	r1, r1, r5
 8006048:	f04f 0200 	mov.w	r2, #0
 800604c:	f04f 0300 	mov.w	r3, #0
 8006050:	018b      	lsls	r3, r1, #6
 8006052:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006056:	0182      	lsls	r2, r0, #6
 8006058:	1a12      	subs	r2, r2, r0
 800605a:	eb63 0301 	sbc.w	r3, r3, r1
 800605e:	f04f 0000 	mov.w	r0, #0
 8006062:	f04f 0100 	mov.w	r1, #0
 8006066:	00d9      	lsls	r1, r3, #3
 8006068:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800606c:	00d0      	lsls	r0, r2, #3
 800606e:	4602      	mov	r2, r0
 8006070:	460b      	mov	r3, r1
 8006072:	1912      	adds	r2, r2, r4
 8006074:	eb45 0303 	adc.w	r3, r5, r3
 8006078:	f04f 0000 	mov.w	r0, #0
 800607c:	f04f 0100 	mov.w	r1, #0
 8006080:	0299      	lsls	r1, r3, #10
 8006082:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006086:	0290      	lsls	r0, r2, #10
 8006088:	4602      	mov	r2, r0
 800608a:	460b      	mov	r3, r1
 800608c:	4610      	mov	r0, r2
 800608e:	4619      	mov	r1, r3
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	461a      	mov	r2, r3
 8006094:	f04f 0300 	mov.w	r3, #0
 8006098:	f7fa fd08 	bl	8000aac <__aeabi_uldivmod>
 800609c:	4602      	mov	r2, r0
 800609e:	460b      	mov	r3, r1
 80060a0:	4613      	mov	r3, r2
 80060a2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80060a4:	4b0b      	ldr	r3, [pc, #44]	; (80060d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	0c1b      	lsrs	r3, r3, #16
 80060aa:	f003 0303 	and.w	r3, r3, #3
 80060ae:	3301      	adds	r3, #1
 80060b0:	005b      	lsls	r3, r3, #1
 80060b2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80060b4:	68fa      	ldr	r2, [r7, #12]
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80060bc:	60bb      	str	r3, [r7, #8]
      break;
 80060be:	e002      	b.n	80060c6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80060c0:	4b05      	ldr	r3, [pc, #20]	; (80060d8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80060c2:	60bb      	str	r3, [r7, #8]
      break;
 80060c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80060c6:	68bb      	ldr	r3, [r7, #8]
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	3710      	adds	r7, #16
 80060cc:	46bd      	mov	sp, r7
 80060ce:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80060d2:	bf00      	nop
 80060d4:	40023800 	.word	0x40023800
 80060d8:	00f42400 	.word	0x00f42400
 80060dc:	007a1200 	.word	0x007a1200

080060e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80060e0:	b480      	push	{r7}
 80060e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80060e4:	4b03      	ldr	r3, [pc, #12]	; (80060f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80060e6:	681b      	ldr	r3, [r3, #0]
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	46bd      	mov	sp, r7
 80060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f0:	4770      	bx	lr
 80060f2:	bf00      	nop
 80060f4:	20000010 	.word	0x20000010

080060f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80060fc:	f7ff fff0 	bl	80060e0 <HAL_RCC_GetHCLKFreq>
 8006100:	4602      	mov	r2, r0
 8006102:	4b05      	ldr	r3, [pc, #20]	; (8006118 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	0a9b      	lsrs	r3, r3, #10
 8006108:	f003 0307 	and.w	r3, r3, #7
 800610c:	4903      	ldr	r1, [pc, #12]	; (800611c <HAL_RCC_GetPCLK1Freq+0x24>)
 800610e:	5ccb      	ldrb	r3, [r1, r3]
 8006110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006114:	4618      	mov	r0, r3
 8006116:	bd80      	pop	{r7, pc}
 8006118:	40023800 	.word	0x40023800
 800611c:	0800c7ac 	.word	0x0800c7ac

08006120 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006124:	f7ff ffdc 	bl	80060e0 <HAL_RCC_GetHCLKFreq>
 8006128:	4602      	mov	r2, r0
 800612a:	4b05      	ldr	r3, [pc, #20]	; (8006140 <HAL_RCC_GetPCLK2Freq+0x20>)
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	0b5b      	lsrs	r3, r3, #13
 8006130:	f003 0307 	and.w	r3, r3, #7
 8006134:	4903      	ldr	r1, [pc, #12]	; (8006144 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006136:	5ccb      	ldrb	r3, [r1, r3]
 8006138:	fa22 f303 	lsr.w	r3, r2, r3
}
 800613c:	4618      	mov	r0, r3
 800613e:	bd80      	pop	{r7, pc}
 8006140:	40023800 	.word	0x40023800
 8006144:	0800c7ac 	.word	0x0800c7ac

08006148 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b082      	sub	sp, #8
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d101      	bne.n	800615a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006156:	2301      	movs	r3, #1
 8006158:	e07b      	b.n	8006252 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800615e:	2b00      	cmp	r3, #0
 8006160:	d108      	bne.n	8006174 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800616a:	d009      	beq.n	8006180 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	61da      	str	r2, [r3, #28]
 8006172:	e005      	b.n	8006180 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2200      	movs	r2, #0
 8006178:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800618c:	b2db      	uxtb	r3, r3
 800618e:	2b00      	cmp	r3, #0
 8006190:	d106      	bne.n	80061a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f7fc fc86 	bl	8002aac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2202      	movs	r2, #2
 80061a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061b6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80061c8:	431a      	orrs	r2, r3
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	68db      	ldr	r3, [r3, #12]
 80061ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061d2:	431a      	orrs	r2, r3
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	691b      	ldr	r3, [r3, #16]
 80061d8:	f003 0302 	and.w	r3, r3, #2
 80061dc:	431a      	orrs	r2, r3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	695b      	ldr	r3, [r3, #20]
 80061e2:	f003 0301 	and.w	r3, r3, #1
 80061e6:	431a      	orrs	r2, r3
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	699b      	ldr	r3, [r3, #24]
 80061ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80061f0:	431a      	orrs	r2, r3
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	69db      	ldr	r3, [r3, #28]
 80061f6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80061fa:	431a      	orrs	r2, r3
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6a1b      	ldr	r3, [r3, #32]
 8006200:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006204:	ea42 0103 	orr.w	r1, r2, r3
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800620c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	430a      	orrs	r2, r1
 8006216:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	699b      	ldr	r3, [r3, #24]
 800621c:	0c1b      	lsrs	r3, r3, #16
 800621e:	f003 0104 	and.w	r1, r3, #4
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006226:	f003 0210 	and.w	r2, r3, #16
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	430a      	orrs	r2, r1
 8006230:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	69da      	ldr	r2, [r3, #28]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006240:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2200      	movs	r2, #0
 8006246:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2201      	movs	r2, #1
 800624c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006250:	2300      	movs	r3, #0
}
 8006252:	4618      	mov	r0, r3
 8006254:	3708      	adds	r7, #8
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}

0800625a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800625a:	b580      	push	{r7, lr}
 800625c:	b088      	sub	sp, #32
 800625e:	af00      	add	r7, sp, #0
 8006260:	60f8      	str	r0, [r7, #12]
 8006262:	60b9      	str	r1, [r7, #8]
 8006264:	603b      	str	r3, [r7, #0]
 8006266:	4613      	mov	r3, r2
 8006268:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800626a:	2300      	movs	r3, #0
 800626c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006274:	2b01      	cmp	r3, #1
 8006276:	d101      	bne.n	800627c <HAL_SPI_Transmit+0x22>
 8006278:	2302      	movs	r3, #2
 800627a:	e126      	b.n	80064ca <HAL_SPI_Transmit+0x270>
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2201      	movs	r2, #1
 8006280:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006284:	f7fd f806 	bl	8003294 <HAL_GetTick>
 8006288:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800628a:	88fb      	ldrh	r3, [r7, #6]
 800628c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006294:	b2db      	uxtb	r3, r3
 8006296:	2b01      	cmp	r3, #1
 8006298:	d002      	beq.n	80062a0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800629a:	2302      	movs	r3, #2
 800629c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800629e:	e10b      	b.n	80064b8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d002      	beq.n	80062ac <HAL_SPI_Transmit+0x52>
 80062a6:	88fb      	ldrh	r3, [r7, #6]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d102      	bne.n	80062b2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80062ac:	2301      	movs	r3, #1
 80062ae:	77fb      	strb	r3, [r7, #31]
    goto error;
 80062b0:	e102      	b.n	80064b8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2203      	movs	r2, #3
 80062b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2200      	movs	r2, #0
 80062be:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	68ba      	ldr	r2, [r7, #8]
 80062c4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	88fa      	ldrh	r2, [r7, #6]
 80062ca:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	88fa      	ldrh	r2, [r7, #6]
 80062d0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2200      	movs	r2, #0
 80062d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2200      	movs	r2, #0
 80062dc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	2200      	movs	r2, #0
 80062e2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	2200      	movs	r2, #0
 80062e8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	2200      	movs	r2, #0
 80062ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	689b      	ldr	r3, [r3, #8]
 80062f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062f8:	d10f      	bne.n	800631a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006308:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	681a      	ldr	r2, [r3, #0]
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006318:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006324:	2b40      	cmp	r3, #64	; 0x40
 8006326:	d007      	beq.n	8006338 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	681a      	ldr	r2, [r3, #0]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006336:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006340:	d14b      	bne.n	80063da <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d002      	beq.n	8006350 <HAL_SPI_Transmit+0xf6>
 800634a:	8afb      	ldrh	r3, [r7, #22]
 800634c:	2b01      	cmp	r3, #1
 800634e:	d13e      	bne.n	80063ce <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006354:	881a      	ldrh	r2, [r3, #0]
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006360:	1c9a      	adds	r2, r3, #2
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800636a:	b29b      	uxth	r3, r3
 800636c:	3b01      	subs	r3, #1
 800636e:	b29a      	uxth	r2, r3
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006374:	e02b      	b.n	80063ce <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f003 0302 	and.w	r3, r3, #2
 8006380:	2b02      	cmp	r3, #2
 8006382:	d112      	bne.n	80063aa <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006388:	881a      	ldrh	r2, [r3, #0]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006394:	1c9a      	adds	r2, r3, #2
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800639e:	b29b      	uxth	r3, r3
 80063a0:	3b01      	subs	r3, #1
 80063a2:	b29a      	uxth	r2, r3
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	86da      	strh	r2, [r3, #54]	; 0x36
 80063a8:	e011      	b.n	80063ce <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80063aa:	f7fc ff73 	bl	8003294 <HAL_GetTick>
 80063ae:	4602      	mov	r2, r0
 80063b0:	69bb      	ldr	r3, [r7, #24]
 80063b2:	1ad3      	subs	r3, r2, r3
 80063b4:	683a      	ldr	r2, [r7, #0]
 80063b6:	429a      	cmp	r2, r3
 80063b8:	d803      	bhi.n	80063c2 <HAL_SPI_Transmit+0x168>
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063c0:	d102      	bne.n	80063c8 <HAL_SPI_Transmit+0x16e>
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d102      	bne.n	80063ce <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80063c8:	2303      	movs	r3, #3
 80063ca:	77fb      	strb	r3, [r7, #31]
          goto error;
 80063cc:	e074      	b.n	80064b8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063d2:	b29b      	uxth	r3, r3
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d1ce      	bne.n	8006376 <HAL_SPI_Transmit+0x11c>
 80063d8:	e04c      	b.n	8006474 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d002      	beq.n	80063e8 <HAL_SPI_Transmit+0x18e>
 80063e2:	8afb      	ldrh	r3, [r7, #22]
 80063e4:	2b01      	cmp	r3, #1
 80063e6:	d140      	bne.n	800646a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	330c      	adds	r3, #12
 80063f2:	7812      	ldrb	r2, [r2, #0]
 80063f4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063fa:	1c5a      	adds	r2, r3, #1
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006404:	b29b      	uxth	r3, r3
 8006406:	3b01      	subs	r3, #1
 8006408:	b29a      	uxth	r2, r3
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800640e:	e02c      	b.n	800646a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	f003 0302 	and.w	r3, r3, #2
 800641a:	2b02      	cmp	r3, #2
 800641c:	d113      	bne.n	8006446 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	330c      	adds	r3, #12
 8006428:	7812      	ldrb	r2, [r2, #0]
 800642a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006430:	1c5a      	adds	r2, r3, #1
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800643a:	b29b      	uxth	r3, r3
 800643c:	3b01      	subs	r3, #1
 800643e:	b29a      	uxth	r2, r3
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	86da      	strh	r2, [r3, #54]	; 0x36
 8006444:	e011      	b.n	800646a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006446:	f7fc ff25 	bl	8003294 <HAL_GetTick>
 800644a:	4602      	mov	r2, r0
 800644c:	69bb      	ldr	r3, [r7, #24]
 800644e:	1ad3      	subs	r3, r2, r3
 8006450:	683a      	ldr	r2, [r7, #0]
 8006452:	429a      	cmp	r2, r3
 8006454:	d803      	bhi.n	800645e <HAL_SPI_Transmit+0x204>
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800645c:	d102      	bne.n	8006464 <HAL_SPI_Transmit+0x20a>
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d102      	bne.n	800646a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006464:	2303      	movs	r3, #3
 8006466:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006468:	e026      	b.n	80064b8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800646e:	b29b      	uxth	r3, r3
 8006470:	2b00      	cmp	r3, #0
 8006472:	d1cd      	bne.n	8006410 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006474:	69ba      	ldr	r2, [r7, #24]
 8006476:	6839      	ldr	r1, [r7, #0]
 8006478:	68f8      	ldr	r0, [r7, #12]
 800647a:	f000 fbcb 	bl	8006c14 <SPI_EndRxTxTransaction>
 800647e:	4603      	mov	r3, r0
 8006480:	2b00      	cmp	r3, #0
 8006482:	d002      	beq.n	800648a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	2220      	movs	r2, #32
 8006488:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	689b      	ldr	r3, [r3, #8]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d10a      	bne.n	80064a8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006492:	2300      	movs	r3, #0
 8006494:	613b      	str	r3, [r7, #16]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	68db      	ldr	r3, [r3, #12]
 800649c:	613b      	str	r3, [r7, #16]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	613b      	str	r3, [r7, #16]
 80064a6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d002      	beq.n	80064b6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80064b0:	2301      	movs	r3, #1
 80064b2:	77fb      	strb	r3, [r7, #31]
 80064b4:	e000      	b.n	80064b8 <HAL_SPI_Transmit+0x25e>
  }

error:
 80064b6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2200      	movs	r2, #0
 80064c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80064c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	3720      	adds	r7, #32
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}

080064d2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064d2:	b580      	push	{r7, lr}
 80064d4:	b088      	sub	sp, #32
 80064d6:	af02      	add	r7, sp, #8
 80064d8:	60f8      	str	r0, [r7, #12]
 80064da:	60b9      	str	r1, [r7, #8]
 80064dc:	603b      	str	r3, [r7, #0]
 80064de:	4613      	mov	r3, r2
 80064e0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80064e2:	2300      	movs	r3, #0
 80064e4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064ee:	d112      	bne.n	8006516 <HAL_SPI_Receive+0x44>
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	689b      	ldr	r3, [r3, #8]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d10e      	bne.n	8006516 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2204      	movs	r2, #4
 80064fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006500:	88fa      	ldrh	r2, [r7, #6]
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	9300      	str	r3, [sp, #0]
 8006506:	4613      	mov	r3, r2
 8006508:	68ba      	ldr	r2, [r7, #8]
 800650a:	68b9      	ldr	r1, [r7, #8]
 800650c:	68f8      	ldr	r0, [r7, #12]
 800650e:	f000 f8f1 	bl	80066f4 <HAL_SPI_TransmitReceive>
 8006512:	4603      	mov	r3, r0
 8006514:	e0ea      	b.n	80066ec <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800651c:	2b01      	cmp	r3, #1
 800651e:	d101      	bne.n	8006524 <HAL_SPI_Receive+0x52>
 8006520:	2302      	movs	r3, #2
 8006522:	e0e3      	b.n	80066ec <HAL_SPI_Receive+0x21a>
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2201      	movs	r2, #1
 8006528:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800652c:	f7fc feb2 	bl	8003294 <HAL_GetTick>
 8006530:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006538:	b2db      	uxtb	r3, r3
 800653a:	2b01      	cmp	r3, #1
 800653c:	d002      	beq.n	8006544 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800653e:	2302      	movs	r3, #2
 8006540:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006542:	e0ca      	b.n	80066da <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d002      	beq.n	8006550 <HAL_SPI_Receive+0x7e>
 800654a:	88fb      	ldrh	r3, [r7, #6]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d102      	bne.n	8006556 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006550:	2301      	movs	r3, #1
 8006552:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006554:	e0c1      	b.n	80066da <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2204      	movs	r2, #4
 800655a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2200      	movs	r2, #0
 8006562:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	68ba      	ldr	r2, [r7, #8]
 8006568:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	88fa      	ldrh	r2, [r7, #6]
 800656e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	88fa      	ldrh	r2, [r7, #6]
 8006574:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2200      	movs	r2, #0
 800657a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2200      	movs	r2, #0
 8006580:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2200      	movs	r2, #0
 8006586:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	2200      	movs	r2, #0
 800658c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2200      	movs	r2, #0
 8006592:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800659c:	d10f      	bne.n	80065be <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	681a      	ldr	r2, [r3, #0]
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80065bc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065c8:	2b40      	cmp	r3, #64	; 0x40
 80065ca:	d007      	beq.n	80065dc <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	681a      	ldr	r2, [r3, #0]
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065da:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	68db      	ldr	r3, [r3, #12]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d162      	bne.n	80066aa <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80065e4:	e02e      	b.n	8006644 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	f003 0301 	and.w	r3, r3, #1
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d115      	bne.n	8006620 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f103 020c 	add.w	r2, r3, #12
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006600:	7812      	ldrb	r2, [r2, #0]
 8006602:	b2d2      	uxtb	r2, r2
 8006604:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800660a:	1c5a      	adds	r2, r3, #1
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006614:	b29b      	uxth	r3, r3
 8006616:	3b01      	subs	r3, #1
 8006618:	b29a      	uxth	r2, r3
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800661e:	e011      	b.n	8006644 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006620:	f7fc fe38 	bl	8003294 <HAL_GetTick>
 8006624:	4602      	mov	r2, r0
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	1ad3      	subs	r3, r2, r3
 800662a:	683a      	ldr	r2, [r7, #0]
 800662c:	429a      	cmp	r2, r3
 800662e:	d803      	bhi.n	8006638 <HAL_SPI_Receive+0x166>
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006636:	d102      	bne.n	800663e <HAL_SPI_Receive+0x16c>
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d102      	bne.n	8006644 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800663e:	2303      	movs	r3, #3
 8006640:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006642:	e04a      	b.n	80066da <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006648:	b29b      	uxth	r3, r3
 800664a:	2b00      	cmp	r3, #0
 800664c:	d1cb      	bne.n	80065e6 <HAL_SPI_Receive+0x114>
 800664e:	e031      	b.n	80066b4 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	f003 0301 	and.w	r3, r3, #1
 800665a:	2b01      	cmp	r3, #1
 800665c:	d113      	bne.n	8006686 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	68da      	ldr	r2, [r3, #12]
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006668:	b292      	uxth	r2, r2
 800666a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006670:	1c9a      	adds	r2, r3, #2
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800667a:	b29b      	uxth	r3, r3
 800667c:	3b01      	subs	r3, #1
 800667e:	b29a      	uxth	r2, r3
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006684:	e011      	b.n	80066aa <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006686:	f7fc fe05 	bl	8003294 <HAL_GetTick>
 800668a:	4602      	mov	r2, r0
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	1ad3      	subs	r3, r2, r3
 8006690:	683a      	ldr	r2, [r7, #0]
 8006692:	429a      	cmp	r2, r3
 8006694:	d803      	bhi.n	800669e <HAL_SPI_Receive+0x1cc>
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800669c:	d102      	bne.n	80066a4 <HAL_SPI_Receive+0x1d2>
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d102      	bne.n	80066aa <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80066a4:	2303      	movs	r3, #3
 80066a6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80066a8:	e017      	b.n	80066da <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d1cd      	bne.n	8006650 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80066b4:	693a      	ldr	r2, [r7, #16]
 80066b6:	6839      	ldr	r1, [r7, #0]
 80066b8:	68f8      	ldr	r0, [r7, #12]
 80066ba:	f000 fa45 	bl	8006b48 <SPI_EndRxTransaction>
 80066be:	4603      	mov	r3, r0
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d002      	beq.n	80066ca <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	2220      	movs	r2, #32
 80066c8:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d002      	beq.n	80066d8 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	75fb      	strb	r3, [r7, #23]
 80066d6:	e000      	b.n	80066da <HAL_SPI_Receive+0x208>
  }

error :
 80066d8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	2201      	movs	r2, #1
 80066de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2200      	movs	r2, #0
 80066e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80066ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	3718      	adds	r7, #24
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}

080066f4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b08c      	sub	sp, #48	; 0x30
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	60f8      	str	r0, [r7, #12]
 80066fc:	60b9      	str	r1, [r7, #8]
 80066fe:	607a      	str	r2, [r7, #4]
 8006700:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006702:	2301      	movs	r3, #1
 8006704:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006706:	2300      	movs	r3, #0
 8006708:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006712:	2b01      	cmp	r3, #1
 8006714:	d101      	bne.n	800671a <HAL_SPI_TransmitReceive+0x26>
 8006716:	2302      	movs	r3, #2
 8006718:	e18a      	b.n	8006a30 <HAL_SPI_TransmitReceive+0x33c>
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2201      	movs	r2, #1
 800671e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006722:	f7fc fdb7 	bl	8003294 <HAL_GetTick>
 8006726:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800672e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006738:	887b      	ldrh	r3, [r7, #2]
 800673a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800673c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006740:	2b01      	cmp	r3, #1
 8006742:	d00f      	beq.n	8006764 <HAL_SPI_TransmitReceive+0x70>
 8006744:	69fb      	ldr	r3, [r7, #28]
 8006746:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800674a:	d107      	bne.n	800675c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	689b      	ldr	r3, [r3, #8]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d103      	bne.n	800675c <HAL_SPI_TransmitReceive+0x68>
 8006754:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006758:	2b04      	cmp	r3, #4
 800675a:	d003      	beq.n	8006764 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800675c:	2302      	movs	r3, #2
 800675e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006762:	e15b      	b.n	8006a1c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d005      	beq.n	8006776 <HAL_SPI_TransmitReceive+0x82>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d002      	beq.n	8006776 <HAL_SPI_TransmitReceive+0x82>
 8006770:	887b      	ldrh	r3, [r7, #2]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d103      	bne.n	800677e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006776:	2301      	movs	r3, #1
 8006778:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800677c:	e14e      	b.n	8006a1c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006784:	b2db      	uxtb	r3, r3
 8006786:	2b04      	cmp	r3, #4
 8006788:	d003      	beq.n	8006792 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2205      	movs	r2, #5
 800678e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2200      	movs	r2, #0
 8006796:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	687a      	ldr	r2, [r7, #4]
 800679c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	887a      	ldrh	r2, [r7, #2]
 80067a2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	887a      	ldrh	r2, [r7, #2]
 80067a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	68ba      	ldr	r2, [r7, #8]
 80067ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	887a      	ldrh	r2, [r7, #2]
 80067b4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	887a      	ldrh	r2, [r7, #2]
 80067ba:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2200      	movs	r2, #0
 80067c0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	2200      	movs	r2, #0
 80067c6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067d2:	2b40      	cmp	r3, #64	; 0x40
 80067d4:	d007      	beq.n	80067e6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80067e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	68db      	ldr	r3, [r3, #12]
 80067ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067ee:	d178      	bne.n	80068e2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d002      	beq.n	80067fe <HAL_SPI_TransmitReceive+0x10a>
 80067f8:	8b7b      	ldrh	r3, [r7, #26]
 80067fa:	2b01      	cmp	r3, #1
 80067fc:	d166      	bne.n	80068cc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006802:	881a      	ldrh	r2, [r3, #0]
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800680e:	1c9a      	adds	r2, r3, #2
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006818:	b29b      	uxth	r3, r3
 800681a:	3b01      	subs	r3, #1
 800681c:	b29a      	uxth	r2, r3
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006822:	e053      	b.n	80068cc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	689b      	ldr	r3, [r3, #8]
 800682a:	f003 0302 	and.w	r3, r3, #2
 800682e:	2b02      	cmp	r3, #2
 8006830:	d11b      	bne.n	800686a <HAL_SPI_TransmitReceive+0x176>
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006836:	b29b      	uxth	r3, r3
 8006838:	2b00      	cmp	r3, #0
 800683a:	d016      	beq.n	800686a <HAL_SPI_TransmitReceive+0x176>
 800683c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800683e:	2b01      	cmp	r3, #1
 8006840:	d113      	bne.n	800686a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006846:	881a      	ldrh	r2, [r3, #0]
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006852:	1c9a      	adds	r2, r3, #2
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800685c:	b29b      	uxth	r3, r3
 800685e:	3b01      	subs	r3, #1
 8006860:	b29a      	uxth	r2, r3
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006866:	2300      	movs	r3, #0
 8006868:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	f003 0301 	and.w	r3, r3, #1
 8006874:	2b01      	cmp	r3, #1
 8006876:	d119      	bne.n	80068ac <HAL_SPI_TransmitReceive+0x1b8>
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800687c:	b29b      	uxth	r3, r3
 800687e:	2b00      	cmp	r3, #0
 8006880:	d014      	beq.n	80068ac <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	68da      	ldr	r2, [r3, #12]
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800688c:	b292      	uxth	r2, r2
 800688e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006894:	1c9a      	adds	r2, r3, #2
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800689e:	b29b      	uxth	r3, r3
 80068a0:	3b01      	subs	r3, #1
 80068a2:	b29a      	uxth	r2, r3
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80068a8:	2301      	movs	r3, #1
 80068aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80068ac:	f7fc fcf2 	bl	8003294 <HAL_GetTick>
 80068b0:	4602      	mov	r2, r0
 80068b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068b4:	1ad3      	subs	r3, r2, r3
 80068b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80068b8:	429a      	cmp	r2, r3
 80068ba:	d807      	bhi.n	80068cc <HAL_SPI_TransmitReceive+0x1d8>
 80068bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068c2:	d003      	beq.n	80068cc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80068c4:	2303      	movs	r3, #3
 80068c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80068ca:	e0a7      	b.n	8006a1c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068d0:	b29b      	uxth	r3, r3
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d1a6      	bne.n	8006824 <HAL_SPI_TransmitReceive+0x130>
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068da:	b29b      	uxth	r3, r3
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d1a1      	bne.n	8006824 <HAL_SPI_TransmitReceive+0x130>
 80068e0:	e07c      	b.n	80069dc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d002      	beq.n	80068f0 <HAL_SPI_TransmitReceive+0x1fc>
 80068ea:	8b7b      	ldrh	r3, [r7, #26]
 80068ec:	2b01      	cmp	r3, #1
 80068ee:	d16b      	bne.n	80069c8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	330c      	adds	r3, #12
 80068fa:	7812      	ldrb	r2, [r2, #0]
 80068fc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006902:	1c5a      	adds	r2, r3, #1
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800690c:	b29b      	uxth	r3, r3
 800690e:	3b01      	subs	r3, #1
 8006910:	b29a      	uxth	r2, r3
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006916:	e057      	b.n	80069c8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	f003 0302 	and.w	r3, r3, #2
 8006922:	2b02      	cmp	r3, #2
 8006924:	d11c      	bne.n	8006960 <HAL_SPI_TransmitReceive+0x26c>
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800692a:	b29b      	uxth	r3, r3
 800692c:	2b00      	cmp	r3, #0
 800692e:	d017      	beq.n	8006960 <HAL_SPI_TransmitReceive+0x26c>
 8006930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006932:	2b01      	cmp	r3, #1
 8006934:	d114      	bne.n	8006960 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	330c      	adds	r3, #12
 8006940:	7812      	ldrb	r2, [r2, #0]
 8006942:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006948:	1c5a      	adds	r2, r3, #1
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006952:	b29b      	uxth	r3, r3
 8006954:	3b01      	subs	r3, #1
 8006956:	b29a      	uxth	r2, r3
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800695c:	2300      	movs	r3, #0
 800695e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	f003 0301 	and.w	r3, r3, #1
 800696a:	2b01      	cmp	r3, #1
 800696c:	d119      	bne.n	80069a2 <HAL_SPI_TransmitReceive+0x2ae>
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006972:	b29b      	uxth	r3, r3
 8006974:	2b00      	cmp	r3, #0
 8006976:	d014      	beq.n	80069a2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	68da      	ldr	r2, [r3, #12]
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006982:	b2d2      	uxtb	r2, r2
 8006984:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800698a:	1c5a      	adds	r2, r3, #1
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006994:	b29b      	uxth	r3, r3
 8006996:	3b01      	subs	r3, #1
 8006998:	b29a      	uxth	r2, r3
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800699e:	2301      	movs	r3, #1
 80069a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80069a2:	f7fc fc77 	bl	8003294 <HAL_GetTick>
 80069a6:	4602      	mov	r2, r0
 80069a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069aa:	1ad3      	subs	r3, r2, r3
 80069ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80069ae:	429a      	cmp	r2, r3
 80069b0:	d803      	bhi.n	80069ba <HAL_SPI_TransmitReceive+0x2c6>
 80069b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069b8:	d102      	bne.n	80069c0 <HAL_SPI_TransmitReceive+0x2cc>
 80069ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d103      	bne.n	80069c8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80069c0:	2303      	movs	r3, #3
 80069c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80069c6:	e029      	b.n	8006a1c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069cc:	b29b      	uxth	r3, r3
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d1a2      	bne.n	8006918 <HAL_SPI_TransmitReceive+0x224>
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d19d      	bne.n	8006918 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80069dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80069e0:	68f8      	ldr	r0, [r7, #12]
 80069e2:	f000 f917 	bl	8006c14 <SPI_EndRxTxTransaction>
 80069e6:	4603      	mov	r3, r0
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d006      	beq.n	80069fa <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80069ec:	2301      	movs	r3, #1
 80069ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	2220      	movs	r2, #32
 80069f6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80069f8:	e010      	b.n	8006a1c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	689b      	ldr	r3, [r3, #8]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d10b      	bne.n	8006a1a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a02:	2300      	movs	r3, #0
 8006a04:	617b      	str	r3, [r7, #20]
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	617b      	str	r3, [r7, #20]
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	617b      	str	r3, [r7, #20]
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	e000      	b.n	8006a1c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006a1a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	2201      	movs	r2, #1
 8006a20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	2200      	movs	r2, #0
 8006a28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006a2c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	3730      	adds	r7, #48	; 0x30
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}

08006a38 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b088      	sub	sp, #32
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	60f8      	str	r0, [r7, #12]
 8006a40:	60b9      	str	r1, [r7, #8]
 8006a42:	603b      	str	r3, [r7, #0]
 8006a44:	4613      	mov	r3, r2
 8006a46:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006a48:	f7fc fc24 	bl	8003294 <HAL_GetTick>
 8006a4c:	4602      	mov	r2, r0
 8006a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a50:	1a9b      	subs	r3, r3, r2
 8006a52:	683a      	ldr	r2, [r7, #0]
 8006a54:	4413      	add	r3, r2
 8006a56:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006a58:	f7fc fc1c 	bl	8003294 <HAL_GetTick>
 8006a5c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006a5e:	4b39      	ldr	r3, [pc, #228]	; (8006b44 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	015b      	lsls	r3, r3, #5
 8006a64:	0d1b      	lsrs	r3, r3, #20
 8006a66:	69fa      	ldr	r2, [r7, #28]
 8006a68:	fb02 f303 	mul.w	r3, r2, r3
 8006a6c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006a6e:	e054      	b.n	8006b1a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a76:	d050      	beq.n	8006b1a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006a78:	f7fc fc0c 	bl	8003294 <HAL_GetTick>
 8006a7c:	4602      	mov	r2, r0
 8006a7e:	69bb      	ldr	r3, [r7, #24]
 8006a80:	1ad3      	subs	r3, r2, r3
 8006a82:	69fa      	ldr	r2, [r7, #28]
 8006a84:	429a      	cmp	r2, r3
 8006a86:	d902      	bls.n	8006a8e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006a88:	69fb      	ldr	r3, [r7, #28]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d13d      	bne.n	8006b0a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	685a      	ldr	r2, [r3, #4]
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006a9c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006aa6:	d111      	bne.n	8006acc <SPI_WaitFlagStateUntilTimeout+0x94>
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ab0:	d004      	beq.n	8006abc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006aba:	d107      	bne.n	8006acc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	681a      	ldr	r2, [r3, #0]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006aca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ad0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ad4:	d10f      	bne.n	8006af6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	681a      	ldr	r2, [r3, #0]
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006ae4:	601a      	str	r2, [r3, #0]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	681a      	ldr	r2, [r3, #0]
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006af4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2201      	movs	r2, #1
 8006afa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006b06:	2303      	movs	r3, #3
 8006b08:	e017      	b.n	8006b3a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d101      	bne.n	8006b14 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006b10:	2300      	movs	r3, #0
 8006b12:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	3b01      	subs	r3, #1
 8006b18:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	689a      	ldr	r2, [r3, #8]
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	4013      	ands	r3, r2
 8006b24:	68ba      	ldr	r2, [r7, #8]
 8006b26:	429a      	cmp	r2, r3
 8006b28:	bf0c      	ite	eq
 8006b2a:	2301      	moveq	r3, #1
 8006b2c:	2300      	movne	r3, #0
 8006b2e:	b2db      	uxtb	r3, r3
 8006b30:	461a      	mov	r2, r3
 8006b32:	79fb      	ldrb	r3, [r7, #7]
 8006b34:	429a      	cmp	r2, r3
 8006b36:	d19b      	bne.n	8006a70 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006b38:	2300      	movs	r3, #0
}
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	3720      	adds	r7, #32
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd80      	pop	{r7, pc}
 8006b42:	bf00      	nop
 8006b44:	20000010 	.word	0x20000010

08006b48 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b086      	sub	sp, #24
 8006b4c:	af02      	add	r7, sp, #8
 8006b4e:	60f8      	str	r0, [r7, #12]
 8006b50:	60b9      	str	r1, [r7, #8]
 8006b52:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b5c:	d111      	bne.n	8006b82 <SPI_EndRxTransaction+0x3a>
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b66:	d004      	beq.n	8006b72 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	689b      	ldr	r3, [r3, #8]
 8006b6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b70:	d107      	bne.n	8006b82 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	681a      	ldr	r2, [r3, #0]
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b80:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b8a:	d12a      	bne.n	8006be2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b94:	d012      	beq.n	8006bbc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	9300      	str	r3, [sp, #0]
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	2180      	movs	r1, #128	; 0x80
 8006ba0:	68f8      	ldr	r0, [r7, #12]
 8006ba2:	f7ff ff49 	bl	8006a38 <SPI_WaitFlagStateUntilTimeout>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d02d      	beq.n	8006c08 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bb0:	f043 0220 	orr.w	r2, r3, #32
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006bb8:	2303      	movs	r3, #3
 8006bba:	e026      	b.n	8006c0a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	9300      	str	r3, [sp, #0]
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	2101      	movs	r1, #1
 8006bc6:	68f8      	ldr	r0, [r7, #12]
 8006bc8:	f7ff ff36 	bl	8006a38 <SPI_WaitFlagStateUntilTimeout>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d01a      	beq.n	8006c08 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bd6:	f043 0220 	orr.w	r2, r3, #32
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006bde:	2303      	movs	r3, #3
 8006be0:	e013      	b.n	8006c0a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	9300      	str	r3, [sp, #0]
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	2200      	movs	r2, #0
 8006bea:	2101      	movs	r1, #1
 8006bec:	68f8      	ldr	r0, [r7, #12]
 8006bee:	f7ff ff23 	bl	8006a38 <SPI_WaitFlagStateUntilTimeout>
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d007      	beq.n	8006c08 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bfc:	f043 0220 	orr.w	r2, r3, #32
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006c04:	2303      	movs	r3, #3
 8006c06:	e000      	b.n	8006c0a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006c08:	2300      	movs	r3, #0
}
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	3710      	adds	r7, #16
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	bd80      	pop	{r7, pc}
	...

08006c14 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b088      	sub	sp, #32
 8006c18:	af02      	add	r7, sp, #8
 8006c1a:	60f8      	str	r0, [r7, #12]
 8006c1c:	60b9      	str	r1, [r7, #8]
 8006c1e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006c20:	4b1b      	ldr	r3, [pc, #108]	; (8006c90 <SPI_EndRxTxTransaction+0x7c>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a1b      	ldr	r2, [pc, #108]	; (8006c94 <SPI_EndRxTxTransaction+0x80>)
 8006c26:	fba2 2303 	umull	r2, r3, r2, r3
 8006c2a:	0d5b      	lsrs	r3, r3, #21
 8006c2c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006c30:	fb02 f303 	mul.w	r3, r2, r3
 8006c34:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c3e:	d112      	bne.n	8006c66 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	9300      	str	r3, [sp, #0]
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	2200      	movs	r2, #0
 8006c48:	2180      	movs	r1, #128	; 0x80
 8006c4a:	68f8      	ldr	r0, [r7, #12]
 8006c4c:	f7ff fef4 	bl	8006a38 <SPI_WaitFlagStateUntilTimeout>
 8006c50:	4603      	mov	r3, r0
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d016      	beq.n	8006c84 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c5a:	f043 0220 	orr.w	r2, r3, #32
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006c62:	2303      	movs	r3, #3
 8006c64:	e00f      	b.n	8006c86 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d00a      	beq.n	8006c82 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	3b01      	subs	r3, #1
 8006c70:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c7c:	2b80      	cmp	r3, #128	; 0x80
 8006c7e:	d0f2      	beq.n	8006c66 <SPI_EndRxTxTransaction+0x52>
 8006c80:	e000      	b.n	8006c84 <SPI_EndRxTxTransaction+0x70>
        break;
 8006c82:	bf00      	nop
  }

  return HAL_OK;
 8006c84:	2300      	movs	r3, #0
}
 8006c86:	4618      	mov	r0, r3
 8006c88:	3718      	adds	r7, #24
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}
 8006c8e:	bf00      	nop
 8006c90:	20000010 	.word	0x20000010
 8006c94:	165e9f81 	.word	0x165e9f81

08006c98 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b084      	sub	sp, #16
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	60f8      	str	r0, [r7, #12]
 8006ca0:	60b9      	str	r1, [r7, #8]
 8006ca2:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d101      	bne.n	8006cae <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8006caa:	2301      	movs	r3, #1
 8006cac:	e034      	b.n	8006d18 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8006cb4:	b2db      	uxtb	r3, r3
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d106      	bne.n	8006cc8 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006cc2:	68f8      	ldr	r0, [r7, #12]
 8006cc4:	f7fa fbc2 	bl	800144c <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	3308      	adds	r3, #8
 8006cd0:	4619      	mov	r1, r3
 8006cd2:	4610      	mov	r0, r2
 8006cd4:	f002 f828 	bl	8008d28 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	6818      	ldr	r0, [r3, #0]
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	689b      	ldr	r3, [r3, #8]
 8006ce0:	461a      	mov	r2, r3
 8006ce2:	68b9      	ldr	r1, [r7, #8]
 8006ce4:	f002 f872 	bl	8008dcc <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	6858      	ldr	r0, [r3, #4]
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	689a      	ldr	r2, [r3, #8]
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cf4:	6879      	ldr	r1, [r7, #4]
 8006cf6:	f002 f8a7 	bl	8008e48 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	68fa      	ldr	r2, [r7, #12]
 8006d00:	6892      	ldr	r2, [r2, #8]
 8006d02:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	68fa      	ldr	r2, [r7, #12]
 8006d0c:	6892      	ldr	r2, [r2, #8]
 8006d0e:	f041 0101 	orr.w	r1, r1, #1
 8006d12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8006d16:	2300      	movs	r3, #0
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	3710      	adds	r7, #16
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}

08006d20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b082      	sub	sp, #8
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d101      	bne.n	8006d32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d2e:	2301      	movs	r3, #1
 8006d30:	e041      	b.n	8006db6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d106      	bne.n	8006d4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2200      	movs	r2, #0
 8006d42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f7fc f84a 	bl	8002de0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2202      	movs	r2, #2
 8006d50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681a      	ldr	r2, [r3, #0]
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	3304      	adds	r3, #4
 8006d5c:	4619      	mov	r1, r3
 8006d5e:	4610      	mov	r0, r2
 8006d60:	f000 fc7a 	bl	8007658 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2201      	movs	r2, #1
 8006d68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2201      	movs	r2, #1
 8006d70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2201      	movs	r2, #1
 8006d78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2201      	movs	r2, #1
 8006d80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2201      	movs	r2, #1
 8006d88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2201      	movs	r2, #1
 8006d90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2201      	movs	r2, #1
 8006d98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2201      	movs	r2, #1
 8006da0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2201      	movs	r2, #1
 8006da8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2201      	movs	r2, #1
 8006db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006db4:	2300      	movs	r3, #0
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	3708      	adds	r7, #8
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}
	...

08006dc0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b085      	sub	sp, #20
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006dce:	b2db      	uxtb	r3, r3
 8006dd0:	2b01      	cmp	r3, #1
 8006dd2:	d001      	beq.n	8006dd8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	e04e      	b.n	8006e76 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2202      	movs	r2, #2
 8006ddc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	68da      	ldr	r2, [r3, #12]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f042 0201 	orr.w	r2, r2, #1
 8006dee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a23      	ldr	r2, [pc, #140]	; (8006e84 <HAL_TIM_Base_Start_IT+0xc4>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d022      	beq.n	8006e40 <HAL_TIM_Base_Start_IT+0x80>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e02:	d01d      	beq.n	8006e40 <HAL_TIM_Base_Start_IT+0x80>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a1f      	ldr	r2, [pc, #124]	; (8006e88 <HAL_TIM_Base_Start_IT+0xc8>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d018      	beq.n	8006e40 <HAL_TIM_Base_Start_IT+0x80>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4a1e      	ldr	r2, [pc, #120]	; (8006e8c <HAL_TIM_Base_Start_IT+0xcc>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d013      	beq.n	8006e40 <HAL_TIM_Base_Start_IT+0x80>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a1c      	ldr	r2, [pc, #112]	; (8006e90 <HAL_TIM_Base_Start_IT+0xd0>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d00e      	beq.n	8006e40 <HAL_TIM_Base_Start_IT+0x80>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a1b      	ldr	r2, [pc, #108]	; (8006e94 <HAL_TIM_Base_Start_IT+0xd4>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d009      	beq.n	8006e40 <HAL_TIM_Base_Start_IT+0x80>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a19      	ldr	r2, [pc, #100]	; (8006e98 <HAL_TIM_Base_Start_IT+0xd8>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d004      	beq.n	8006e40 <HAL_TIM_Base_Start_IT+0x80>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	4a18      	ldr	r2, [pc, #96]	; (8006e9c <HAL_TIM_Base_Start_IT+0xdc>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d111      	bne.n	8006e64 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	689b      	ldr	r3, [r3, #8]
 8006e46:	f003 0307 	and.w	r3, r3, #7
 8006e4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2b06      	cmp	r3, #6
 8006e50:	d010      	beq.n	8006e74 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	681a      	ldr	r2, [r3, #0]
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f042 0201 	orr.w	r2, r2, #1
 8006e60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e62:	e007      	b.n	8006e74 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	681a      	ldr	r2, [r3, #0]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f042 0201 	orr.w	r2, r2, #1
 8006e72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e74:	2300      	movs	r3, #0
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3714      	adds	r7, #20
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e80:	4770      	bx	lr
 8006e82:	bf00      	nop
 8006e84:	40010000 	.word	0x40010000
 8006e88:	40000400 	.word	0x40000400
 8006e8c:	40000800 	.word	0x40000800
 8006e90:	40000c00 	.word	0x40000c00
 8006e94:	40010400 	.word	0x40010400
 8006e98:	40014000 	.word	0x40014000
 8006e9c:	40001800 	.word	0x40001800

08006ea0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b082      	sub	sp, #8
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d101      	bne.n	8006eb2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e041      	b.n	8006f36 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006eb8:	b2db      	uxtb	r3, r3
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d106      	bne.n	8006ecc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f000 f839 	bl	8006f3e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2202      	movs	r2, #2
 8006ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	3304      	adds	r3, #4
 8006edc:	4619      	mov	r1, r3
 8006ede:	4610      	mov	r0, r2
 8006ee0:	f000 fbba 	bl	8007658 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2201      	movs	r2, #1
 8006ef0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2201      	movs	r2, #1
 8006f00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2201      	movs	r2, #1
 8006f08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2201      	movs	r2, #1
 8006f10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2201      	movs	r2, #1
 8006f18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2201      	movs	r2, #1
 8006f20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2201      	movs	r2, #1
 8006f28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2201      	movs	r2, #1
 8006f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f34:	2300      	movs	r3, #0
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	3708      	adds	r7, #8
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}

08006f3e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006f3e:	b480      	push	{r7}
 8006f40:	b083      	sub	sp, #12
 8006f42:	af00      	add	r7, sp, #0
 8006f44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006f46:	bf00      	nop
 8006f48:	370c      	adds	r7, #12
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr
	...

08006f54 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b084      	sub	sp, #16
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
 8006f5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d109      	bne.n	8006f78 <HAL_TIM_PWM_Start+0x24>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f6a:	b2db      	uxtb	r3, r3
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	bf14      	ite	ne
 8006f70:	2301      	movne	r3, #1
 8006f72:	2300      	moveq	r3, #0
 8006f74:	b2db      	uxtb	r3, r3
 8006f76:	e022      	b.n	8006fbe <HAL_TIM_PWM_Start+0x6a>
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	2b04      	cmp	r3, #4
 8006f7c:	d109      	bne.n	8006f92 <HAL_TIM_PWM_Start+0x3e>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006f84:	b2db      	uxtb	r3, r3
 8006f86:	2b01      	cmp	r3, #1
 8006f88:	bf14      	ite	ne
 8006f8a:	2301      	movne	r3, #1
 8006f8c:	2300      	moveq	r3, #0
 8006f8e:	b2db      	uxtb	r3, r3
 8006f90:	e015      	b.n	8006fbe <HAL_TIM_PWM_Start+0x6a>
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	2b08      	cmp	r3, #8
 8006f96:	d109      	bne.n	8006fac <HAL_TIM_PWM_Start+0x58>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f9e:	b2db      	uxtb	r3, r3
 8006fa0:	2b01      	cmp	r3, #1
 8006fa2:	bf14      	ite	ne
 8006fa4:	2301      	movne	r3, #1
 8006fa6:	2300      	moveq	r3, #0
 8006fa8:	b2db      	uxtb	r3, r3
 8006faa:	e008      	b.n	8006fbe <HAL_TIM_PWM_Start+0x6a>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	bf14      	ite	ne
 8006fb8:	2301      	movne	r3, #1
 8006fba:	2300      	moveq	r3, #0
 8006fbc:	b2db      	uxtb	r3, r3
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d001      	beq.n	8006fc6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	e07c      	b.n	80070c0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d104      	bne.n	8006fd6 <HAL_TIM_PWM_Start+0x82>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2202      	movs	r2, #2
 8006fd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006fd4:	e013      	b.n	8006ffe <HAL_TIM_PWM_Start+0xaa>
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	2b04      	cmp	r3, #4
 8006fda:	d104      	bne.n	8006fe6 <HAL_TIM_PWM_Start+0x92>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2202      	movs	r2, #2
 8006fe0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006fe4:	e00b      	b.n	8006ffe <HAL_TIM_PWM_Start+0xaa>
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	2b08      	cmp	r3, #8
 8006fea:	d104      	bne.n	8006ff6 <HAL_TIM_PWM_Start+0xa2>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2202      	movs	r2, #2
 8006ff0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ff4:	e003      	b.n	8006ffe <HAL_TIM_PWM_Start+0xaa>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2202      	movs	r2, #2
 8006ffa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	2201      	movs	r2, #1
 8007004:	6839      	ldr	r1, [r7, #0]
 8007006:	4618      	mov	r0, r3
 8007008:	f000 fe10 	bl	8007c2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a2d      	ldr	r2, [pc, #180]	; (80070c8 <HAL_TIM_PWM_Start+0x174>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d004      	beq.n	8007020 <HAL_TIM_PWM_Start+0xcc>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4a2c      	ldr	r2, [pc, #176]	; (80070cc <HAL_TIM_PWM_Start+0x178>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d101      	bne.n	8007024 <HAL_TIM_PWM_Start+0xd0>
 8007020:	2301      	movs	r3, #1
 8007022:	e000      	b.n	8007026 <HAL_TIM_PWM_Start+0xd2>
 8007024:	2300      	movs	r3, #0
 8007026:	2b00      	cmp	r3, #0
 8007028:	d007      	beq.n	800703a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007038:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4a22      	ldr	r2, [pc, #136]	; (80070c8 <HAL_TIM_PWM_Start+0x174>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d022      	beq.n	800708a <HAL_TIM_PWM_Start+0x136>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800704c:	d01d      	beq.n	800708a <HAL_TIM_PWM_Start+0x136>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4a1f      	ldr	r2, [pc, #124]	; (80070d0 <HAL_TIM_PWM_Start+0x17c>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d018      	beq.n	800708a <HAL_TIM_PWM_Start+0x136>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4a1d      	ldr	r2, [pc, #116]	; (80070d4 <HAL_TIM_PWM_Start+0x180>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d013      	beq.n	800708a <HAL_TIM_PWM_Start+0x136>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	4a1c      	ldr	r2, [pc, #112]	; (80070d8 <HAL_TIM_PWM_Start+0x184>)
 8007068:	4293      	cmp	r3, r2
 800706a:	d00e      	beq.n	800708a <HAL_TIM_PWM_Start+0x136>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4a16      	ldr	r2, [pc, #88]	; (80070cc <HAL_TIM_PWM_Start+0x178>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d009      	beq.n	800708a <HAL_TIM_PWM_Start+0x136>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4a18      	ldr	r2, [pc, #96]	; (80070dc <HAL_TIM_PWM_Start+0x188>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d004      	beq.n	800708a <HAL_TIM_PWM_Start+0x136>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a16      	ldr	r2, [pc, #88]	; (80070e0 <HAL_TIM_PWM_Start+0x18c>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d111      	bne.n	80070ae <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	f003 0307 	and.w	r3, r3, #7
 8007094:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2b06      	cmp	r3, #6
 800709a:	d010      	beq.n	80070be <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	681a      	ldr	r2, [r3, #0]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f042 0201 	orr.w	r2, r2, #1
 80070aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070ac:	e007      	b.n	80070be <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f042 0201 	orr.w	r2, r2, #1
 80070bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80070be:	2300      	movs	r3, #0
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	3710      	adds	r7, #16
 80070c4:	46bd      	mov	sp, r7
 80070c6:	bd80      	pop	{r7, pc}
 80070c8:	40010000 	.word	0x40010000
 80070cc:	40010400 	.word	0x40010400
 80070d0:	40000400 	.word	0x40000400
 80070d4:	40000800 	.word	0x40000800
 80070d8:	40000c00 	.word	0x40000c00
 80070dc:	40014000 	.word	0x40014000
 80070e0:	40001800 	.word	0x40001800

080070e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b082      	sub	sp, #8
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	691b      	ldr	r3, [r3, #16]
 80070f2:	f003 0302 	and.w	r3, r3, #2
 80070f6:	2b02      	cmp	r3, #2
 80070f8:	d122      	bne.n	8007140 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	68db      	ldr	r3, [r3, #12]
 8007100:	f003 0302 	and.w	r3, r3, #2
 8007104:	2b02      	cmp	r3, #2
 8007106:	d11b      	bne.n	8007140 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f06f 0202 	mvn.w	r2, #2
 8007110:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2201      	movs	r2, #1
 8007116:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	699b      	ldr	r3, [r3, #24]
 800711e:	f003 0303 	and.w	r3, r3, #3
 8007122:	2b00      	cmp	r3, #0
 8007124:	d003      	beq.n	800712e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f000 fa77 	bl	800761a <HAL_TIM_IC_CaptureCallback>
 800712c:	e005      	b.n	800713a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f000 fa69 	bl	8007606 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	f000 fa7a 	bl	800762e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2200      	movs	r2, #0
 800713e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	691b      	ldr	r3, [r3, #16]
 8007146:	f003 0304 	and.w	r3, r3, #4
 800714a:	2b04      	cmp	r3, #4
 800714c:	d122      	bne.n	8007194 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	68db      	ldr	r3, [r3, #12]
 8007154:	f003 0304 	and.w	r3, r3, #4
 8007158:	2b04      	cmp	r3, #4
 800715a:	d11b      	bne.n	8007194 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f06f 0204 	mvn.w	r2, #4
 8007164:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2202      	movs	r2, #2
 800716a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	699b      	ldr	r3, [r3, #24]
 8007172:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007176:	2b00      	cmp	r3, #0
 8007178:	d003      	beq.n	8007182 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f000 fa4d 	bl	800761a <HAL_TIM_IC_CaptureCallback>
 8007180:	e005      	b.n	800718e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f000 fa3f 	bl	8007606 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f000 fa50 	bl	800762e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2200      	movs	r2, #0
 8007192:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	691b      	ldr	r3, [r3, #16]
 800719a:	f003 0308 	and.w	r3, r3, #8
 800719e:	2b08      	cmp	r3, #8
 80071a0:	d122      	bne.n	80071e8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	68db      	ldr	r3, [r3, #12]
 80071a8:	f003 0308 	and.w	r3, r3, #8
 80071ac:	2b08      	cmp	r3, #8
 80071ae:	d11b      	bne.n	80071e8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f06f 0208 	mvn.w	r2, #8
 80071b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2204      	movs	r2, #4
 80071be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	69db      	ldr	r3, [r3, #28]
 80071c6:	f003 0303 	and.w	r3, r3, #3
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d003      	beq.n	80071d6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f000 fa23 	bl	800761a <HAL_TIM_IC_CaptureCallback>
 80071d4:	e005      	b.n	80071e2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f000 fa15 	bl	8007606 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f000 fa26 	bl	800762e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2200      	movs	r2, #0
 80071e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	691b      	ldr	r3, [r3, #16]
 80071ee:	f003 0310 	and.w	r3, r3, #16
 80071f2:	2b10      	cmp	r3, #16
 80071f4:	d122      	bne.n	800723c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	68db      	ldr	r3, [r3, #12]
 80071fc:	f003 0310 	and.w	r3, r3, #16
 8007200:	2b10      	cmp	r3, #16
 8007202:	d11b      	bne.n	800723c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f06f 0210 	mvn.w	r2, #16
 800720c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2208      	movs	r2, #8
 8007212:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	69db      	ldr	r3, [r3, #28]
 800721a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800721e:	2b00      	cmp	r3, #0
 8007220:	d003      	beq.n	800722a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 f9f9 	bl	800761a <HAL_TIM_IC_CaptureCallback>
 8007228:	e005      	b.n	8007236 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800722a:	6878      	ldr	r0, [r7, #4]
 800722c:	f000 f9eb 	bl	8007606 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f000 f9fc 	bl	800762e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2200      	movs	r2, #0
 800723a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	691b      	ldr	r3, [r3, #16]
 8007242:	f003 0301 	and.w	r3, r3, #1
 8007246:	2b01      	cmp	r3, #1
 8007248:	d10e      	bne.n	8007268 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	68db      	ldr	r3, [r3, #12]
 8007250:	f003 0301 	and.w	r3, r3, #1
 8007254:	2b01      	cmp	r3, #1
 8007256:	d107      	bne.n	8007268 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f06f 0201 	mvn.w	r2, #1
 8007260:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f7fb fbc2 	bl	80029ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	691b      	ldr	r3, [r3, #16]
 800726e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007272:	2b80      	cmp	r3, #128	; 0x80
 8007274:	d10e      	bne.n	8007294 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	68db      	ldr	r3, [r3, #12]
 800727c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007280:	2b80      	cmp	r3, #128	; 0x80
 8007282:	d107      	bne.n	8007294 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800728c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	f000 fd78 	bl	8007d84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	691b      	ldr	r3, [r3, #16]
 800729a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800729e:	2b40      	cmp	r3, #64	; 0x40
 80072a0:	d10e      	bne.n	80072c0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	68db      	ldr	r3, [r3, #12]
 80072a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072ac:	2b40      	cmp	r3, #64	; 0x40
 80072ae:	d107      	bne.n	80072c0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80072b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f000 f9c1 	bl	8007642 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	691b      	ldr	r3, [r3, #16]
 80072c6:	f003 0320 	and.w	r3, r3, #32
 80072ca:	2b20      	cmp	r3, #32
 80072cc:	d10e      	bne.n	80072ec <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	68db      	ldr	r3, [r3, #12]
 80072d4:	f003 0320 	and.w	r3, r3, #32
 80072d8:	2b20      	cmp	r3, #32
 80072da:	d107      	bne.n	80072ec <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f06f 0220 	mvn.w	r2, #32
 80072e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f000 fd42 	bl	8007d70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80072ec:	bf00      	nop
 80072ee:	3708      	adds	r7, #8
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}

080072f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b086      	sub	sp, #24
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	60f8      	str	r0, [r7, #12]
 80072fc:	60b9      	str	r1, [r7, #8]
 80072fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007300:	2300      	movs	r3, #0
 8007302:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800730a:	2b01      	cmp	r3, #1
 800730c:	d101      	bne.n	8007312 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800730e:	2302      	movs	r3, #2
 8007310:	e0ae      	b.n	8007470 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	2201      	movs	r2, #1
 8007316:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2b0c      	cmp	r3, #12
 800731e:	f200 809f 	bhi.w	8007460 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007322:	a201      	add	r2, pc, #4	; (adr r2, 8007328 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007328:	0800735d 	.word	0x0800735d
 800732c:	08007461 	.word	0x08007461
 8007330:	08007461 	.word	0x08007461
 8007334:	08007461 	.word	0x08007461
 8007338:	0800739d 	.word	0x0800739d
 800733c:	08007461 	.word	0x08007461
 8007340:	08007461 	.word	0x08007461
 8007344:	08007461 	.word	0x08007461
 8007348:	080073df 	.word	0x080073df
 800734c:	08007461 	.word	0x08007461
 8007350:	08007461 	.word	0x08007461
 8007354:	08007461 	.word	0x08007461
 8007358:	0800741f 	.word	0x0800741f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	68b9      	ldr	r1, [r7, #8]
 8007362:	4618      	mov	r0, r3
 8007364:	f000 fa18 	bl	8007798 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	699a      	ldr	r2, [r3, #24]
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f042 0208 	orr.w	r2, r2, #8
 8007376:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	699a      	ldr	r2, [r3, #24]
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f022 0204 	bic.w	r2, r2, #4
 8007386:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	6999      	ldr	r1, [r3, #24]
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	691a      	ldr	r2, [r3, #16]
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	430a      	orrs	r2, r1
 8007398:	619a      	str	r2, [r3, #24]
      break;
 800739a:	e064      	b.n	8007466 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	68b9      	ldr	r1, [r7, #8]
 80073a2:	4618      	mov	r0, r3
 80073a4:	f000 fa68 	bl	8007878 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	699a      	ldr	r2, [r3, #24]
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80073b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	699a      	ldr	r2, [r3, #24]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	6999      	ldr	r1, [r3, #24]
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	691b      	ldr	r3, [r3, #16]
 80073d2:	021a      	lsls	r2, r3, #8
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	430a      	orrs	r2, r1
 80073da:	619a      	str	r2, [r3, #24]
      break;
 80073dc:	e043      	b.n	8007466 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	68b9      	ldr	r1, [r7, #8]
 80073e4:	4618      	mov	r0, r3
 80073e6:	f000 fabd 	bl	8007964 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	69da      	ldr	r2, [r3, #28]
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f042 0208 	orr.w	r2, r2, #8
 80073f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	69da      	ldr	r2, [r3, #28]
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f022 0204 	bic.w	r2, r2, #4
 8007408:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	69d9      	ldr	r1, [r3, #28]
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	691a      	ldr	r2, [r3, #16]
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	430a      	orrs	r2, r1
 800741a:	61da      	str	r2, [r3, #28]
      break;
 800741c:	e023      	b.n	8007466 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	68b9      	ldr	r1, [r7, #8]
 8007424:	4618      	mov	r0, r3
 8007426:	f000 fb11 	bl	8007a4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	69da      	ldr	r2, [r3, #28]
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007438:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	69da      	ldr	r2, [r3, #28]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007448:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	69d9      	ldr	r1, [r3, #28]
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	691b      	ldr	r3, [r3, #16]
 8007454:	021a      	lsls	r2, r3, #8
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	430a      	orrs	r2, r1
 800745c:	61da      	str	r2, [r3, #28]
      break;
 800745e:	e002      	b.n	8007466 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007460:	2301      	movs	r3, #1
 8007462:	75fb      	strb	r3, [r7, #23]
      break;
 8007464:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	2200      	movs	r2, #0
 800746a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800746e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007470:	4618      	mov	r0, r3
 8007472:	3718      	adds	r7, #24
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}

08007478 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b084      	sub	sp, #16
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
 8007480:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007482:	2300      	movs	r3, #0
 8007484:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800748c:	2b01      	cmp	r3, #1
 800748e:	d101      	bne.n	8007494 <HAL_TIM_ConfigClockSource+0x1c>
 8007490:	2302      	movs	r3, #2
 8007492:	e0b4      	b.n	80075fe <HAL_TIM_ConfigClockSource+0x186>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2201      	movs	r2, #1
 8007498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2202      	movs	r2, #2
 80074a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	689b      	ldr	r3, [r3, #8]
 80074aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80074b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80074ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	68ba      	ldr	r2, [r7, #8]
 80074c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80074cc:	d03e      	beq.n	800754c <HAL_TIM_ConfigClockSource+0xd4>
 80074ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80074d2:	f200 8087 	bhi.w	80075e4 <HAL_TIM_ConfigClockSource+0x16c>
 80074d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074da:	f000 8086 	beq.w	80075ea <HAL_TIM_ConfigClockSource+0x172>
 80074de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074e2:	d87f      	bhi.n	80075e4 <HAL_TIM_ConfigClockSource+0x16c>
 80074e4:	2b70      	cmp	r3, #112	; 0x70
 80074e6:	d01a      	beq.n	800751e <HAL_TIM_ConfigClockSource+0xa6>
 80074e8:	2b70      	cmp	r3, #112	; 0x70
 80074ea:	d87b      	bhi.n	80075e4 <HAL_TIM_ConfigClockSource+0x16c>
 80074ec:	2b60      	cmp	r3, #96	; 0x60
 80074ee:	d050      	beq.n	8007592 <HAL_TIM_ConfigClockSource+0x11a>
 80074f0:	2b60      	cmp	r3, #96	; 0x60
 80074f2:	d877      	bhi.n	80075e4 <HAL_TIM_ConfigClockSource+0x16c>
 80074f4:	2b50      	cmp	r3, #80	; 0x50
 80074f6:	d03c      	beq.n	8007572 <HAL_TIM_ConfigClockSource+0xfa>
 80074f8:	2b50      	cmp	r3, #80	; 0x50
 80074fa:	d873      	bhi.n	80075e4 <HAL_TIM_ConfigClockSource+0x16c>
 80074fc:	2b40      	cmp	r3, #64	; 0x40
 80074fe:	d058      	beq.n	80075b2 <HAL_TIM_ConfigClockSource+0x13a>
 8007500:	2b40      	cmp	r3, #64	; 0x40
 8007502:	d86f      	bhi.n	80075e4 <HAL_TIM_ConfigClockSource+0x16c>
 8007504:	2b30      	cmp	r3, #48	; 0x30
 8007506:	d064      	beq.n	80075d2 <HAL_TIM_ConfigClockSource+0x15a>
 8007508:	2b30      	cmp	r3, #48	; 0x30
 800750a:	d86b      	bhi.n	80075e4 <HAL_TIM_ConfigClockSource+0x16c>
 800750c:	2b20      	cmp	r3, #32
 800750e:	d060      	beq.n	80075d2 <HAL_TIM_ConfigClockSource+0x15a>
 8007510:	2b20      	cmp	r3, #32
 8007512:	d867      	bhi.n	80075e4 <HAL_TIM_ConfigClockSource+0x16c>
 8007514:	2b00      	cmp	r3, #0
 8007516:	d05c      	beq.n	80075d2 <HAL_TIM_ConfigClockSource+0x15a>
 8007518:	2b10      	cmp	r3, #16
 800751a:	d05a      	beq.n	80075d2 <HAL_TIM_ConfigClockSource+0x15a>
 800751c:	e062      	b.n	80075e4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6818      	ldr	r0, [r3, #0]
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	6899      	ldr	r1, [r3, #8]
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	685a      	ldr	r2, [r3, #4]
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	68db      	ldr	r3, [r3, #12]
 800752e:	f000 fb5d 	bl	8007bec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	689b      	ldr	r3, [r3, #8]
 8007538:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007540:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	68ba      	ldr	r2, [r7, #8]
 8007548:	609a      	str	r2, [r3, #8]
      break;
 800754a:	e04f      	b.n	80075ec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6818      	ldr	r0, [r3, #0]
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	6899      	ldr	r1, [r3, #8]
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	685a      	ldr	r2, [r3, #4]
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	68db      	ldr	r3, [r3, #12]
 800755c:	f000 fb46 	bl	8007bec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	689a      	ldr	r2, [r3, #8]
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800756e:	609a      	str	r2, [r3, #8]
      break;
 8007570:	e03c      	b.n	80075ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6818      	ldr	r0, [r3, #0]
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	6859      	ldr	r1, [r3, #4]
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	68db      	ldr	r3, [r3, #12]
 800757e:	461a      	mov	r2, r3
 8007580:	f000 faba 	bl	8007af8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	2150      	movs	r1, #80	; 0x50
 800758a:	4618      	mov	r0, r3
 800758c:	f000 fb13 	bl	8007bb6 <TIM_ITRx_SetConfig>
      break;
 8007590:	e02c      	b.n	80075ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6818      	ldr	r0, [r3, #0]
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	6859      	ldr	r1, [r3, #4]
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	68db      	ldr	r3, [r3, #12]
 800759e:	461a      	mov	r2, r3
 80075a0:	f000 fad9 	bl	8007b56 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	2160      	movs	r1, #96	; 0x60
 80075aa:	4618      	mov	r0, r3
 80075ac:	f000 fb03 	bl	8007bb6 <TIM_ITRx_SetConfig>
      break;
 80075b0:	e01c      	b.n	80075ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6818      	ldr	r0, [r3, #0]
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	6859      	ldr	r1, [r3, #4]
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	68db      	ldr	r3, [r3, #12]
 80075be:	461a      	mov	r2, r3
 80075c0:	f000 fa9a 	bl	8007af8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	2140      	movs	r1, #64	; 0x40
 80075ca:	4618      	mov	r0, r3
 80075cc:	f000 faf3 	bl	8007bb6 <TIM_ITRx_SetConfig>
      break;
 80075d0:	e00c      	b.n	80075ec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681a      	ldr	r2, [r3, #0]
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	4619      	mov	r1, r3
 80075dc:	4610      	mov	r0, r2
 80075de:	f000 faea 	bl	8007bb6 <TIM_ITRx_SetConfig>
      break;
 80075e2:	e003      	b.n	80075ec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80075e4:	2301      	movs	r3, #1
 80075e6:	73fb      	strb	r3, [r7, #15]
      break;
 80075e8:	e000      	b.n	80075ec <HAL_TIM_ConfigClockSource+0x174>
      break;
 80075ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2201      	movs	r2, #1
 80075f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2200      	movs	r2, #0
 80075f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80075fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3710      	adds	r7, #16
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}

08007606 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007606:	b480      	push	{r7}
 8007608:	b083      	sub	sp, #12
 800760a:	af00      	add	r7, sp, #0
 800760c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800760e:	bf00      	nop
 8007610:	370c      	adds	r7, #12
 8007612:	46bd      	mov	sp, r7
 8007614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007618:	4770      	bx	lr

0800761a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800761a:	b480      	push	{r7}
 800761c:	b083      	sub	sp, #12
 800761e:	af00      	add	r7, sp, #0
 8007620:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007622:	bf00      	nop
 8007624:	370c      	adds	r7, #12
 8007626:	46bd      	mov	sp, r7
 8007628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762c:	4770      	bx	lr

0800762e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800762e:	b480      	push	{r7}
 8007630:	b083      	sub	sp, #12
 8007632:	af00      	add	r7, sp, #0
 8007634:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007636:	bf00      	nop
 8007638:	370c      	adds	r7, #12
 800763a:	46bd      	mov	sp, r7
 800763c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007640:	4770      	bx	lr

08007642 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007642:	b480      	push	{r7}
 8007644:	b083      	sub	sp, #12
 8007646:	af00      	add	r7, sp, #0
 8007648:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800764a:	bf00      	nop
 800764c:	370c      	adds	r7, #12
 800764e:	46bd      	mov	sp, r7
 8007650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007654:	4770      	bx	lr
	...

08007658 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007658:	b480      	push	{r7}
 800765a:	b085      	sub	sp, #20
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
 8007660:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	4a40      	ldr	r2, [pc, #256]	; (800776c <TIM_Base_SetConfig+0x114>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d013      	beq.n	8007698 <TIM_Base_SetConfig+0x40>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007676:	d00f      	beq.n	8007698 <TIM_Base_SetConfig+0x40>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	4a3d      	ldr	r2, [pc, #244]	; (8007770 <TIM_Base_SetConfig+0x118>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d00b      	beq.n	8007698 <TIM_Base_SetConfig+0x40>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	4a3c      	ldr	r2, [pc, #240]	; (8007774 <TIM_Base_SetConfig+0x11c>)
 8007684:	4293      	cmp	r3, r2
 8007686:	d007      	beq.n	8007698 <TIM_Base_SetConfig+0x40>
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	4a3b      	ldr	r2, [pc, #236]	; (8007778 <TIM_Base_SetConfig+0x120>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d003      	beq.n	8007698 <TIM_Base_SetConfig+0x40>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	4a3a      	ldr	r2, [pc, #232]	; (800777c <TIM_Base_SetConfig+0x124>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d108      	bne.n	80076aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800769e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	685b      	ldr	r3, [r3, #4]
 80076a4:	68fa      	ldr	r2, [r7, #12]
 80076a6:	4313      	orrs	r3, r2
 80076a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	4a2f      	ldr	r2, [pc, #188]	; (800776c <TIM_Base_SetConfig+0x114>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d02b      	beq.n	800770a <TIM_Base_SetConfig+0xb2>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076b8:	d027      	beq.n	800770a <TIM_Base_SetConfig+0xb2>
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	4a2c      	ldr	r2, [pc, #176]	; (8007770 <TIM_Base_SetConfig+0x118>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d023      	beq.n	800770a <TIM_Base_SetConfig+0xb2>
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	4a2b      	ldr	r2, [pc, #172]	; (8007774 <TIM_Base_SetConfig+0x11c>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d01f      	beq.n	800770a <TIM_Base_SetConfig+0xb2>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	4a2a      	ldr	r2, [pc, #168]	; (8007778 <TIM_Base_SetConfig+0x120>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d01b      	beq.n	800770a <TIM_Base_SetConfig+0xb2>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	4a29      	ldr	r2, [pc, #164]	; (800777c <TIM_Base_SetConfig+0x124>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d017      	beq.n	800770a <TIM_Base_SetConfig+0xb2>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	4a28      	ldr	r2, [pc, #160]	; (8007780 <TIM_Base_SetConfig+0x128>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d013      	beq.n	800770a <TIM_Base_SetConfig+0xb2>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	4a27      	ldr	r2, [pc, #156]	; (8007784 <TIM_Base_SetConfig+0x12c>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d00f      	beq.n	800770a <TIM_Base_SetConfig+0xb2>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	4a26      	ldr	r2, [pc, #152]	; (8007788 <TIM_Base_SetConfig+0x130>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d00b      	beq.n	800770a <TIM_Base_SetConfig+0xb2>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	4a25      	ldr	r2, [pc, #148]	; (800778c <TIM_Base_SetConfig+0x134>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d007      	beq.n	800770a <TIM_Base_SetConfig+0xb2>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a24      	ldr	r2, [pc, #144]	; (8007790 <TIM_Base_SetConfig+0x138>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d003      	beq.n	800770a <TIM_Base_SetConfig+0xb2>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a23      	ldr	r2, [pc, #140]	; (8007794 <TIM_Base_SetConfig+0x13c>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d108      	bne.n	800771c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007710:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	68db      	ldr	r3, [r3, #12]
 8007716:	68fa      	ldr	r2, [r7, #12]
 8007718:	4313      	orrs	r3, r2
 800771a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	695b      	ldr	r3, [r3, #20]
 8007726:	4313      	orrs	r3, r2
 8007728:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	68fa      	ldr	r2, [r7, #12]
 800772e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	689a      	ldr	r2, [r3, #8]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	681a      	ldr	r2, [r3, #0]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	4a0a      	ldr	r2, [pc, #40]	; (800776c <TIM_Base_SetConfig+0x114>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d003      	beq.n	8007750 <TIM_Base_SetConfig+0xf8>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	4a0c      	ldr	r2, [pc, #48]	; (800777c <TIM_Base_SetConfig+0x124>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d103      	bne.n	8007758 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	691a      	ldr	r2, [r3, #16]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2201      	movs	r2, #1
 800775c:	615a      	str	r2, [r3, #20]
}
 800775e:	bf00      	nop
 8007760:	3714      	adds	r7, #20
 8007762:	46bd      	mov	sp, r7
 8007764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007768:	4770      	bx	lr
 800776a:	bf00      	nop
 800776c:	40010000 	.word	0x40010000
 8007770:	40000400 	.word	0x40000400
 8007774:	40000800 	.word	0x40000800
 8007778:	40000c00 	.word	0x40000c00
 800777c:	40010400 	.word	0x40010400
 8007780:	40014000 	.word	0x40014000
 8007784:	40014400 	.word	0x40014400
 8007788:	40014800 	.word	0x40014800
 800778c:	40001800 	.word	0x40001800
 8007790:	40001c00 	.word	0x40001c00
 8007794:	40002000 	.word	0x40002000

08007798 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007798:	b480      	push	{r7}
 800779a:	b087      	sub	sp, #28
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
 80077a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6a1b      	ldr	r3, [r3, #32]
 80077a6:	f023 0201 	bic.w	r2, r3, #1
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6a1b      	ldr	r3, [r3, #32]
 80077b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	699b      	ldr	r3, [r3, #24]
 80077be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	f023 0303 	bic.w	r3, r3, #3
 80077ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	68fa      	ldr	r2, [r7, #12]
 80077d6:	4313      	orrs	r3, r2
 80077d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	f023 0302 	bic.w	r3, r3, #2
 80077e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	697a      	ldr	r2, [r7, #20]
 80077e8:	4313      	orrs	r3, r2
 80077ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	4a20      	ldr	r2, [pc, #128]	; (8007870 <TIM_OC1_SetConfig+0xd8>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d003      	beq.n	80077fc <TIM_OC1_SetConfig+0x64>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	4a1f      	ldr	r2, [pc, #124]	; (8007874 <TIM_OC1_SetConfig+0xdc>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d10c      	bne.n	8007816 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	f023 0308 	bic.w	r3, r3, #8
 8007802:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	68db      	ldr	r3, [r3, #12]
 8007808:	697a      	ldr	r2, [r7, #20]
 800780a:	4313      	orrs	r3, r2
 800780c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	f023 0304 	bic.w	r3, r3, #4
 8007814:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	4a15      	ldr	r2, [pc, #84]	; (8007870 <TIM_OC1_SetConfig+0xd8>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d003      	beq.n	8007826 <TIM_OC1_SetConfig+0x8e>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	4a14      	ldr	r2, [pc, #80]	; (8007874 <TIM_OC1_SetConfig+0xdc>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d111      	bne.n	800784a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007826:	693b      	ldr	r3, [r7, #16]
 8007828:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800782c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800782e:	693b      	ldr	r3, [r7, #16]
 8007830:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007834:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	695b      	ldr	r3, [r3, #20]
 800783a:	693a      	ldr	r2, [r7, #16]
 800783c:	4313      	orrs	r3, r2
 800783e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	699b      	ldr	r3, [r3, #24]
 8007844:	693a      	ldr	r2, [r7, #16]
 8007846:	4313      	orrs	r3, r2
 8007848:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	693a      	ldr	r2, [r7, #16]
 800784e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	68fa      	ldr	r2, [r7, #12]
 8007854:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	685a      	ldr	r2, [r3, #4]
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	697a      	ldr	r2, [r7, #20]
 8007862:	621a      	str	r2, [r3, #32]
}
 8007864:	bf00      	nop
 8007866:	371c      	adds	r7, #28
 8007868:	46bd      	mov	sp, r7
 800786a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786e:	4770      	bx	lr
 8007870:	40010000 	.word	0x40010000
 8007874:	40010400 	.word	0x40010400

08007878 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007878:	b480      	push	{r7}
 800787a:	b087      	sub	sp, #28
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
 8007880:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6a1b      	ldr	r3, [r3, #32]
 8007886:	f023 0210 	bic.w	r2, r3, #16
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6a1b      	ldr	r3, [r3, #32]
 8007892:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	699b      	ldr	r3, [r3, #24]
 800789e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	021b      	lsls	r3, r3, #8
 80078b6:	68fa      	ldr	r2, [r7, #12]
 80078b8:	4313      	orrs	r3, r2
 80078ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	f023 0320 	bic.w	r3, r3, #32
 80078c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	689b      	ldr	r3, [r3, #8]
 80078c8:	011b      	lsls	r3, r3, #4
 80078ca:	697a      	ldr	r2, [r7, #20]
 80078cc:	4313      	orrs	r3, r2
 80078ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	4a22      	ldr	r2, [pc, #136]	; (800795c <TIM_OC2_SetConfig+0xe4>)
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d003      	beq.n	80078e0 <TIM_OC2_SetConfig+0x68>
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	4a21      	ldr	r2, [pc, #132]	; (8007960 <TIM_OC2_SetConfig+0xe8>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d10d      	bne.n	80078fc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	68db      	ldr	r3, [r3, #12]
 80078ec:	011b      	lsls	r3, r3, #4
 80078ee:	697a      	ldr	r2, [r7, #20]
 80078f0:	4313      	orrs	r3, r2
 80078f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078fa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	4a17      	ldr	r2, [pc, #92]	; (800795c <TIM_OC2_SetConfig+0xe4>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d003      	beq.n	800790c <TIM_OC2_SetConfig+0x94>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	4a16      	ldr	r2, [pc, #88]	; (8007960 <TIM_OC2_SetConfig+0xe8>)
 8007908:	4293      	cmp	r3, r2
 800790a:	d113      	bne.n	8007934 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007912:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800791a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	695b      	ldr	r3, [r3, #20]
 8007920:	009b      	lsls	r3, r3, #2
 8007922:	693a      	ldr	r2, [r7, #16]
 8007924:	4313      	orrs	r3, r2
 8007926:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	699b      	ldr	r3, [r3, #24]
 800792c:	009b      	lsls	r3, r3, #2
 800792e:	693a      	ldr	r2, [r7, #16]
 8007930:	4313      	orrs	r3, r2
 8007932:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	693a      	ldr	r2, [r7, #16]
 8007938:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	68fa      	ldr	r2, [r7, #12]
 800793e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	685a      	ldr	r2, [r3, #4]
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	697a      	ldr	r2, [r7, #20]
 800794c:	621a      	str	r2, [r3, #32]
}
 800794e:	bf00      	nop
 8007950:	371c      	adds	r7, #28
 8007952:	46bd      	mov	sp, r7
 8007954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007958:	4770      	bx	lr
 800795a:	bf00      	nop
 800795c:	40010000 	.word	0x40010000
 8007960:	40010400 	.word	0x40010400

08007964 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007964:	b480      	push	{r7}
 8007966:	b087      	sub	sp, #28
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
 800796c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6a1b      	ldr	r3, [r3, #32]
 8007972:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6a1b      	ldr	r3, [r3, #32]
 800797e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	69db      	ldr	r3, [r3, #28]
 800798a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007992:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f023 0303 	bic.w	r3, r3, #3
 800799a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	68fa      	ldr	r2, [r7, #12]
 80079a2:	4313      	orrs	r3, r2
 80079a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80079a6:	697b      	ldr	r3, [r7, #20]
 80079a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80079ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	689b      	ldr	r3, [r3, #8]
 80079b2:	021b      	lsls	r3, r3, #8
 80079b4:	697a      	ldr	r2, [r7, #20]
 80079b6:	4313      	orrs	r3, r2
 80079b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	4a21      	ldr	r2, [pc, #132]	; (8007a44 <TIM_OC3_SetConfig+0xe0>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d003      	beq.n	80079ca <TIM_OC3_SetConfig+0x66>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	4a20      	ldr	r2, [pc, #128]	; (8007a48 <TIM_OC3_SetConfig+0xe4>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d10d      	bne.n	80079e6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80079d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	68db      	ldr	r3, [r3, #12]
 80079d6:	021b      	lsls	r3, r3, #8
 80079d8:	697a      	ldr	r2, [r7, #20]
 80079da:	4313      	orrs	r3, r2
 80079dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80079de:	697b      	ldr	r3, [r7, #20]
 80079e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80079e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	4a16      	ldr	r2, [pc, #88]	; (8007a44 <TIM_OC3_SetConfig+0xe0>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d003      	beq.n	80079f6 <TIM_OC3_SetConfig+0x92>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	4a15      	ldr	r2, [pc, #84]	; (8007a48 <TIM_OC3_SetConfig+0xe4>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d113      	bne.n	8007a1e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80079f6:	693b      	ldr	r3, [r7, #16]
 80079f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80079fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80079fe:	693b      	ldr	r3, [r7, #16]
 8007a00:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007a04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	695b      	ldr	r3, [r3, #20]
 8007a0a:	011b      	lsls	r3, r3, #4
 8007a0c:	693a      	ldr	r2, [r7, #16]
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	699b      	ldr	r3, [r3, #24]
 8007a16:	011b      	lsls	r3, r3, #4
 8007a18:	693a      	ldr	r2, [r7, #16]
 8007a1a:	4313      	orrs	r3, r2
 8007a1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	693a      	ldr	r2, [r7, #16]
 8007a22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	68fa      	ldr	r2, [r7, #12]
 8007a28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	685a      	ldr	r2, [r3, #4]
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	697a      	ldr	r2, [r7, #20]
 8007a36:	621a      	str	r2, [r3, #32]
}
 8007a38:	bf00      	nop
 8007a3a:	371c      	adds	r7, #28
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a42:	4770      	bx	lr
 8007a44:	40010000 	.word	0x40010000
 8007a48:	40010400 	.word	0x40010400

08007a4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b087      	sub	sp, #28
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
 8007a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6a1b      	ldr	r3, [r3, #32]
 8007a5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6a1b      	ldr	r3, [r3, #32]
 8007a66:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	685b      	ldr	r3, [r3, #4]
 8007a6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	69db      	ldr	r3, [r3, #28]
 8007a72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	021b      	lsls	r3, r3, #8
 8007a8a:	68fa      	ldr	r2, [r7, #12]
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007a90:	693b      	ldr	r3, [r7, #16]
 8007a92:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007a96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	031b      	lsls	r3, r3, #12
 8007a9e:	693a      	ldr	r2, [r7, #16]
 8007aa0:	4313      	orrs	r3, r2
 8007aa2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	4a12      	ldr	r2, [pc, #72]	; (8007af0 <TIM_OC4_SetConfig+0xa4>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d003      	beq.n	8007ab4 <TIM_OC4_SetConfig+0x68>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	4a11      	ldr	r2, [pc, #68]	; (8007af4 <TIM_OC4_SetConfig+0xa8>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d109      	bne.n	8007ac8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007aba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	695b      	ldr	r3, [r3, #20]
 8007ac0:	019b      	lsls	r3, r3, #6
 8007ac2:	697a      	ldr	r2, [r7, #20]
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	697a      	ldr	r2, [r7, #20]
 8007acc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	68fa      	ldr	r2, [r7, #12]
 8007ad2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	685a      	ldr	r2, [r3, #4]
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	693a      	ldr	r2, [r7, #16]
 8007ae0:	621a      	str	r2, [r3, #32]
}
 8007ae2:	bf00      	nop
 8007ae4:	371c      	adds	r7, #28
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aec:	4770      	bx	lr
 8007aee:	bf00      	nop
 8007af0:	40010000 	.word	0x40010000
 8007af4:	40010400 	.word	0x40010400

08007af8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b087      	sub	sp, #28
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	60f8      	str	r0, [r7, #12]
 8007b00:	60b9      	str	r1, [r7, #8]
 8007b02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	6a1b      	ldr	r3, [r3, #32]
 8007b08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	6a1b      	ldr	r3, [r3, #32]
 8007b0e:	f023 0201 	bic.w	r2, r3, #1
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	699b      	ldr	r3, [r3, #24]
 8007b1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b1c:	693b      	ldr	r3, [r7, #16]
 8007b1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007b22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	011b      	lsls	r3, r3, #4
 8007b28:	693a      	ldr	r2, [r7, #16]
 8007b2a:	4313      	orrs	r3, r2
 8007b2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b2e:	697b      	ldr	r3, [r7, #20]
 8007b30:	f023 030a 	bic.w	r3, r3, #10
 8007b34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007b36:	697a      	ldr	r2, [r7, #20]
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	693a      	ldr	r2, [r7, #16]
 8007b42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	697a      	ldr	r2, [r7, #20]
 8007b48:	621a      	str	r2, [r3, #32]
}
 8007b4a:	bf00      	nop
 8007b4c:	371c      	adds	r7, #28
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b54:	4770      	bx	lr

08007b56 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b56:	b480      	push	{r7}
 8007b58:	b087      	sub	sp, #28
 8007b5a:	af00      	add	r7, sp, #0
 8007b5c:	60f8      	str	r0, [r7, #12]
 8007b5e:	60b9      	str	r1, [r7, #8]
 8007b60:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	6a1b      	ldr	r3, [r3, #32]
 8007b66:	f023 0210 	bic.w	r2, r3, #16
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	699b      	ldr	r3, [r3, #24]
 8007b72:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	6a1b      	ldr	r3, [r3, #32]
 8007b78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007b80:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	031b      	lsls	r3, r3, #12
 8007b86:	697a      	ldr	r2, [r7, #20]
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007b8c:	693b      	ldr	r3, [r7, #16]
 8007b8e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007b92:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	011b      	lsls	r3, r3, #4
 8007b98:	693a      	ldr	r2, [r7, #16]
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	697a      	ldr	r2, [r7, #20]
 8007ba2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	693a      	ldr	r2, [r7, #16]
 8007ba8:	621a      	str	r2, [r3, #32]
}
 8007baa:	bf00      	nop
 8007bac:	371c      	adds	r7, #28
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb4:	4770      	bx	lr

08007bb6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007bb6:	b480      	push	{r7}
 8007bb8:	b085      	sub	sp, #20
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	6078      	str	r0, [r7, #4]
 8007bbe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	689b      	ldr	r3, [r3, #8]
 8007bc4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bcc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007bce:	683a      	ldr	r2, [r7, #0]
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	f043 0307 	orr.w	r3, r3, #7
 8007bd8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	68fa      	ldr	r2, [r7, #12]
 8007bde:	609a      	str	r2, [r3, #8]
}
 8007be0:	bf00      	nop
 8007be2:	3714      	adds	r7, #20
 8007be4:	46bd      	mov	sp, r7
 8007be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bea:	4770      	bx	lr

08007bec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b087      	sub	sp, #28
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	60f8      	str	r0, [r7, #12]
 8007bf4:	60b9      	str	r1, [r7, #8]
 8007bf6:	607a      	str	r2, [r7, #4]
 8007bf8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	689b      	ldr	r3, [r3, #8]
 8007bfe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007c06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	021a      	lsls	r2, r3, #8
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	431a      	orrs	r2, r3
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	4313      	orrs	r3, r2
 8007c14:	697a      	ldr	r2, [r7, #20]
 8007c16:	4313      	orrs	r3, r2
 8007c18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	697a      	ldr	r2, [r7, #20]
 8007c1e:	609a      	str	r2, [r3, #8]
}
 8007c20:	bf00      	nop
 8007c22:	371c      	adds	r7, #28
 8007c24:	46bd      	mov	sp, r7
 8007c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2a:	4770      	bx	lr

08007c2c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b087      	sub	sp, #28
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	60f8      	str	r0, [r7, #12]
 8007c34:	60b9      	str	r1, [r7, #8]
 8007c36:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	f003 031f 	and.w	r3, r3, #31
 8007c3e:	2201      	movs	r2, #1
 8007c40:	fa02 f303 	lsl.w	r3, r2, r3
 8007c44:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	6a1a      	ldr	r2, [r3, #32]
 8007c4a:	697b      	ldr	r3, [r7, #20]
 8007c4c:	43db      	mvns	r3, r3
 8007c4e:	401a      	ands	r2, r3
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	6a1a      	ldr	r2, [r3, #32]
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	f003 031f 	and.w	r3, r3, #31
 8007c5e:	6879      	ldr	r1, [r7, #4]
 8007c60:	fa01 f303 	lsl.w	r3, r1, r3
 8007c64:	431a      	orrs	r2, r3
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	621a      	str	r2, [r3, #32]
}
 8007c6a:	bf00      	nop
 8007c6c:	371c      	adds	r7, #28
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c74:	4770      	bx	lr
	...

08007c78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b085      	sub	sp, #20
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
 8007c80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c88:	2b01      	cmp	r3, #1
 8007c8a:	d101      	bne.n	8007c90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c8c:	2302      	movs	r3, #2
 8007c8e:	e05a      	b.n	8007d46 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2202      	movs	r2, #2
 8007c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	689b      	ldr	r3, [r3, #8]
 8007cae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	68fa      	ldr	r2, [r7, #12]
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	68fa      	ldr	r2, [r7, #12]
 8007cc8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	4a21      	ldr	r2, [pc, #132]	; (8007d54 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	d022      	beq.n	8007d1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007cdc:	d01d      	beq.n	8007d1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	4a1d      	ldr	r2, [pc, #116]	; (8007d58 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	d018      	beq.n	8007d1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a1b      	ldr	r2, [pc, #108]	; (8007d5c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d013      	beq.n	8007d1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	4a1a      	ldr	r2, [pc, #104]	; (8007d60 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	d00e      	beq.n	8007d1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	4a18      	ldr	r2, [pc, #96]	; (8007d64 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d009      	beq.n	8007d1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	4a17      	ldr	r2, [pc, #92]	; (8007d68 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d004      	beq.n	8007d1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4a15      	ldr	r2, [pc, #84]	; (8007d6c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d10c      	bne.n	8007d34 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d1a:	68bb      	ldr	r3, [r7, #8]
 8007d1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	68ba      	ldr	r2, [r7, #8]
 8007d28:	4313      	orrs	r3, r2
 8007d2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	68ba      	ldr	r2, [r7, #8]
 8007d32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2201      	movs	r2, #1
 8007d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2200      	movs	r2, #0
 8007d40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d44:	2300      	movs	r3, #0
}
 8007d46:	4618      	mov	r0, r3
 8007d48:	3714      	adds	r7, #20
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d50:	4770      	bx	lr
 8007d52:	bf00      	nop
 8007d54:	40010000 	.word	0x40010000
 8007d58:	40000400 	.word	0x40000400
 8007d5c:	40000800 	.word	0x40000800
 8007d60:	40000c00 	.word	0x40000c00
 8007d64:	40010400 	.word	0x40010400
 8007d68:	40014000 	.word	0x40014000
 8007d6c:	40001800 	.word	0x40001800

08007d70 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007d70:	b480      	push	{r7}
 8007d72:	b083      	sub	sp, #12
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007d78:	bf00      	nop
 8007d7a:	370c      	adds	r7, #12
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d82:	4770      	bx	lr

08007d84 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b083      	sub	sp, #12
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007d8c:	bf00      	nop
 8007d8e:	370c      	adds	r7, #12
 8007d90:	46bd      	mov	sp, r7
 8007d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d96:	4770      	bx	lr

08007d98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b082      	sub	sp, #8
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d101      	bne.n	8007daa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007da6:	2301      	movs	r3, #1
 8007da8:	e03f      	b.n	8007e2a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007db0:	b2db      	uxtb	r3, r3
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d106      	bne.n	8007dc4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2200      	movs	r2, #0
 8007dba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007dbe:	6878      	ldr	r0, [r7, #4]
 8007dc0:	f7fb f94a 	bl	8003058 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2224      	movs	r2, #36	; 0x24
 8007dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	68da      	ldr	r2, [r3, #12]
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007dda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	f000 fddb 	bl	8008998 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	691a      	ldr	r2, [r3, #16]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007df0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	695a      	ldr	r2, [r3, #20]
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007e00:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	68da      	ldr	r2, [r3, #12]
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007e10:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2200      	movs	r2, #0
 8007e16:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2220      	movs	r2, #32
 8007e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2220      	movs	r2, #32
 8007e24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007e28:	2300      	movs	r3, #0
}
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	3708      	adds	r7, #8
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bd80      	pop	{r7, pc}

08007e32 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e32:	b580      	push	{r7, lr}
 8007e34:	b08a      	sub	sp, #40	; 0x28
 8007e36:	af02      	add	r7, sp, #8
 8007e38:	60f8      	str	r0, [r7, #12]
 8007e3a:	60b9      	str	r1, [r7, #8]
 8007e3c:	603b      	str	r3, [r7, #0]
 8007e3e:	4613      	mov	r3, r2
 8007e40:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007e42:	2300      	movs	r3, #0
 8007e44:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e4c:	b2db      	uxtb	r3, r3
 8007e4e:	2b20      	cmp	r3, #32
 8007e50:	d17c      	bne.n	8007f4c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d002      	beq.n	8007e5e <HAL_UART_Transmit+0x2c>
 8007e58:	88fb      	ldrh	r3, [r7, #6]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d101      	bne.n	8007e62 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007e5e:	2301      	movs	r3, #1
 8007e60:	e075      	b.n	8007f4e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e68:	2b01      	cmp	r3, #1
 8007e6a:	d101      	bne.n	8007e70 <HAL_UART_Transmit+0x3e>
 8007e6c:	2302      	movs	r3, #2
 8007e6e:	e06e      	b.n	8007f4e <HAL_UART_Transmit+0x11c>
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	2201      	movs	r2, #1
 8007e74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	2221      	movs	r2, #33	; 0x21
 8007e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007e86:	f7fb fa05 	bl	8003294 <HAL_GetTick>
 8007e8a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	88fa      	ldrh	r2, [r7, #6]
 8007e90:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	88fa      	ldrh	r2, [r7, #6]
 8007e96:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	689b      	ldr	r3, [r3, #8]
 8007e9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ea0:	d108      	bne.n	8007eb4 <HAL_UART_Transmit+0x82>
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	691b      	ldr	r3, [r3, #16]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d104      	bne.n	8007eb4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007eaa:	2300      	movs	r3, #0
 8007eac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	61bb      	str	r3, [r7, #24]
 8007eb2:	e003      	b.n	8007ebc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007ec4:	e02a      	b.n	8007f1c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	9300      	str	r3, [sp, #0]
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	2180      	movs	r1, #128	; 0x80
 8007ed0:	68f8      	ldr	r0, [r7, #12]
 8007ed2:	f000 fb1f 	bl	8008514 <UART_WaitOnFlagUntilTimeout>
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d001      	beq.n	8007ee0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007edc:	2303      	movs	r3, #3
 8007ede:	e036      	b.n	8007f4e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007ee0:	69fb      	ldr	r3, [r7, #28]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d10b      	bne.n	8007efe <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007ee6:	69bb      	ldr	r3, [r7, #24]
 8007ee8:	881b      	ldrh	r3, [r3, #0]
 8007eea:	461a      	mov	r2, r3
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ef4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007ef6:	69bb      	ldr	r3, [r7, #24]
 8007ef8:	3302      	adds	r3, #2
 8007efa:	61bb      	str	r3, [r7, #24]
 8007efc:	e007      	b.n	8007f0e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007efe:	69fb      	ldr	r3, [r7, #28]
 8007f00:	781a      	ldrb	r2, [r3, #0]
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007f08:	69fb      	ldr	r3, [r7, #28]
 8007f0a:	3301      	adds	r3, #1
 8007f0c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	3b01      	subs	r3, #1
 8007f16:	b29a      	uxth	r2, r3
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007f20:	b29b      	uxth	r3, r3
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d1cf      	bne.n	8007ec6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	9300      	str	r3, [sp, #0]
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	2140      	movs	r1, #64	; 0x40
 8007f30:	68f8      	ldr	r0, [r7, #12]
 8007f32:	f000 faef 	bl	8008514 <UART_WaitOnFlagUntilTimeout>
 8007f36:	4603      	mov	r3, r0
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d001      	beq.n	8007f40 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007f3c:	2303      	movs	r3, #3
 8007f3e:	e006      	b.n	8007f4e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	2220      	movs	r2, #32
 8007f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007f48:	2300      	movs	r3, #0
 8007f4a:	e000      	b.n	8007f4e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007f4c:	2302      	movs	r3, #2
  }
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3720      	adds	r7, #32
 8007f52:	46bd      	mov	sp, r7
 8007f54:	bd80      	pop	{r7, pc}

08007f56 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f56:	b580      	push	{r7, lr}
 8007f58:	b084      	sub	sp, #16
 8007f5a:	af00      	add	r7, sp, #0
 8007f5c:	60f8      	str	r0, [r7, #12]
 8007f5e:	60b9      	str	r1, [r7, #8]
 8007f60:	4613      	mov	r3, r2
 8007f62:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f6a:	b2db      	uxtb	r3, r3
 8007f6c:	2b20      	cmp	r3, #32
 8007f6e:	d11d      	bne.n	8007fac <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d002      	beq.n	8007f7c <HAL_UART_Receive_IT+0x26>
 8007f76:	88fb      	ldrh	r3, [r7, #6]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d101      	bne.n	8007f80 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	e016      	b.n	8007fae <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f86:	2b01      	cmp	r3, #1
 8007f88:	d101      	bne.n	8007f8e <HAL_UART_Receive_IT+0x38>
 8007f8a:	2302      	movs	r3, #2
 8007f8c:	e00f      	b.n	8007fae <HAL_UART_Receive_IT+0x58>
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2201      	movs	r2, #1
 8007f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007f9c:	88fb      	ldrh	r3, [r7, #6]
 8007f9e:	461a      	mov	r2, r3
 8007fa0:	68b9      	ldr	r1, [r7, #8]
 8007fa2:	68f8      	ldr	r0, [r7, #12]
 8007fa4:	f000 fb24 	bl	80085f0 <UART_Start_Receive_IT>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	e000      	b.n	8007fae <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007fac:	2302      	movs	r3, #2
  }
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3710      	adds	r7, #16
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}
	...

08007fb8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b0ba      	sub	sp, #232	; 0xe8
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	68db      	ldr	r3, [r3, #12]
 8007fd0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	695b      	ldr	r3, [r3, #20]
 8007fda:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007fea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007fee:	f003 030f 	and.w	r3, r3, #15
 8007ff2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007ff6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d10f      	bne.n	800801e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007ffe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008002:	f003 0320 	and.w	r3, r3, #32
 8008006:	2b00      	cmp	r3, #0
 8008008:	d009      	beq.n	800801e <HAL_UART_IRQHandler+0x66>
 800800a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800800e:	f003 0320 	and.w	r3, r3, #32
 8008012:	2b00      	cmp	r3, #0
 8008014:	d003      	beq.n	800801e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f000 fc03 	bl	8008822 <UART_Receive_IT>
      return;
 800801c:	e256      	b.n	80084cc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800801e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008022:	2b00      	cmp	r3, #0
 8008024:	f000 80de 	beq.w	80081e4 <HAL_UART_IRQHandler+0x22c>
 8008028:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800802c:	f003 0301 	and.w	r3, r3, #1
 8008030:	2b00      	cmp	r3, #0
 8008032:	d106      	bne.n	8008042 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008034:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008038:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800803c:	2b00      	cmp	r3, #0
 800803e:	f000 80d1 	beq.w	80081e4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008046:	f003 0301 	and.w	r3, r3, #1
 800804a:	2b00      	cmp	r3, #0
 800804c:	d00b      	beq.n	8008066 <HAL_UART_IRQHandler+0xae>
 800804e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008052:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008056:	2b00      	cmp	r3, #0
 8008058:	d005      	beq.n	8008066 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800805e:	f043 0201 	orr.w	r2, r3, #1
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008066:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800806a:	f003 0304 	and.w	r3, r3, #4
 800806e:	2b00      	cmp	r3, #0
 8008070:	d00b      	beq.n	800808a <HAL_UART_IRQHandler+0xd2>
 8008072:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008076:	f003 0301 	and.w	r3, r3, #1
 800807a:	2b00      	cmp	r3, #0
 800807c:	d005      	beq.n	800808a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008082:	f043 0202 	orr.w	r2, r3, #2
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800808a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800808e:	f003 0302 	and.w	r3, r3, #2
 8008092:	2b00      	cmp	r3, #0
 8008094:	d00b      	beq.n	80080ae <HAL_UART_IRQHandler+0xf6>
 8008096:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800809a:	f003 0301 	and.w	r3, r3, #1
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d005      	beq.n	80080ae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080a6:	f043 0204 	orr.w	r2, r3, #4
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80080ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080b2:	f003 0308 	and.w	r3, r3, #8
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d011      	beq.n	80080de <HAL_UART_IRQHandler+0x126>
 80080ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080be:	f003 0320 	and.w	r3, r3, #32
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d105      	bne.n	80080d2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80080c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80080ca:	f003 0301 	and.w	r3, r3, #1
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d005      	beq.n	80080de <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080d6:	f043 0208 	orr.w	r2, r3, #8
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	f000 81ed 	beq.w	80084c2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80080e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080ec:	f003 0320 	and.w	r3, r3, #32
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d008      	beq.n	8008106 <HAL_UART_IRQHandler+0x14e>
 80080f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080f8:	f003 0320 	and.w	r3, r3, #32
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d002      	beq.n	8008106 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f000 fb8e 	bl	8008822 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	695b      	ldr	r3, [r3, #20]
 800810c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008110:	2b40      	cmp	r3, #64	; 0x40
 8008112:	bf0c      	ite	eq
 8008114:	2301      	moveq	r3, #1
 8008116:	2300      	movne	r3, #0
 8008118:	b2db      	uxtb	r3, r3
 800811a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008122:	f003 0308 	and.w	r3, r3, #8
 8008126:	2b00      	cmp	r3, #0
 8008128:	d103      	bne.n	8008132 <HAL_UART_IRQHandler+0x17a>
 800812a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800812e:	2b00      	cmp	r3, #0
 8008130:	d04f      	beq.n	80081d2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f000 fa96 	bl	8008664 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	695b      	ldr	r3, [r3, #20]
 800813e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008142:	2b40      	cmp	r3, #64	; 0x40
 8008144:	d141      	bne.n	80081ca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	3314      	adds	r3, #20
 800814c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008150:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008154:	e853 3f00 	ldrex	r3, [r3]
 8008158:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800815c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008160:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008164:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	3314      	adds	r3, #20
 800816e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008172:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008176:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800817a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800817e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008182:	e841 2300 	strex	r3, r2, [r1]
 8008186:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800818a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800818e:	2b00      	cmp	r3, #0
 8008190:	d1d9      	bne.n	8008146 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008196:	2b00      	cmp	r3, #0
 8008198:	d013      	beq.n	80081c2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800819e:	4a7d      	ldr	r2, [pc, #500]	; (8008394 <HAL_UART_IRQHandler+0x3dc>)
 80081a0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081a6:	4618      	mov	r0, r3
 80081a8:	f7fb ff3e 	bl	8004028 <HAL_DMA_Abort_IT>
 80081ac:	4603      	mov	r3, r0
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d016      	beq.n	80081e0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80081bc:	4610      	mov	r0, r2
 80081be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081c0:	e00e      	b.n	80081e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	f000 f990 	bl	80084e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081c8:	e00a      	b.n	80081e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f000 f98c 	bl	80084e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081d0:	e006      	b.n	80081e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f000 f988 	bl	80084e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2200      	movs	r2, #0
 80081dc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80081de:	e170      	b.n	80084c2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081e0:	bf00      	nop
    return;
 80081e2:	e16e      	b.n	80084c2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	f040 814a 	bne.w	8008482 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80081ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081f2:	f003 0310 	and.w	r3, r3, #16
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	f000 8143 	beq.w	8008482 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80081fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008200:	f003 0310 	and.w	r3, r3, #16
 8008204:	2b00      	cmp	r3, #0
 8008206:	f000 813c 	beq.w	8008482 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800820a:	2300      	movs	r3, #0
 800820c:	60bb      	str	r3, [r7, #8]
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	60bb      	str	r3, [r7, #8]
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	685b      	ldr	r3, [r3, #4]
 800821c:	60bb      	str	r3, [r7, #8]
 800821e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	695b      	ldr	r3, [r3, #20]
 8008226:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800822a:	2b40      	cmp	r3, #64	; 0x40
 800822c:	f040 80b4 	bne.w	8008398 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800823c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008240:	2b00      	cmp	r3, #0
 8008242:	f000 8140 	beq.w	80084c6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800824a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800824e:	429a      	cmp	r2, r3
 8008250:	f080 8139 	bcs.w	80084c6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800825a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008260:	69db      	ldr	r3, [r3, #28]
 8008262:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008266:	f000 8088 	beq.w	800837a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	330c      	adds	r3, #12
 8008270:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008274:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008278:	e853 3f00 	ldrex	r3, [r3]
 800827c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008280:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008284:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008288:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	330c      	adds	r3, #12
 8008292:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008296:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800829a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800829e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80082a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80082a6:	e841 2300 	strex	r3, r2, [r1]
 80082aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80082ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d1d9      	bne.n	800826a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	3314      	adds	r3, #20
 80082bc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80082c0:	e853 3f00 	ldrex	r3, [r3]
 80082c4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80082c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80082c8:	f023 0301 	bic.w	r3, r3, #1
 80082cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	3314      	adds	r3, #20
 80082d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80082da:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80082de:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082e0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80082e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80082e6:	e841 2300 	strex	r3, r2, [r1]
 80082ea:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80082ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d1e1      	bne.n	80082b6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	3314      	adds	r3, #20
 80082f8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80082fc:	e853 3f00 	ldrex	r3, [r3]
 8008300:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008302:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008304:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008308:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	3314      	adds	r3, #20
 8008312:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008316:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008318:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800831a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800831c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800831e:	e841 2300 	strex	r3, r2, [r1]
 8008322:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008324:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008326:	2b00      	cmp	r3, #0
 8008328:	d1e3      	bne.n	80082f2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2220      	movs	r2, #32
 800832e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2200      	movs	r2, #0
 8008336:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	330c      	adds	r3, #12
 800833e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008340:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008342:	e853 3f00 	ldrex	r3, [r3]
 8008346:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008348:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800834a:	f023 0310 	bic.w	r3, r3, #16
 800834e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	330c      	adds	r3, #12
 8008358:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800835c:	65ba      	str	r2, [r7, #88]	; 0x58
 800835e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008360:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008362:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008364:	e841 2300 	strex	r3, r2, [r1]
 8008368:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800836a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800836c:	2b00      	cmp	r3, #0
 800836e:	d1e3      	bne.n	8008338 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008374:	4618      	mov	r0, r3
 8008376:	f7fb fde7 	bl	8003f48 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008382:	b29b      	uxth	r3, r3
 8008384:	1ad3      	subs	r3, r2, r3
 8008386:	b29b      	uxth	r3, r3
 8008388:	4619      	mov	r1, r3
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f000 f8b6 	bl	80084fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008390:	e099      	b.n	80084c6 <HAL_UART_IRQHandler+0x50e>
 8008392:	bf00      	nop
 8008394:	0800872b 	.word	0x0800872b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80083a0:	b29b      	uxth	r3, r3
 80083a2:	1ad3      	subs	r3, r2, r3
 80083a4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80083ac:	b29b      	uxth	r3, r3
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	f000 808b 	beq.w	80084ca <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80083b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	f000 8086 	beq.w	80084ca <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	330c      	adds	r3, #12
 80083c4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083c8:	e853 3f00 	ldrex	r3, [r3]
 80083cc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80083ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083d0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80083d4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	330c      	adds	r3, #12
 80083de:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80083e2:	647a      	str	r2, [r7, #68]	; 0x44
 80083e4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083e6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80083e8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80083ea:	e841 2300 	strex	r3, r2, [r1]
 80083ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80083f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d1e3      	bne.n	80083be <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	3314      	adds	r3, #20
 80083fc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008400:	e853 3f00 	ldrex	r3, [r3]
 8008404:	623b      	str	r3, [r7, #32]
   return(result);
 8008406:	6a3b      	ldr	r3, [r7, #32]
 8008408:	f023 0301 	bic.w	r3, r3, #1
 800840c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	3314      	adds	r3, #20
 8008416:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800841a:	633a      	str	r2, [r7, #48]	; 0x30
 800841c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800841e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008420:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008422:	e841 2300 	strex	r3, r2, [r1]
 8008426:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800842a:	2b00      	cmp	r3, #0
 800842c:	d1e3      	bne.n	80083f6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2220      	movs	r2, #32
 8008432:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2200      	movs	r2, #0
 800843a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	330c      	adds	r3, #12
 8008442:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008444:	693b      	ldr	r3, [r7, #16]
 8008446:	e853 3f00 	ldrex	r3, [r3]
 800844a:	60fb      	str	r3, [r7, #12]
   return(result);
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	f023 0310 	bic.w	r3, r3, #16
 8008452:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	330c      	adds	r3, #12
 800845c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008460:	61fa      	str	r2, [r7, #28]
 8008462:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008464:	69b9      	ldr	r1, [r7, #24]
 8008466:	69fa      	ldr	r2, [r7, #28]
 8008468:	e841 2300 	strex	r3, r2, [r1]
 800846c:	617b      	str	r3, [r7, #20]
   return(result);
 800846e:	697b      	ldr	r3, [r7, #20]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d1e3      	bne.n	800843c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008474:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008478:	4619      	mov	r1, r3
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	f000 f83e 	bl	80084fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008480:	e023      	b.n	80084ca <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008482:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008486:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800848a:	2b00      	cmp	r3, #0
 800848c:	d009      	beq.n	80084a2 <HAL_UART_IRQHandler+0x4ea>
 800848e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008492:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008496:	2b00      	cmp	r3, #0
 8008498:	d003      	beq.n	80084a2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f000 f959 	bl	8008752 <UART_Transmit_IT>
    return;
 80084a0:	e014      	b.n	80084cc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80084a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d00e      	beq.n	80084cc <HAL_UART_IRQHandler+0x514>
 80084ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d008      	beq.n	80084cc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80084ba:	6878      	ldr	r0, [r7, #4]
 80084bc:	f000 f999 	bl	80087f2 <UART_EndTransmit_IT>
    return;
 80084c0:	e004      	b.n	80084cc <HAL_UART_IRQHandler+0x514>
    return;
 80084c2:	bf00      	nop
 80084c4:	e002      	b.n	80084cc <HAL_UART_IRQHandler+0x514>
      return;
 80084c6:	bf00      	nop
 80084c8:	e000      	b.n	80084cc <HAL_UART_IRQHandler+0x514>
      return;
 80084ca:	bf00      	nop
  }
}
 80084cc:	37e8      	adds	r7, #232	; 0xe8
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bd80      	pop	{r7, pc}
 80084d2:	bf00      	nop

080084d4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80084d4:	b480      	push	{r7}
 80084d6:	b083      	sub	sp, #12
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80084dc:	bf00      	nop
 80084de:	370c      	adds	r7, #12
 80084e0:	46bd      	mov	sp, r7
 80084e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e6:	4770      	bx	lr

080084e8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b083      	sub	sp, #12
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80084f0:	bf00      	nop
 80084f2:	370c      	adds	r7, #12
 80084f4:	46bd      	mov	sp, r7
 80084f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fa:	4770      	bx	lr

080084fc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b083      	sub	sp, #12
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
 8008504:	460b      	mov	r3, r1
 8008506:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008508:	bf00      	nop
 800850a:	370c      	adds	r7, #12
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr

08008514 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b090      	sub	sp, #64	; 0x40
 8008518:	af00      	add	r7, sp, #0
 800851a:	60f8      	str	r0, [r7, #12]
 800851c:	60b9      	str	r1, [r7, #8]
 800851e:	603b      	str	r3, [r7, #0]
 8008520:	4613      	mov	r3, r2
 8008522:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008524:	e050      	b.n	80085c8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008526:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800852c:	d04c      	beq.n	80085c8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800852e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008530:	2b00      	cmp	r3, #0
 8008532:	d007      	beq.n	8008544 <UART_WaitOnFlagUntilTimeout+0x30>
 8008534:	f7fa feae 	bl	8003294 <HAL_GetTick>
 8008538:	4602      	mov	r2, r0
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	1ad3      	subs	r3, r2, r3
 800853e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008540:	429a      	cmp	r2, r3
 8008542:	d241      	bcs.n	80085c8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	330c      	adds	r3, #12
 800854a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800854c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800854e:	e853 3f00 	ldrex	r3, [r3]
 8008552:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008556:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800855a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	330c      	adds	r3, #12
 8008562:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008564:	637a      	str	r2, [r7, #52]	; 0x34
 8008566:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008568:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800856a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800856c:	e841 2300 	strex	r3, r2, [r1]
 8008570:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008574:	2b00      	cmp	r3, #0
 8008576:	d1e5      	bne.n	8008544 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	3314      	adds	r3, #20
 800857e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	e853 3f00 	ldrex	r3, [r3]
 8008586:	613b      	str	r3, [r7, #16]
   return(result);
 8008588:	693b      	ldr	r3, [r7, #16]
 800858a:	f023 0301 	bic.w	r3, r3, #1
 800858e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	3314      	adds	r3, #20
 8008596:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008598:	623a      	str	r2, [r7, #32]
 800859a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800859c:	69f9      	ldr	r1, [r7, #28]
 800859e:	6a3a      	ldr	r2, [r7, #32]
 80085a0:	e841 2300 	strex	r3, r2, [r1]
 80085a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80085a6:	69bb      	ldr	r3, [r7, #24]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d1e5      	bne.n	8008578 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	2220      	movs	r2, #32
 80085b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	2220      	movs	r2, #32
 80085b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	2200      	movs	r2, #0
 80085c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80085c4:	2303      	movs	r3, #3
 80085c6:	e00f      	b.n	80085e8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	681a      	ldr	r2, [r3, #0]
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	4013      	ands	r3, r2
 80085d2:	68ba      	ldr	r2, [r7, #8]
 80085d4:	429a      	cmp	r2, r3
 80085d6:	bf0c      	ite	eq
 80085d8:	2301      	moveq	r3, #1
 80085da:	2300      	movne	r3, #0
 80085dc:	b2db      	uxtb	r3, r3
 80085de:	461a      	mov	r2, r3
 80085e0:	79fb      	ldrb	r3, [r7, #7]
 80085e2:	429a      	cmp	r2, r3
 80085e4:	d09f      	beq.n	8008526 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80085e6:	2300      	movs	r3, #0
}
 80085e8:	4618      	mov	r0, r3
 80085ea:	3740      	adds	r7, #64	; 0x40
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bd80      	pop	{r7, pc}

080085f0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085f0:	b480      	push	{r7}
 80085f2:	b085      	sub	sp, #20
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	60f8      	str	r0, [r7, #12]
 80085f8:	60b9      	str	r1, [r7, #8]
 80085fa:	4613      	mov	r3, r2
 80085fc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	68ba      	ldr	r2, [r7, #8]
 8008602:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	88fa      	ldrh	r2, [r7, #6]
 8008608:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	88fa      	ldrh	r2, [r7, #6]
 800860e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	2200      	movs	r2, #0
 8008614:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	2222      	movs	r2, #34	; 0x22
 800861a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	2200      	movs	r2, #0
 8008622:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	68da      	ldr	r2, [r3, #12]
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008634:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	695a      	ldr	r2, [r3, #20]
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f042 0201 	orr.w	r2, r2, #1
 8008644:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	68da      	ldr	r2, [r3, #12]
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f042 0220 	orr.w	r2, r2, #32
 8008654:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008656:	2300      	movs	r3, #0
}
 8008658:	4618      	mov	r0, r3
 800865a:	3714      	adds	r7, #20
 800865c:	46bd      	mov	sp, r7
 800865e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008662:	4770      	bx	lr

08008664 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008664:	b480      	push	{r7}
 8008666:	b095      	sub	sp, #84	; 0x54
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	330c      	adds	r3, #12
 8008672:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008674:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008676:	e853 3f00 	ldrex	r3, [r3]
 800867a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800867c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800867e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008682:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	330c      	adds	r3, #12
 800868a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800868c:	643a      	str	r2, [r7, #64]	; 0x40
 800868e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008690:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008692:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008694:	e841 2300 	strex	r3, r2, [r1]
 8008698:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800869a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800869c:	2b00      	cmp	r3, #0
 800869e:	d1e5      	bne.n	800866c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	3314      	adds	r3, #20
 80086a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086a8:	6a3b      	ldr	r3, [r7, #32]
 80086aa:	e853 3f00 	ldrex	r3, [r3]
 80086ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80086b0:	69fb      	ldr	r3, [r7, #28]
 80086b2:	f023 0301 	bic.w	r3, r3, #1
 80086b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	3314      	adds	r3, #20
 80086be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80086c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80086c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80086c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80086c8:	e841 2300 	strex	r3, r2, [r1]
 80086cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80086ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d1e5      	bne.n	80086a0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086d8:	2b01      	cmp	r3, #1
 80086da:	d119      	bne.n	8008710 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	330c      	adds	r3, #12
 80086e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	e853 3f00 	ldrex	r3, [r3]
 80086ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	f023 0310 	bic.w	r3, r3, #16
 80086f2:	647b      	str	r3, [r7, #68]	; 0x44
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	330c      	adds	r3, #12
 80086fa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80086fc:	61ba      	str	r2, [r7, #24]
 80086fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008700:	6979      	ldr	r1, [r7, #20]
 8008702:	69ba      	ldr	r2, [r7, #24]
 8008704:	e841 2300 	strex	r3, r2, [r1]
 8008708:	613b      	str	r3, [r7, #16]
   return(result);
 800870a:	693b      	ldr	r3, [r7, #16]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d1e5      	bne.n	80086dc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2220      	movs	r2, #32
 8008714:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2200      	movs	r2, #0
 800871c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800871e:	bf00      	nop
 8008720:	3754      	adds	r7, #84	; 0x54
 8008722:	46bd      	mov	sp, r7
 8008724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008728:	4770      	bx	lr

0800872a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800872a:	b580      	push	{r7, lr}
 800872c:	b084      	sub	sp, #16
 800872e:	af00      	add	r7, sp, #0
 8008730:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008736:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	2200      	movs	r2, #0
 800873c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	2200      	movs	r2, #0
 8008742:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008744:	68f8      	ldr	r0, [r7, #12]
 8008746:	f7ff fecf 	bl	80084e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800874a:	bf00      	nop
 800874c:	3710      	adds	r7, #16
 800874e:	46bd      	mov	sp, r7
 8008750:	bd80      	pop	{r7, pc}

08008752 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008752:	b480      	push	{r7}
 8008754:	b085      	sub	sp, #20
 8008756:	af00      	add	r7, sp, #0
 8008758:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008760:	b2db      	uxtb	r3, r3
 8008762:	2b21      	cmp	r3, #33	; 0x21
 8008764:	d13e      	bne.n	80087e4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	689b      	ldr	r3, [r3, #8]
 800876a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800876e:	d114      	bne.n	800879a <UART_Transmit_IT+0x48>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	691b      	ldr	r3, [r3, #16]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d110      	bne.n	800879a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6a1b      	ldr	r3, [r3, #32]
 800877c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	881b      	ldrh	r3, [r3, #0]
 8008782:	461a      	mov	r2, r3
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800878c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6a1b      	ldr	r3, [r3, #32]
 8008792:	1c9a      	adds	r2, r3, #2
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	621a      	str	r2, [r3, #32]
 8008798:	e008      	b.n	80087ac <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6a1b      	ldr	r3, [r3, #32]
 800879e:	1c59      	adds	r1, r3, #1
 80087a0:	687a      	ldr	r2, [r7, #4]
 80087a2:	6211      	str	r1, [r2, #32]
 80087a4:	781a      	ldrb	r2, [r3, #0]
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80087b0:	b29b      	uxth	r3, r3
 80087b2:	3b01      	subs	r3, #1
 80087b4:	b29b      	uxth	r3, r3
 80087b6:	687a      	ldr	r2, [r7, #4]
 80087b8:	4619      	mov	r1, r3
 80087ba:	84d1      	strh	r1, [r2, #38]	; 0x26
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d10f      	bne.n	80087e0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	68da      	ldr	r2, [r3, #12]
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80087ce:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	68da      	ldr	r2, [r3, #12]
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80087de:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80087e0:	2300      	movs	r3, #0
 80087e2:	e000      	b.n	80087e6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80087e4:	2302      	movs	r3, #2
  }
}
 80087e6:	4618      	mov	r0, r3
 80087e8:	3714      	adds	r7, #20
 80087ea:	46bd      	mov	sp, r7
 80087ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f0:	4770      	bx	lr

080087f2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80087f2:	b580      	push	{r7, lr}
 80087f4:	b082      	sub	sp, #8
 80087f6:	af00      	add	r7, sp, #0
 80087f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	68da      	ldr	r2, [r3, #12]
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008808:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2220      	movs	r2, #32
 800880e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f7ff fe5e 	bl	80084d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008818:	2300      	movs	r3, #0
}
 800881a:	4618      	mov	r0, r3
 800881c:	3708      	adds	r7, #8
 800881e:	46bd      	mov	sp, r7
 8008820:	bd80      	pop	{r7, pc}

08008822 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008822:	b580      	push	{r7, lr}
 8008824:	b08c      	sub	sp, #48	; 0x30
 8008826:	af00      	add	r7, sp, #0
 8008828:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008830:	b2db      	uxtb	r3, r3
 8008832:	2b22      	cmp	r3, #34	; 0x22
 8008834:	f040 80ab 	bne.w	800898e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	689b      	ldr	r3, [r3, #8]
 800883c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008840:	d117      	bne.n	8008872 <UART_Receive_IT+0x50>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	691b      	ldr	r3, [r3, #16]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d113      	bne.n	8008872 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800884a:	2300      	movs	r3, #0
 800884c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008852:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	685b      	ldr	r3, [r3, #4]
 800885a:	b29b      	uxth	r3, r3
 800885c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008860:	b29a      	uxth	r2, r3
 8008862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008864:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800886a:	1c9a      	adds	r2, r3, #2
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	629a      	str	r2, [r3, #40]	; 0x28
 8008870:	e026      	b.n	80088c0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008876:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008878:	2300      	movs	r3, #0
 800887a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	689b      	ldr	r3, [r3, #8]
 8008880:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008884:	d007      	beq.n	8008896 <UART_Receive_IT+0x74>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	689b      	ldr	r3, [r3, #8]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d10a      	bne.n	80088a4 <UART_Receive_IT+0x82>
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	691b      	ldr	r3, [r3, #16]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d106      	bne.n	80088a4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	685b      	ldr	r3, [r3, #4]
 800889c:	b2da      	uxtb	r2, r3
 800889e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088a0:	701a      	strb	r2, [r3, #0]
 80088a2:	e008      	b.n	80088b6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	685b      	ldr	r3, [r3, #4]
 80088aa:	b2db      	uxtb	r3, r3
 80088ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80088b0:	b2da      	uxtb	r2, r3
 80088b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088b4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088ba:	1c5a      	adds	r2, r3, #1
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80088c4:	b29b      	uxth	r3, r3
 80088c6:	3b01      	subs	r3, #1
 80088c8:	b29b      	uxth	r3, r3
 80088ca:	687a      	ldr	r2, [r7, #4]
 80088cc:	4619      	mov	r1, r3
 80088ce:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d15a      	bne.n	800898a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	68da      	ldr	r2, [r3, #12]
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	f022 0220 	bic.w	r2, r2, #32
 80088e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	68da      	ldr	r2, [r3, #12]
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80088f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	695a      	ldr	r2, [r3, #20]
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f022 0201 	bic.w	r2, r2, #1
 8008902:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2220      	movs	r2, #32
 8008908:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008910:	2b01      	cmp	r3, #1
 8008912:	d135      	bne.n	8008980 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2200      	movs	r2, #0
 8008918:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	330c      	adds	r3, #12
 8008920:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	e853 3f00 	ldrex	r3, [r3]
 8008928:	613b      	str	r3, [r7, #16]
   return(result);
 800892a:	693b      	ldr	r3, [r7, #16]
 800892c:	f023 0310 	bic.w	r3, r3, #16
 8008930:	627b      	str	r3, [r7, #36]	; 0x24
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	330c      	adds	r3, #12
 8008938:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800893a:	623a      	str	r2, [r7, #32]
 800893c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800893e:	69f9      	ldr	r1, [r7, #28]
 8008940:	6a3a      	ldr	r2, [r7, #32]
 8008942:	e841 2300 	strex	r3, r2, [r1]
 8008946:	61bb      	str	r3, [r7, #24]
   return(result);
 8008948:	69bb      	ldr	r3, [r7, #24]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d1e5      	bne.n	800891a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f003 0310 	and.w	r3, r3, #16
 8008958:	2b10      	cmp	r3, #16
 800895a:	d10a      	bne.n	8008972 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800895c:	2300      	movs	r3, #0
 800895e:	60fb      	str	r3, [r7, #12]
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	60fb      	str	r3, [r7, #12]
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	685b      	ldr	r3, [r3, #4]
 800896e:	60fb      	str	r3, [r7, #12]
 8008970:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008976:	4619      	mov	r1, r3
 8008978:	6878      	ldr	r0, [r7, #4]
 800897a:	f7ff fdbf 	bl	80084fc <HAL_UARTEx_RxEventCallback>
 800897e:	e002      	b.n	8008986 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008980:	6878      	ldr	r0, [r7, #4]
 8008982:	f7fa fb21 	bl	8002fc8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008986:	2300      	movs	r3, #0
 8008988:	e002      	b.n	8008990 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800898a:	2300      	movs	r3, #0
 800898c:	e000      	b.n	8008990 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800898e:	2302      	movs	r3, #2
  }
}
 8008990:	4618      	mov	r0, r3
 8008992:	3730      	adds	r7, #48	; 0x30
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}

08008998 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800899c:	b09f      	sub	sp, #124	; 0x7c
 800899e:	af00      	add	r7, sp, #0
 80089a0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80089a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	691b      	ldr	r3, [r3, #16]
 80089a8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80089ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089ae:	68d9      	ldr	r1, [r3, #12]
 80089b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089b2:	681a      	ldr	r2, [r3, #0]
 80089b4:	ea40 0301 	orr.w	r3, r0, r1
 80089b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80089ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089bc:	689a      	ldr	r2, [r3, #8]
 80089be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089c0:	691b      	ldr	r3, [r3, #16]
 80089c2:	431a      	orrs	r2, r3
 80089c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089c6:	695b      	ldr	r3, [r3, #20]
 80089c8:	431a      	orrs	r2, r3
 80089ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089cc:	69db      	ldr	r3, [r3, #28]
 80089ce:	4313      	orrs	r3, r2
 80089d0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80089d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	68db      	ldr	r3, [r3, #12]
 80089d8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80089dc:	f021 010c 	bic.w	r1, r1, #12
 80089e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089e2:	681a      	ldr	r2, [r3, #0]
 80089e4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80089e6:	430b      	orrs	r3, r1
 80089e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80089ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	695b      	ldr	r3, [r3, #20]
 80089f0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80089f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089f6:	6999      	ldr	r1, [r3, #24]
 80089f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089fa:	681a      	ldr	r2, [r3, #0]
 80089fc:	ea40 0301 	orr.w	r3, r0, r1
 8008a00:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008a02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a04:	681a      	ldr	r2, [r3, #0]
 8008a06:	4bc5      	ldr	r3, [pc, #788]	; (8008d1c <UART_SetConfig+0x384>)
 8008a08:	429a      	cmp	r2, r3
 8008a0a:	d004      	beq.n	8008a16 <UART_SetConfig+0x7e>
 8008a0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a0e:	681a      	ldr	r2, [r3, #0]
 8008a10:	4bc3      	ldr	r3, [pc, #780]	; (8008d20 <UART_SetConfig+0x388>)
 8008a12:	429a      	cmp	r2, r3
 8008a14:	d103      	bne.n	8008a1e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008a16:	f7fd fb83 	bl	8006120 <HAL_RCC_GetPCLK2Freq>
 8008a1a:	6778      	str	r0, [r7, #116]	; 0x74
 8008a1c:	e002      	b.n	8008a24 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008a1e:	f7fd fb6b 	bl	80060f8 <HAL_RCC_GetPCLK1Freq>
 8008a22:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008a24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a26:	69db      	ldr	r3, [r3, #28]
 8008a28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a2c:	f040 80b6 	bne.w	8008b9c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008a30:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008a32:	461c      	mov	r4, r3
 8008a34:	f04f 0500 	mov.w	r5, #0
 8008a38:	4622      	mov	r2, r4
 8008a3a:	462b      	mov	r3, r5
 8008a3c:	1891      	adds	r1, r2, r2
 8008a3e:	6439      	str	r1, [r7, #64]	; 0x40
 8008a40:	415b      	adcs	r3, r3
 8008a42:	647b      	str	r3, [r7, #68]	; 0x44
 8008a44:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008a48:	1912      	adds	r2, r2, r4
 8008a4a:	eb45 0303 	adc.w	r3, r5, r3
 8008a4e:	f04f 0000 	mov.w	r0, #0
 8008a52:	f04f 0100 	mov.w	r1, #0
 8008a56:	00d9      	lsls	r1, r3, #3
 8008a58:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008a5c:	00d0      	lsls	r0, r2, #3
 8008a5e:	4602      	mov	r2, r0
 8008a60:	460b      	mov	r3, r1
 8008a62:	1911      	adds	r1, r2, r4
 8008a64:	6639      	str	r1, [r7, #96]	; 0x60
 8008a66:	416b      	adcs	r3, r5
 8008a68:	667b      	str	r3, [r7, #100]	; 0x64
 8008a6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a6c:	685b      	ldr	r3, [r3, #4]
 8008a6e:	461a      	mov	r2, r3
 8008a70:	f04f 0300 	mov.w	r3, #0
 8008a74:	1891      	adds	r1, r2, r2
 8008a76:	63b9      	str	r1, [r7, #56]	; 0x38
 8008a78:	415b      	adcs	r3, r3
 8008a7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a7c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008a80:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008a84:	f7f8 f812 	bl	8000aac <__aeabi_uldivmod>
 8008a88:	4602      	mov	r2, r0
 8008a8a:	460b      	mov	r3, r1
 8008a8c:	4ba5      	ldr	r3, [pc, #660]	; (8008d24 <UART_SetConfig+0x38c>)
 8008a8e:	fba3 2302 	umull	r2, r3, r3, r2
 8008a92:	095b      	lsrs	r3, r3, #5
 8008a94:	011e      	lsls	r6, r3, #4
 8008a96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008a98:	461c      	mov	r4, r3
 8008a9a:	f04f 0500 	mov.w	r5, #0
 8008a9e:	4622      	mov	r2, r4
 8008aa0:	462b      	mov	r3, r5
 8008aa2:	1891      	adds	r1, r2, r2
 8008aa4:	6339      	str	r1, [r7, #48]	; 0x30
 8008aa6:	415b      	adcs	r3, r3
 8008aa8:	637b      	str	r3, [r7, #52]	; 0x34
 8008aaa:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008aae:	1912      	adds	r2, r2, r4
 8008ab0:	eb45 0303 	adc.w	r3, r5, r3
 8008ab4:	f04f 0000 	mov.w	r0, #0
 8008ab8:	f04f 0100 	mov.w	r1, #0
 8008abc:	00d9      	lsls	r1, r3, #3
 8008abe:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008ac2:	00d0      	lsls	r0, r2, #3
 8008ac4:	4602      	mov	r2, r0
 8008ac6:	460b      	mov	r3, r1
 8008ac8:	1911      	adds	r1, r2, r4
 8008aca:	65b9      	str	r1, [r7, #88]	; 0x58
 8008acc:	416b      	adcs	r3, r5
 8008ace:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008ad0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ad2:	685b      	ldr	r3, [r3, #4]
 8008ad4:	461a      	mov	r2, r3
 8008ad6:	f04f 0300 	mov.w	r3, #0
 8008ada:	1891      	adds	r1, r2, r2
 8008adc:	62b9      	str	r1, [r7, #40]	; 0x28
 8008ade:	415b      	adcs	r3, r3
 8008ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008ae2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008ae6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8008aea:	f7f7 ffdf 	bl	8000aac <__aeabi_uldivmod>
 8008aee:	4602      	mov	r2, r0
 8008af0:	460b      	mov	r3, r1
 8008af2:	4b8c      	ldr	r3, [pc, #560]	; (8008d24 <UART_SetConfig+0x38c>)
 8008af4:	fba3 1302 	umull	r1, r3, r3, r2
 8008af8:	095b      	lsrs	r3, r3, #5
 8008afa:	2164      	movs	r1, #100	; 0x64
 8008afc:	fb01 f303 	mul.w	r3, r1, r3
 8008b00:	1ad3      	subs	r3, r2, r3
 8008b02:	00db      	lsls	r3, r3, #3
 8008b04:	3332      	adds	r3, #50	; 0x32
 8008b06:	4a87      	ldr	r2, [pc, #540]	; (8008d24 <UART_SetConfig+0x38c>)
 8008b08:	fba2 2303 	umull	r2, r3, r2, r3
 8008b0c:	095b      	lsrs	r3, r3, #5
 8008b0e:	005b      	lsls	r3, r3, #1
 8008b10:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008b14:	441e      	add	r6, r3
 8008b16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008b18:	4618      	mov	r0, r3
 8008b1a:	f04f 0100 	mov.w	r1, #0
 8008b1e:	4602      	mov	r2, r0
 8008b20:	460b      	mov	r3, r1
 8008b22:	1894      	adds	r4, r2, r2
 8008b24:	623c      	str	r4, [r7, #32]
 8008b26:	415b      	adcs	r3, r3
 8008b28:	627b      	str	r3, [r7, #36]	; 0x24
 8008b2a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008b2e:	1812      	adds	r2, r2, r0
 8008b30:	eb41 0303 	adc.w	r3, r1, r3
 8008b34:	f04f 0400 	mov.w	r4, #0
 8008b38:	f04f 0500 	mov.w	r5, #0
 8008b3c:	00dd      	lsls	r5, r3, #3
 8008b3e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008b42:	00d4      	lsls	r4, r2, #3
 8008b44:	4622      	mov	r2, r4
 8008b46:	462b      	mov	r3, r5
 8008b48:	1814      	adds	r4, r2, r0
 8008b4a:	653c      	str	r4, [r7, #80]	; 0x50
 8008b4c:	414b      	adcs	r3, r1
 8008b4e:	657b      	str	r3, [r7, #84]	; 0x54
 8008b50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b52:	685b      	ldr	r3, [r3, #4]
 8008b54:	461a      	mov	r2, r3
 8008b56:	f04f 0300 	mov.w	r3, #0
 8008b5a:	1891      	adds	r1, r2, r2
 8008b5c:	61b9      	str	r1, [r7, #24]
 8008b5e:	415b      	adcs	r3, r3
 8008b60:	61fb      	str	r3, [r7, #28]
 8008b62:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008b66:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8008b6a:	f7f7 ff9f 	bl	8000aac <__aeabi_uldivmod>
 8008b6e:	4602      	mov	r2, r0
 8008b70:	460b      	mov	r3, r1
 8008b72:	4b6c      	ldr	r3, [pc, #432]	; (8008d24 <UART_SetConfig+0x38c>)
 8008b74:	fba3 1302 	umull	r1, r3, r3, r2
 8008b78:	095b      	lsrs	r3, r3, #5
 8008b7a:	2164      	movs	r1, #100	; 0x64
 8008b7c:	fb01 f303 	mul.w	r3, r1, r3
 8008b80:	1ad3      	subs	r3, r2, r3
 8008b82:	00db      	lsls	r3, r3, #3
 8008b84:	3332      	adds	r3, #50	; 0x32
 8008b86:	4a67      	ldr	r2, [pc, #412]	; (8008d24 <UART_SetConfig+0x38c>)
 8008b88:	fba2 2303 	umull	r2, r3, r2, r3
 8008b8c:	095b      	lsrs	r3, r3, #5
 8008b8e:	f003 0207 	and.w	r2, r3, #7
 8008b92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	4432      	add	r2, r6
 8008b98:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008b9a:	e0b9      	b.n	8008d10 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008b9c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008b9e:	461c      	mov	r4, r3
 8008ba0:	f04f 0500 	mov.w	r5, #0
 8008ba4:	4622      	mov	r2, r4
 8008ba6:	462b      	mov	r3, r5
 8008ba8:	1891      	adds	r1, r2, r2
 8008baa:	6139      	str	r1, [r7, #16]
 8008bac:	415b      	adcs	r3, r3
 8008bae:	617b      	str	r3, [r7, #20]
 8008bb0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008bb4:	1912      	adds	r2, r2, r4
 8008bb6:	eb45 0303 	adc.w	r3, r5, r3
 8008bba:	f04f 0000 	mov.w	r0, #0
 8008bbe:	f04f 0100 	mov.w	r1, #0
 8008bc2:	00d9      	lsls	r1, r3, #3
 8008bc4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008bc8:	00d0      	lsls	r0, r2, #3
 8008bca:	4602      	mov	r2, r0
 8008bcc:	460b      	mov	r3, r1
 8008bce:	eb12 0804 	adds.w	r8, r2, r4
 8008bd2:	eb43 0905 	adc.w	r9, r3, r5
 8008bd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bd8:	685b      	ldr	r3, [r3, #4]
 8008bda:	4618      	mov	r0, r3
 8008bdc:	f04f 0100 	mov.w	r1, #0
 8008be0:	f04f 0200 	mov.w	r2, #0
 8008be4:	f04f 0300 	mov.w	r3, #0
 8008be8:	008b      	lsls	r3, r1, #2
 8008bea:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008bee:	0082      	lsls	r2, r0, #2
 8008bf0:	4640      	mov	r0, r8
 8008bf2:	4649      	mov	r1, r9
 8008bf4:	f7f7 ff5a 	bl	8000aac <__aeabi_uldivmod>
 8008bf8:	4602      	mov	r2, r0
 8008bfa:	460b      	mov	r3, r1
 8008bfc:	4b49      	ldr	r3, [pc, #292]	; (8008d24 <UART_SetConfig+0x38c>)
 8008bfe:	fba3 2302 	umull	r2, r3, r3, r2
 8008c02:	095b      	lsrs	r3, r3, #5
 8008c04:	011e      	lsls	r6, r3, #4
 8008c06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008c08:	4618      	mov	r0, r3
 8008c0a:	f04f 0100 	mov.w	r1, #0
 8008c0e:	4602      	mov	r2, r0
 8008c10:	460b      	mov	r3, r1
 8008c12:	1894      	adds	r4, r2, r2
 8008c14:	60bc      	str	r4, [r7, #8]
 8008c16:	415b      	adcs	r3, r3
 8008c18:	60fb      	str	r3, [r7, #12]
 8008c1a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008c1e:	1812      	adds	r2, r2, r0
 8008c20:	eb41 0303 	adc.w	r3, r1, r3
 8008c24:	f04f 0400 	mov.w	r4, #0
 8008c28:	f04f 0500 	mov.w	r5, #0
 8008c2c:	00dd      	lsls	r5, r3, #3
 8008c2e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008c32:	00d4      	lsls	r4, r2, #3
 8008c34:	4622      	mov	r2, r4
 8008c36:	462b      	mov	r3, r5
 8008c38:	1814      	adds	r4, r2, r0
 8008c3a:	64bc      	str	r4, [r7, #72]	; 0x48
 8008c3c:	414b      	adcs	r3, r1
 8008c3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008c40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c42:	685b      	ldr	r3, [r3, #4]
 8008c44:	4618      	mov	r0, r3
 8008c46:	f04f 0100 	mov.w	r1, #0
 8008c4a:	f04f 0200 	mov.w	r2, #0
 8008c4e:	f04f 0300 	mov.w	r3, #0
 8008c52:	008b      	lsls	r3, r1, #2
 8008c54:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008c58:	0082      	lsls	r2, r0, #2
 8008c5a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008c5e:	f7f7 ff25 	bl	8000aac <__aeabi_uldivmod>
 8008c62:	4602      	mov	r2, r0
 8008c64:	460b      	mov	r3, r1
 8008c66:	4b2f      	ldr	r3, [pc, #188]	; (8008d24 <UART_SetConfig+0x38c>)
 8008c68:	fba3 1302 	umull	r1, r3, r3, r2
 8008c6c:	095b      	lsrs	r3, r3, #5
 8008c6e:	2164      	movs	r1, #100	; 0x64
 8008c70:	fb01 f303 	mul.w	r3, r1, r3
 8008c74:	1ad3      	subs	r3, r2, r3
 8008c76:	011b      	lsls	r3, r3, #4
 8008c78:	3332      	adds	r3, #50	; 0x32
 8008c7a:	4a2a      	ldr	r2, [pc, #168]	; (8008d24 <UART_SetConfig+0x38c>)
 8008c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8008c80:	095b      	lsrs	r3, r3, #5
 8008c82:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008c86:	441e      	add	r6, r3
 8008c88:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f04f 0100 	mov.w	r1, #0
 8008c90:	4602      	mov	r2, r0
 8008c92:	460b      	mov	r3, r1
 8008c94:	1894      	adds	r4, r2, r2
 8008c96:	603c      	str	r4, [r7, #0]
 8008c98:	415b      	adcs	r3, r3
 8008c9a:	607b      	str	r3, [r7, #4]
 8008c9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ca0:	1812      	adds	r2, r2, r0
 8008ca2:	eb41 0303 	adc.w	r3, r1, r3
 8008ca6:	f04f 0400 	mov.w	r4, #0
 8008caa:	f04f 0500 	mov.w	r5, #0
 8008cae:	00dd      	lsls	r5, r3, #3
 8008cb0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008cb4:	00d4      	lsls	r4, r2, #3
 8008cb6:	4622      	mov	r2, r4
 8008cb8:	462b      	mov	r3, r5
 8008cba:	eb12 0a00 	adds.w	sl, r2, r0
 8008cbe:	eb43 0b01 	adc.w	fp, r3, r1
 8008cc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cc4:	685b      	ldr	r3, [r3, #4]
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	f04f 0100 	mov.w	r1, #0
 8008ccc:	f04f 0200 	mov.w	r2, #0
 8008cd0:	f04f 0300 	mov.w	r3, #0
 8008cd4:	008b      	lsls	r3, r1, #2
 8008cd6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008cda:	0082      	lsls	r2, r0, #2
 8008cdc:	4650      	mov	r0, sl
 8008cde:	4659      	mov	r1, fp
 8008ce0:	f7f7 fee4 	bl	8000aac <__aeabi_uldivmod>
 8008ce4:	4602      	mov	r2, r0
 8008ce6:	460b      	mov	r3, r1
 8008ce8:	4b0e      	ldr	r3, [pc, #56]	; (8008d24 <UART_SetConfig+0x38c>)
 8008cea:	fba3 1302 	umull	r1, r3, r3, r2
 8008cee:	095b      	lsrs	r3, r3, #5
 8008cf0:	2164      	movs	r1, #100	; 0x64
 8008cf2:	fb01 f303 	mul.w	r3, r1, r3
 8008cf6:	1ad3      	subs	r3, r2, r3
 8008cf8:	011b      	lsls	r3, r3, #4
 8008cfa:	3332      	adds	r3, #50	; 0x32
 8008cfc:	4a09      	ldr	r2, [pc, #36]	; (8008d24 <UART_SetConfig+0x38c>)
 8008cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8008d02:	095b      	lsrs	r3, r3, #5
 8008d04:	f003 020f 	and.w	r2, r3, #15
 8008d08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	4432      	add	r2, r6
 8008d0e:	609a      	str	r2, [r3, #8]
}
 8008d10:	bf00      	nop
 8008d12:	377c      	adds	r7, #124	; 0x7c
 8008d14:	46bd      	mov	sp, r7
 8008d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d1a:	bf00      	nop
 8008d1c:	40011000 	.word	0x40011000
 8008d20:	40011400 	.word	0x40011400
 8008d24:	51eb851f 	.word	0x51eb851f

08008d28 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8008d28:	b480      	push	{r7}
 8008d2a:	b085      	sub	sp, #20
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
 8008d30:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8008d32:	2300      	movs	r3, #0
 8008d34:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	681a      	ldr	r2, [r3, #0]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d40:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8008d42:	68fa      	ldr	r2, [r7, #12]
 8008d44:	4b20      	ldr	r3, [pc, #128]	; (8008dc8 <FSMC_NORSRAM_Init+0xa0>)
 8008d46:	4013      	ands	r3, r2
 8008d48:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008d52:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8008d58:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8008d5e:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8008d64:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8008d6a:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8008d70:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8008d76:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8008d7c:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8008d82:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8008d88:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8008d8e:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8008d94:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008d96:	68fa      	ldr	r2, [r7, #12]
 8008d98:	4313      	orrs	r3, r2
 8008d9a:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	689b      	ldr	r3, [r3, #8]
 8008da0:	2b08      	cmp	r3, #8
 8008da2:	d103      	bne.n	8008dac <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008daa:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	681a      	ldr	r2, [r3, #0]
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	68f9      	ldr	r1, [r7, #12]
 8008db4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008db8:	2300      	movs	r3, #0
}
 8008dba:	4618      	mov	r0, r3
 8008dbc:	3714      	adds	r7, #20
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc4:	4770      	bx	lr
 8008dc6:	bf00      	nop
 8008dc8:	fff00080 	.word	0xfff00080

08008dcc <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b087      	sub	sp, #28
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	60f8      	str	r0, [r7, #12]
 8008dd4:	60b9      	str	r1, [r7, #8]
 8008dd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8008dd8:	2300      	movs	r3, #0
 8008dda:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	1c5a      	adds	r2, r3, #1
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008de6:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8008de8:	697b      	ldr	r3, [r7, #20]
 8008dea:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8008dee:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008df0:	68bb      	ldr	r3, [r7, #8]
 8008df2:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	685b      	ldr	r3, [r3, #4]
 8008df8:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008dfa:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8008dfc:	68bb      	ldr	r3, [r7, #8]
 8008dfe:	689b      	ldr	r3, [r3, #8]
 8008e00:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008e02:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	68db      	ldr	r3, [r3, #12]
 8008e08:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8008e0a:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	691b      	ldr	r3, [r3, #16]
 8008e10:	3b01      	subs	r3, #1
 8008e12:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008e14:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8008e16:	68bb      	ldr	r3, [r7, #8]
 8008e18:	695b      	ldr	r3, [r3, #20]
 8008e1a:	3b02      	subs	r3, #2
 8008e1c:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008e1e:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8008e20:	68bb      	ldr	r3, [r7, #8]
 8008e22:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008e24:	4313      	orrs	r3, r2
 8008e26:	697a      	ldr	r2, [r7, #20]
 8008e28:	4313      	orrs	r3, r2
 8008e2a:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	1c5a      	adds	r2, r3, #1
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	6979      	ldr	r1, [r7, #20]
 8008e34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008e38:	2300      	movs	r3, #0
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	371c      	adds	r7, #28
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e44:	4770      	bx	lr
	...

08008e48 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8008e48:	b480      	push	{r7}
 8008e4a:	b087      	sub	sp, #28
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	60f8      	str	r0, [r7, #12]
 8008e50:	60b9      	str	r1, [r7, #8]
 8008e52:	607a      	str	r2, [r7, #4]
 8008e54:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8008e56:	2300      	movs	r3, #0
 8008e58:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008e60:	d122      	bne.n	8008ea8 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	687a      	ldr	r2, [r7, #4]
 8008e66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e6a:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8008e6c:	697a      	ldr	r2, [r7, #20]
 8008e6e:	4b15      	ldr	r3, [pc, #84]	; (8008ec4 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8008e70:	4013      	ands	r3, r2
 8008e72:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	685b      	ldr	r3, [r3, #4]
 8008e7c:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008e7e:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	689b      	ldr	r3, [r3, #8]
 8008e84:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8008e86:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	68db      	ldr	r3, [r3, #12]
 8008e8c:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8008e8e:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008e94:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008e96:	697a      	ldr	r2, [r7, #20]
 8008e98:	4313      	orrs	r3, r2
 8008e9a:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	687a      	ldr	r2, [r7, #4]
 8008ea0:	6979      	ldr	r1, [r7, #20]
 8008ea2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008ea6:	e005      	b.n	8008eb4 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	687a      	ldr	r2, [r7, #4]
 8008eac:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8008eb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8008eb4:	2300      	movs	r3, #0
}
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	371c      	adds	r7, #28
 8008eba:	46bd      	mov	sp, r7
 8008ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec0:	4770      	bx	lr
 8008ec2:	bf00      	nop
 8008ec4:	cff00000 	.word	0xcff00000

08008ec8 <__errno>:
 8008ec8:	4b01      	ldr	r3, [pc, #4]	; (8008ed0 <__errno+0x8>)
 8008eca:	6818      	ldr	r0, [r3, #0]
 8008ecc:	4770      	bx	lr
 8008ece:	bf00      	nop
 8008ed0:	2000001c 	.word	0x2000001c

08008ed4 <__libc_init_array>:
 8008ed4:	b570      	push	{r4, r5, r6, lr}
 8008ed6:	4d0d      	ldr	r5, [pc, #52]	; (8008f0c <__libc_init_array+0x38>)
 8008ed8:	4c0d      	ldr	r4, [pc, #52]	; (8008f10 <__libc_init_array+0x3c>)
 8008eda:	1b64      	subs	r4, r4, r5
 8008edc:	10a4      	asrs	r4, r4, #2
 8008ede:	2600      	movs	r6, #0
 8008ee0:	42a6      	cmp	r6, r4
 8008ee2:	d109      	bne.n	8008ef8 <__libc_init_array+0x24>
 8008ee4:	4d0b      	ldr	r5, [pc, #44]	; (8008f14 <__libc_init_array+0x40>)
 8008ee6:	4c0c      	ldr	r4, [pc, #48]	; (8008f18 <__libc_init_array+0x44>)
 8008ee8:	f000 fc4e 	bl	8009788 <_init>
 8008eec:	1b64      	subs	r4, r4, r5
 8008eee:	10a4      	asrs	r4, r4, #2
 8008ef0:	2600      	movs	r6, #0
 8008ef2:	42a6      	cmp	r6, r4
 8008ef4:	d105      	bne.n	8008f02 <__libc_init_array+0x2e>
 8008ef6:	bd70      	pop	{r4, r5, r6, pc}
 8008ef8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008efc:	4798      	blx	r3
 8008efe:	3601      	adds	r6, #1
 8008f00:	e7ee      	b.n	8008ee0 <__libc_init_array+0xc>
 8008f02:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f06:	4798      	blx	r3
 8008f08:	3601      	adds	r6, #1
 8008f0a:	e7f2      	b.n	8008ef2 <__libc_init_array+0x1e>
 8008f0c:	0800c7f8 	.word	0x0800c7f8
 8008f10:	0800c7f8 	.word	0x0800c7f8
 8008f14:	0800c7f8 	.word	0x0800c7f8
 8008f18:	0800c7fc 	.word	0x0800c7fc

08008f1c <memset>:
 8008f1c:	4402      	add	r2, r0
 8008f1e:	4603      	mov	r3, r0
 8008f20:	4293      	cmp	r3, r2
 8008f22:	d100      	bne.n	8008f26 <memset+0xa>
 8008f24:	4770      	bx	lr
 8008f26:	f803 1b01 	strb.w	r1, [r3], #1
 8008f2a:	e7f9      	b.n	8008f20 <memset+0x4>

08008f2c <siprintf>:
 8008f2c:	b40e      	push	{r1, r2, r3}
 8008f2e:	b500      	push	{lr}
 8008f30:	b09c      	sub	sp, #112	; 0x70
 8008f32:	ab1d      	add	r3, sp, #116	; 0x74
 8008f34:	9002      	str	r0, [sp, #8]
 8008f36:	9006      	str	r0, [sp, #24]
 8008f38:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008f3c:	4809      	ldr	r0, [pc, #36]	; (8008f64 <siprintf+0x38>)
 8008f3e:	9107      	str	r1, [sp, #28]
 8008f40:	9104      	str	r1, [sp, #16]
 8008f42:	4909      	ldr	r1, [pc, #36]	; (8008f68 <siprintf+0x3c>)
 8008f44:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f48:	9105      	str	r1, [sp, #20]
 8008f4a:	6800      	ldr	r0, [r0, #0]
 8008f4c:	9301      	str	r3, [sp, #4]
 8008f4e:	a902      	add	r1, sp, #8
 8008f50:	f000 f868 	bl	8009024 <_svfiprintf_r>
 8008f54:	9b02      	ldr	r3, [sp, #8]
 8008f56:	2200      	movs	r2, #0
 8008f58:	701a      	strb	r2, [r3, #0]
 8008f5a:	b01c      	add	sp, #112	; 0x70
 8008f5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f60:	b003      	add	sp, #12
 8008f62:	4770      	bx	lr
 8008f64:	2000001c 	.word	0x2000001c
 8008f68:	ffff0208 	.word	0xffff0208

08008f6c <__ssputs_r>:
 8008f6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f70:	688e      	ldr	r6, [r1, #8]
 8008f72:	429e      	cmp	r6, r3
 8008f74:	4682      	mov	sl, r0
 8008f76:	460c      	mov	r4, r1
 8008f78:	4690      	mov	r8, r2
 8008f7a:	461f      	mov	r7, r3
 8008f7c:	d838      	bhi.n	8008ff0 <__ssputs_r+0x84>
 8008f7e:	898a      	ldrh	r2, [r1, #12]
 8008f80:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008f84:	d032      	beq.n	8008fec <__ssputs_r+0x80>
 8008f86:	6825      	ldr	r5, [r4, #0]
 8008f88:	6909      	ldr	r1, [r1, #16]
 8008f8a:	eba5 0901 	sub.w	r9, r5, r1
 8008f8e:	6965      	ldr	r5, [r4, #20]
 8008f90:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f94:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f98:	3301      	adds	r3, #1
 8008f9a:	444b      	add	r3, r9
 8008f9c:	106d      	asrs	r5, r5, #1
 8008f9e:	429d      	cmp	r5, r3
 8008fa0:	bf38      	it	cc
 8008fa2:	461d      	movcc	r5, r3
 8008fa4:	0553      	lsls	r3, r2, #21
 8008fa6:	d531      	bpl.n	800900c <__ssputs_r+0xa0>
 8008fa8:	4629      	mov	r1, r5
 8008faa:	f000 fb47 	bl	800963c <_malloc_r>
 8008fae:	4606      	mov	r6, r0
 8008fb0:	b950      	cbnz	r0, 8008fc8 <__ssputs_r+0x5c>
 8008fb2:	230c      	movs	r3, #12
 8008fb4:	f8ca 3000 	str.w	r3, [sl]
 8008fb8:	89a3      	ldrh	r3, [r4, #12]
 8008fba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fbe:	81a3      	strh	r3, [r4, #12]
 8008fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8008fc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fc8:	6921      	ldr	r1, [r4, #16]
 8008fca:	464a      	mov	r2, r9
 8008fcc:	f000 fabe 	bl	800954c <memcpy>
 8008fd0:	89a3      	ldrh	r3, [r4, #12]
 8008fd2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008fd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008fda:	81a3      	strh	r3, [r4, #12]
 8008fdc:	6126      	str	r6, [r4, #16]
 8008fde:	6165      	str	r5, [r4, #20]
 8008fe0:	444e      	add	r6, r9
 8008fe2:	eba5 0509 	sub.w	r5, r5, r9
 8008fe6:	6026      	str	r6, [r4, #0]
 8008fe8:	60a5      	str	r5, [r4, #8]
 8008fea:	463e      	mov	r6, r7
 8008fec:	42be      	cmp	r6, r7
 8008fee:	d900      	bls.n	8008ff2 <__ssputs_r+0x86>
 8008ff0:	463e      	mov	r6, r7
 8008ff2:	4632      	mov	r2, r6
 8008ff4:	6820      	ldr	r0, [r4, #0]
 8008ff6:	4641      	mov	r1, r8
 8008ff8:	f000 fab6 	bl	8009568 <memmove>
 8008ffc:	68a3      	ldr	r3, [r4, #8]
 8008ffe:	6822      	ldr	r2, [r4, #0]
 8009000:	1b9b      	subs	r3, r3, r6
 8009002:	4432      	add	r2, r6
 8009004:	60a3      	str	r3, [r4, #8]
 8009006:	6022      	str	r2, [r4, #0]
 8009008:	2000      	movs	r0, #0
 800900a:	e7db      	b.n	8008fc4 <__ssputs_r+0x58>
 800900c:	462a      	mov	r2, r5
 800900e:	f000 fb6f 	bl	80096f0 <_realloc_r>
 8009012:	4606      	mov	r6, r0
 8009014:	2800      	cmp	r0, #0
 8009016:	d1e1      	bne.n	8008fdc <__ssputs_r+0x70>
 8009018:	6921      	ldr	r1, [r4, #16]
 800901a:	4650      	mov	r0, sl
 800901c:	f000 fabe 	bl	800959c <_free_r>
 8009020:	e7c7      	b.n	8008fb2 <__ssputs_r+0x46>
	...

08009024 <_svfiprintf_r>:
 8009024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009028:	4698      	mov	r8, r3
 800902a:	898b      	ldrh	r3, [r1, #12]
 800902c:	061b      	lsls	r3, r3, #24
 800902e:	b09d      	sub	sp, #116	; 0x74
 8009030:	4607      	mov	r7, r0
 8009032:	460d      	mov	r5, r1
 8009034:	4614      	mov	r4, r2
 8009036:	d50e      	bpl.n	8009056 <_svfiprintf_r+0x32>
 8009038:	690b      	ldr	r3, [r1, #16]
 800903a:	b963      	cbnz	r3, 8009056 <_svfiprintf_r+0x32>
 800903c:	2140      	movs	r1, #64	; 0x40
 800903e:	f000 fafd 	bl	800963c <_malloc_r>
 8009042:	6028      	str	r0, [r5, #0]
 8009044:	6128      	str	r0, [r5, #16]
 8009046:	b920      	cbnz	r0, 8009052 <_svfiprintf_r+0x2e>
 8009048:	230c      	movs	r3, #12
 800904a:	603b      	str	r3, [r7, #0]
 800904c:	f04f 30ff 	mov.w	r0, #4294967295
 8009050:	e0d1      	b.n	80091f6 <_svfiprintf_r+0x1d2>
 8009052:	2340      	movs	r3, #64	; 0x40
 8009054:	616b      	str	r3, [r5, #20]
 8009056:	2300      	movs	r3, #0
 8009058:	9309      	str	r3, [sp, #36]	; 0x24
 800905a:	2320      	movs	r3, #32
 800905c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009060:	f8cd 800c 	str.w	r8, [sp, #12]
 8009064:	2330      	movs	r3, #48	; 0x30
 8009066:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009210 <_svfiprintf_r+0x1ec>
 800906a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800906e:	f04f 0901 	mov.w	r9, #1
 8009072:	4623      	mov	r3, r4
 8009074:	469a      	mov	sl, r3
 8009076:	f813 2b01 	ldrb.w	r2, [r3], #1
 800907a:	b10a      	cbz	r2, 8009080 <_svfiprintf_r+0x5c>
 800907c:	2a25      	cmp	r2, #37	; 0x25
 800907e:	d1f9      	bne.n	8009074 <_svfiprintf_r+0x50>
 8009080:	ebba 0b04 	subs.w	fp, sl, r4
 8009084:	d00b      	beq.n	800909e <_svfiprintf_r+0x7a>
 8009086:	465b      	mov	r3, fp
 8009088:	4622      	mov	r2, r4
 800908a:	4629      	mov	r1, r5
 800908c:	4638      	mov	r0, r7
 800908e:	f7ff ff6d 	bl	8008f6c <__ssputs_r>
 8009092:	3001      	adds	r0, #1
 8009094:	f000 80aa 	beq.w	80091ec <_svfiprintf_r+0x1c8>
 8009098:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800909a:	445a      	add	r2, fp
 800909c:	9209      	str	r2, [sp, #36]	; 0x24
 800909e:	f89a 3000 	ldrb.w	r3, [sl]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	f000 80a2 	beq.w	80091ec <_svfiprintf_r+0x1c8>
 80090a8:	2300      	movs	r3, #0
 80090aa:	f04f 32ff 	mov.w	r2, #4294967295
 80090ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80090b2:	f10a 0a01 	add.w	sl, sl, #1
 80090b6:	9304      	str	r3, [sp, #16]
 80090b8:	9307      	str	r3, [sp, #28]
 80090ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80090be:	931a      	str	r3, [sp, #104]	; 0x68
 80090c0:	4654      	mov	r4, sl
 80090c2:	2205      	movs	r2, #5
 80090c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090c8:	4851      	ldr	r0, [pc, #324]	; (8009210 <_svfiprintf_r+0x1ec>)
 80090ca:	f7f7 f881 	bl	80001d0 <memchr>
 80090ce:	9a04      	ldr	r2, [sp, #16]
 80090d0:	b9d8      	cbnz	r0, 800910a <_svfiprintf_r+0xe6>
 80090d2:	06d0      	lsls	r0, r2, #27
 80090d4:	bf44      	itt	mi
 80090d6:	2320      	movmi	r3, #32
 80090d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090dc:	0711      	lsls	r1, r2, #28
 80090de:	bf44      	itt	mi
 80090e0:	232b      	movmi	r3, #43	; 0x2b
 80090e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090e6:	f89a 3000 	ldrb.w	r3, [sl]
 80090ea:	2b2a      	cmp	r3, #42	; 0x2a
 80090ec:	d015      	beq.n	800911a <_svfiprintf_r+0xf6>
 80090ee:	9a07      	ldr	r2, [sp, #28]
 80090f0:	4654      	mov	r4, sl
 80090f2:	2000      	movs	r0, #0
 80090f4:	f04f 0c0a 	mov.w	ip, #10
 80090f8:	4621      	mov	r1, r4
 80090fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090fe:	3b30      	subs	r3, #48	; 0x30
 8009100:	2b09      	cmp	r3, #9
 8009102:	d94e      	bls.n	80091a2 <_svfiprintf_r+0x17e>
 8009104:	b1b0      	cbz	r0, 8009134 <_svfiprintf_r+0x110>
 8009106:	9207      	str	r2, [sp, #28]
 8009108:	e014      	b.n	8009134 <_svfiprintf_r+0x110>
 800910a:	eba0 0308 	sub.w	r3, r0, r8
 800910e:	fa09 f303 	lsl.w	r3, r9, r3
 8009112:	4313      	orrs	r3, r2
 8009114:	9304      	str	r3, [sp, #16]
 8009116:	46a2      	mov	sl, r4
 8009118:	e7d2      	b.n	80090c0 <_svfiprintf_r+0x9c>
 800911a:	9b03      	ldr	r3, [sp, #12]
 800911c:	1d19      	adds	r1, r3, #4
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	9103      	str	r1, [sp, #12]
 8009122:	2b00      	cmp	r3, #0
 8009124:	bfbb      	ittet	lt
 8009126:	425b      	neglt	r3, r3
 8009128:	f042 0202 	orrlt.w	r2, r2, #2
 800912c:	9307      	strge	r3, [sp, #28]
 800912e:	9307      	strlt	r3, [sp, #28]
 8009130:	bfb8      	it	lt
 8009132:	9204      	strlt	r2, [sp, #16]
 8009134:	7823      	ldrb	r3, [r4, #0]
 8009136:	2b2e      	cmp	r3, #46	; 0x2e
 8009138:	d10c      	bne.n	8009154 <_svfiprintf_r+0x130>
 800913a:	7863      	ldrb	r3, [r4, #1]
 800913c:	2b2a      	cmp	r3, #42	; 0x2a
 800913e:	d135      	bne.n	80091ac <_svfiprintf_r+0x188>
 8009140:	9b03      	ldr	r3, [sp, #12]
 8009142:	1d1a      	adds	r2, r3, #4
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	9203      	str	r2, [sp, #12]
 8009148:	2b00      	cmp	r3, #0
 800914a:	bfb8      	it	lt
 800914c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009150:	3402      	adds	r4, #2
 8009152:	9305      	str	r3, [sp, #20]
 8009154:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009220 <_svfiprintf_r+0x1fc>
 8009158:	7821      	ldrb	r1, [r4, #0]
 800915a:	2203      	movs	r2, #3
 800915c:	4650      	mov	r0, sl
 800915e:	f7f7 f837 	bl	80001d0 <memchr>
 8009162:	b140      	cbz	r0, 8009176 <_svfiprintf_r+0x152>
 8009164:	2340      	movs	r3, #64	; 0x40
 8009166:	eba0 000a 	sub.w	r0, r0, sl
 800916a:	fa03 f000 	lsl.w	r0, r3, r0
 800916e:	9b04      	ldr	r3, [sp, #16]
 8009170:	4303      	orrs	r3, r0
 8009172:	3401      	adds	r4, #1
 8009174:	9304      	str	r3, [sp, #16]
 8009176:	f814 1b01 	ldrb.w	r1, [r4], #1
 800917a:	4826      	ldr	r0, [pc, #152]	; (8009214 <_svfiprintf_r+0x1f0>)
 800917c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009180:	2206      	movs	r2, #6
 8009182:	f7f7 f825 	bl	80001d0 <memchr>
 8009186:	2800      	cmp	r0, #0
 8009188:	d038      	beq.n	80091fc <_svfiprintf_r+0x1d8>
 800918a:	4b23      	ldr	r3, [pc, #140]	; (8009218 <_svfiprintf_r+0x1f4>)
 800918c:	bb1b      	cbnz	r3, 80091d6 <_svfiprintf_r+0x1b2>
 800918e:	9b03      	ldr	r3, [sp, #12]
 8009190:	3307      	adds	r3, #7
 8009192:	f023 0307 	bic.w	r3, r3, #7
 8009196:	3308      	adds	r3, #8
 8009198:	9303      	str	r3, [sp, #12]
 800919a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800919c:	4433      	add	r3, r6
 800919e:	9309      	str	r3, [sp, #36]	; 0x24
 80091a0:	e767      	b.n	8009072 <_svfiprintf_r+0x4e>
 80091a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80091a6:	460c      	mov	r4, r1
 80091a8:	2001      	movs	r0, #1
 80091aa:	e7a5      	b.n	80090f8 <_svfiprintf_r+0xd4>
 80091ac:	2300      	movs	r3, #0
 80091ae:	3401      	adds	r4, #1
 80091b0:	9305      	str	r3, [sp, #20]
 80091b2:	4619      	mov	r1, r3
 80091b4:	f04f 0c0a 	mov.w	ip, #10
 80091b8:	4620      	mov	r0, r4
 80091ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80091be:	3a30      	subs	r2, #48	; 0x30
 80091c0:	2a09      	cmp	r2, #9
 80091c2:	d903      	bls.n	80091cc <_svfiprintf_r+0x1a8>
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d0c5      	beq.n	8009154 <_svfiprintf_r+0x130>
 80091c8:	9105      	str	r1, [sp, #20]
 80091ca:	e7c3      	b.n	8009154 <_svfiprintf_r+0x130>
 80091cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80091d0:	4604      	mov	r4, r0
 80091d2:	2301      	movs	r3, #1
 80091d4:	e7f0      	b.n	80091b8 <_svfiprintf_r+0x194>
 80091d6:	ab03      	add	r3, sp, #12
 80091d8:	9300      	str	r3, [sp, #0]
 80091da:	462a      	mov	r2, r5
 80091dc:	4b0f      	ldr	r3, [pc, #60]	; (800921c <_svfiprintf_r+0x1f8>)
 80091de:	a904      	add	r1, sp, #16
 80091e0:	4638      	mov	r0, r7
 80091e2:	f3af 8000 	nop.w
 80091e6:	1c42      	adds	r2, r0, #1
 80091e8:	4606      	mov	r6, r0
 80091ea:	d1d6      	bne.n	800919a <_svfiprintf_r+0x176>
 80091ec:	89ab      	ldrh	r3, [r5, #12]
 80091ee:	065b      	lsls	r3, r3, #25
 80091f0:	f53f af2c 	bmi.w	800904c <_svfiprintf_r+0x28>
 80091f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80091f6:	b01d      	add	sp, #116	; 0x74
 80091f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091fc:	ab03      	add	r3, sp, #12
 80091fe:	9300      	str	r3, [sp, #0]
 8009200:	462a      	mov	r2, r5
 8009202:	4b06      	ldr	r3, [pc, #24]	; (800921c <_svfiprintf_r+0x1f8>)
 8009204:	a904      	add	r1, sp, #16
 8009206:	4638      	mov	r0, r7
 8009208:	f000 f87a 	bl	8009300 <_printf_i>
 800920c:	e7eb      	b.n	80091e6 <_svfiprintf_r+0x1c2>
 800920e:	bf00      	nop
 8009210:	0800c7bc 	.word	0x0800c7bc
 8009214:	0800c7c6 	.word	0x0800c7c6
 8009218:	00000000 	.word	0x00000000
 800921c:	08008f6d 	.word	0x08008f6d
 8009220:	0800c7c2 	.word	0x0800c7c2

08009224 <_printf_common>:
 8009224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009228:	4616      	mov	r6, r2
 800922a:	4699      	mov	r9, r3
 800922c:	688a      	ldr	r2, [r1, #8]
 800922e:	690b      	ldr	r3, [r1, #16]
 8009230:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009234:	4293      	cmp	r3, r2
 8009236:	bfb8      	it	lt
 8009238:	4613      	movlt	r3, r2
 800923a:	6033      	str	r3, [r6, #0]
 800923c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009240:	4607      	mov	r7, r0
 8009242:	460c      	mov	r4, r1
 8009244:	b10a      	cbz	r2, 800924a <_printf_common+0x26>
 8009246:	3301      	adds	r3, #1
 8009248:	6033      	str	r3, [r6, #0]
 800924a:	6823      	ldr	r3, [r4, #0]
 800924c:	0699      	lsls	r1, r3, #26
 800924e:	bf42      	ittt	mi
 8009250:	6833      	ldrmi	r3, [r6, #0]
 8009252:	3302      	addmi	r3, #2
 8009254:	6033      	strmi	r3, [r6, #0]
 8009256:	6825      	ldr	r5, [r4, #0]
 8009258:	f015 0506 	ands.w	r5, r5, #6
 800925c:	d106      	bne.n	800926c <_printf_common+0x48>
 800925e:	f104 0a19 	add.w	sl, r4, #25
 8009262:	68e3      	ldr	r3, [r4, #12]
 8009264:	6832      	ldr	r2, [r6, #0]
 8009266:	1a9b      	subs	r3, r3, r2
 8009268:	42ab      	cmp	r3, r5
 800926a:	dc26      	bgt.n	80092ba <_printf_common+0x96>
 800926c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009270:	1e13      	subs	r3, r2, #0
 8009272:	6822      	ldr	r2, [r4, #0]
 8009274:	bf18      	it	ne
 8009276:	2301      	movne	r3, #1
 8009278:	0692      	lsls	r2, r2, #26
 800927a:	d42b      	bmi.n	80092d4 <_printf_common+0xb0>
 800927c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009280:	4649      	mov	r1, r9
 8009282:	4638      	mov	r0, r7
 8009284:	47c0      	blx	r8
 8009286:	3001      	adds	r0, #1
 8009288:	d01e      	beq.n	80092c8 <_printf_common+0xa4>
 800928a:	6823      	ldr	r3, [r4, #0]
 800928c:	68e5      	ldr	r5, [r4, #12]
 800928e:	6832      	ldr	r2, [r6, #0]
 8009290:	f003 0306 	and.w	r3, r3, #6
 8009294:	2b04      	cmp	r3, #4
 8009296:	bf08      	it	eq
 8009298:	1aad      	subeq	r5, r5, r2
 800929a:	68a3      	ldr	r3, [r4, #8]
 800929c:	6922      	ldr	r2, [r4, #16]
 800929e:	bf0c      	ite	eq
 80092a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80092a4:	2500      	movne	r5, #0
 80092a6:	4293      	cmp	r3, r2
 80092a8:	bfc4      	itt	gt
 80092aa:	1a9b      	subgt	r3, r3, r2
 80092ac:	18ed      	addgt	r5, r5, r3
 80092ae:	2600      	movs	r6, #0
 80092b0:	341a      	adds	r4, #26
 80092b2:	42b5      	cmp	r5, r6
 80092b4:	d11a      	bne.n	80092ec <_printf_common+0xc8>
 80092b6:	2000      	movs	r0, #0
 80092b8:	e008      	b.n	80092cc <_printf_common+0xa8>
 80092ba:	2301      	movs	r3, #1
 80092bc:	4652      	mov	r2, sl
 80092be:	4649      	mov	r1, r9
 80092c0:	4638      	mov	r0, r7
 80092c2:	47c0      	blx	r8
 80092c4:	3001      	adds	r0, #1
 80092c6:	d103      	bne.n	80092d0 <_printf_common+0xac>
 80092c8:	f04f 30ff 	mov.w	r0, #4294967295
 80092cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092d0:	3501      	adds	r5, #1
 80092d2:	e7c6      	b.n	8009262 <_printf_common+0x3e>
 80092d4:	18e1      	adds	r1, r4, r3
 80092d6:	1c5a      	adds	r2, r3, #1
 80092d8:	2030      	movs	r0, #48	; 0x30
 80092da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80092de:	4422      	add	r2, r4
 80092e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80092e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80092e8:	3302      	adds	r3, #2
 80092ea:	e7c7      	b.n	800927c <_printf_common+0x58>
 80092ec:	2301      	movs	r3, #1
 80092ee:	4622      	mov	r2, r4
 80092f0:	4649      	mov	r1, r9
 80092f2:	4638      	mov	r0, r7
 80092f4:	47c0      	blx	r8
 80092f6:	3001      	adds	r0, #1
 80092f8:	d0e6      	beq.n	80092c8 <_printf_common+0xa4>
 80092fa:	3601      	adds	r6, #1
 80092fc:	e7d9      	b.n	80092b2 <_printf_common+0x8e>
	...

08009300 <_printf_i>:
 8009300:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009304:	460c      	mov	r4, r1
 8009306:	4691      	mov	r9, r2
 8009308:	7e27      	ldrb	r7, [r4, #24]
 800930a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800930c:	2f78      	cmp	r7, #120	; 0x78
 800930e:	4680      	mov	r8, r0
 8009310:	469a      	mov	sl, r3
 8009312:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009316:	d807      	bhi.n	8009328 <_printf_i+0x28>
 8009318:	2f62      	cmp	r7, #98	; 0x62
 800931a:	d80a      	bhi.n	8009332 <_printf_i+0x32>
 800931c:	2f00      	cmp	r7, #0
 800931e:	f000 80d8 	beq.w	80094d2 <_printf_i+0x1d2>
 8009322:	2f58      	cmp	r7, #88	; 0x58
 8009324:	f000 80a3 	beq.w	800946e <_printf_i+0x16e>
 8009328:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800932c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009330:	e03a      	b.n	80093a8 <_printf_i+0xa8>
 8009332:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009336:	2b15      	cmp	r3, #21
 8009338:	d8f6      	bhi.n	8009328 <_printf_i+0x28>
 800933a:	a001      	add	r0, pc, #4	; (adr r0, 8009340 <_printf_i+0x40>)
 800933c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009340:	08009399 	.word	0x08009399
 8009344:	080093ad 	.word	0x080093ad
 8009348:	08009329 	.word	0x08009329
 800934c:	08009329 	.word	0x08009329
 8009350:	08009329 	.word	0x08009329
 8009354:	08009329 	.word	0x08009329
 8009358:	080093ad 	.word	0x080093ad
 800935c:	08009329 	.word	0x08009329
 8009360:	08009329 	.word	0x08009329
 8009364:	08009329 	.word	0x08009329
 8009368:	08009329 	.word	0x08009329
 800936c:	080094b9 	.word	0x080094b9
 8009370:	080093dd 	.word	0x080093dd
 8009374:	0800949b 	.word	0x0800949b
 8009378:	08009329 	.word	0x08009329
 800937c:	08009329 	.word	0x08009329
 8009380:	080094db 	.word	0x080094db
 8009384:	08009329 	.word	0x08009329
 8009388:	080093dd 	.word	0x080093dd
 800938c:	08009329 	.word	0x08009329
 8009390:	08009329 	.word	0x08009329
 8009394:	080094a3 	.word	0x080094a3
 8009398:	680b      	ldr	r3, [r1, #0]
 800939a:	1d1a      	adds	r2, r3, #4
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	600a      	str	r2, [r1, #0]
 80093a0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80093a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80093a8:	2301      	movs	r3, #1
 80093aa:	e0a3      	b.n	80094f4 <_printf_i+0x1f4>
 80093ac:	6825      	ldr	r5, [r4, #0]
 80093ae:	6808      	ldr	r0, [r1, #0]
 80093b0:	062e      	lsls	r6, r5, #24
 80093b2:	f100 0304 	add.w	r3, r0, #4
 80093b6:	d50a      	bpl.n	80093ce <_printf_i+0xce>
 80093b8:	6805      	ldr	r5, [r0, #0]
 80093ba:	600b      	str	r3, [r1, #0]
 80093bc:	2d00      	cmp	r5, #0
 80093be:	da03      	bge.n	80093c8 <_printf_i+0xc8>
 80093c0:	232d      	movs	r3, #45	; 0x2d
 80093c2:	426d      	negs	r5, r5
 80093c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80093c8:	485e      	ldr	r0, [pc, #376]	; (8009544 <_printf_i+0x244>)
 80093ca:	230a      	movs	r3, #10
 80093cc:	e019      	b.n	8009402 <_printf_i+0x102>
 80093ce:	f015 0f40 	tst.w	r5, #64	; 0x40
 80093d2:	6805      	ldr	r5, [r0, #0]
 80093d4:	600b      	str	r3, [r1, #0]
 80093d6:	bf18      	it	ne
 80093d8:	b22d      	sxthne	r5, r5
 80093da:	e7ef      	b.n	80093bc <_printf_i+0xbc>
 80093dc:	680b      	ldr	r3, [r1, #0]
 80093de:	6825      	ldr	r5, [r4, #0]
 80093e0:	1d18      	adds	r0, r3, #4
 80093e2:	6008      	str	r0, [r1, #0]
 80093e4:	0628      	lsls	r0, r5, #24
 80093e6:	d501      	bpl.n	80093ec <_printf_i+0xec>
 80093e8:	681d      	ldr	r5, [r3, #0]
 80093ea:	e002      	b.n	80093f2 <_printf_i+0xf2>
 80093ec:	0669      	lsls	r1, r5, #25
 80093ee:	d5fb      	bpl.n	80093e8 <_printf_i+0xe8>
 80093f0:	881d      	ldrh	r5, [r3, #0]
 80093f2:	4854      	ldr	r0, [pc, #336]	; (8009544 <_printf_i+0x244>)
 80093f4:	2f6f      	cmp	r7, #111	; 0x6f
 80093f6:	bf0c      	ite	eq
 80093f8:	2308      	moveq	r3, #8
 80093fa:	230a      	movne	r3, #10
 80093fc:	2100      	movs	r1, #0
 80093fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009402:	6866      	ldr	r6, [r4, #4]
 8009404:	60a6      	str	r6, [r4, #8]
 8009406:	2e00      	cmp	r6, #0
 8009408:	bfa2      	ittt	ge
 800940a:	6821      	ldrge	r1, [r4, #0]
 800940c:	f021 0104 	bicge.w	r1, r1, #4
 8009410:	6021      	strge	r1, [r4, #0]
 8009412:	b90d      	cbnz	r5, 8009418 <_printf_i+0x118>
 8009414:	2e00      	cmp	r6, #0
 8009416:	d04d      	beq.n	80094b4 <_printf_i+0x1b4>
 8009418:	4616      	mov	r6, r2
 800941a:	fbb5 f1f3 	udiv	r1, r5, r3
 800941e:	fb03 5711 	mls	r7, r3, r1, r5
 8009422:	5dc7      	ldrb	r7, [r0, r7]
 8009424:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009428:	462f      	mov	r7, r5
 800942a:	42bb      	cmp	r3, r7
 800942c:	460d      	mov	r5, r1
 800942e:	d9f4      	bls.n	800941a <_printf_i+0x11a>
 8009430:	2b08      	cmp	r3, #8
 8009432:	d10b      	bne.n	800944c <_printf_i+0x14c>
 8009434:	6823      	ldr	r3, [r4, #0]
 8009436:	07df      	lsls	r7, r3, #31
 8009438:	d508      	bpl.n	800944c <_printf_i+0x14c>
 800943a:	6923      	ldr	r3, [r4, #16]
 800943c:	6861      	ldr	r1, [r4, #4]
 800943e:	4299      	cmp	r1, r3
 8009440:	bfde      	ittt	le
 8009442:	2330      	movle	r3, #48	; 0x30
 8009444:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009448:	f106 36ff 	addle.w	r6, r6, #4294967295
 800944c:	1b92      	subs	r2, r2, r6
 800944e:	6122      	str	r2, [r4, #16]
 8009450:	f8cd a000 	str.w	sl, [sp]
 8009454:	464b      	mov	r3, r9
 8009456:	aa03      	add	r2, sp, #12
 8009458:	4621      	mov	r1, r4
 800945a:	4640      	mov	r0, r8
 800945c:	f7ff fee2 	bl	8009224 <_printf_common>
 8009460:	3001      	adds	r0, #1
 8009462:	d14c      	bne.n	80094fe <_printf_i+0x1fe>
 8009464:	f04f 30ff 	mov.w	r0, #4294967295
 8009468:	b004      	add	sp, #16
 800946a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800946e:	4835      	ldr	r0, [pc, #212]	; (8009544 <_printf_i+0x244>)
 8009470:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009474:	6823      	ldr	r3, [r4, #0]
 8009476:	680e      	ldr	r6, [r1, #0]
 8009478:	061f      	lsls	r7, r3, #24
 800947a:	f856 5b04 	ldr.w	r5, [r6], #4
 800947e:	600e      	str	r6, [r1, #0]
 8009480:	d514      	bpl.n	80094ac <_printf_i+0x1ac>
 8009482:	07d9      	lsls	r1, r3, #31
 8009484:	bf44      	itt	mi
 8009486:	f043 0320 	orrmi.w	r3, r3, #32
 800948a:	6023      	strmi	r3, [r4, #0]
 800948c:	b91d      	cbnz	r5, 8009496 <_printf_i+0x196>
 800948e:	6823      	ldr	r3, [r4, #0]
 8009490:	f023 0320 	bic.w	r3, r3, #32
 8009494:	6023      	str	r3, [r4, #0]
 8009496:	2310      	movs	r3, #16
 8009498:	e7b0      	b.n	80093fc <_printf_i+0xfc>
 800949a:	6823      	ldr	r3, [r4, #0]
 800949c:	f043 0320 	orr.w	r3, r3, #32
 80094a0:	6023      	str	r3, [r4, #0]
 80094a2:	2378      	movs	r3, #120	; 0x78
 80094a4:	4828      	ldr	r0, [pc, #160]	; (8009548 <_printf_i+0x248>)
 80094a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80094aa:	e7e3      	b.n	8009474 <_printf_i+0x174>
 80094ac:	065e      	lsls	r6, r3, #25
 80094ae:	bf48      	it	mi
 80094b0:	b2ad      	uxthmi	r5, r5
 80094b2:	e7e6      	b.n	8009482 <_printf_i+0x182>
 80094b4:	4616      	mov	r6, r2
 80094b6:	e7bb      	b.n	8009430 <_printf_i+0x130>
 80094b8:	680b      	ldr	r3, [r1, #0]
 80094ba:	6826      	ldr	r6, [r4, #0]
 80094bc:	6960      	ldr	r0, [r4, #20]
 80094be:	1d1d      	adds	r5, r3, #4
 80094c0:	600d      	str	r5, [r1, #0]
 80094c2:	0635      	lsls	r5, r6, #24
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	d501      	bpl.n	80094cc <_printf_i+0x1cc>
 80094c8:	6018      	str	r0, [r3, #0]
 80094ca:	e002      	b.n	80094d2 <_printf_i+0x1d2>
 80094cc:	0671      	lsls	r1, r6, #25
 80094ce:	d5fb      	bpl.n	80094c8 <_printf_i+0x1c8>
 80094d0:	8018      	strh	r0, [r3, #0]
 80094d2:	2300      	movs	r3, #0
 80094d4:	6123      	str	r3, [r4, #16]
 80094d6:	4616      	mov	r6, r2
 80094d8:	e7ba      	b.n	8009450 <_printf_i+0x150>
 80094da:	680b      	ldr	r3, [r1, #0]
 80094dc:	1d1a      	adds	r2, r3, #4
 80094de:	600a      	str	r2, [r1, #0]
 80094e0:	681e      	ldr	r6, [r3, #0]
 80094e2:	6862      	ldr	r2, [r4, #4]
 80094e4:	2100      	movs	r1, #0
 80094e6:	4630      	mov	r0, r6
 80094e8:	f7f6 fe72 	bl	80001d0 <memchr>
 80094ec:	b108      	cbz	r0, 80094f2 <_printf_i+0x1f2>
 80094ee:	1b80      	subs	r0, r0, r6
 80094f0:	6060      	str	r0, [r4, #4]
 80094f2:	6863      	ldr	r3, [r4, #4]
 80094f4:	6123      	str	r3, [r4, #16]
 80094f6:	2300      	movs	r3, #0
 80094f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094fc:	e7a8      	b.n	8009450 <_printf_i+0x150>
 80094fe:	6923      	ldr	r3, [r4, #16]
 8009500:	4632      	mov	r2, r6
 8009502:	4649      	mov	r1, r9
 8009504:	4640      	mov	r0, r8
 8009506:	47d0      	blx	sl
 8009508:	3001      	adds	r0, #1
 800950a:	d0ab      	beq.n	8009464 <_printf_i+0x164>
 800950c:	6823      	ldr	r3, [r4, #0]
 800950e:	079b      	lsls	r3, r3, #30
 8009510:	d413      	bmi.n	800953a <_printf_i+0x23a>
 8009512:	68e0      	ldr	r0, [r4, #12]
 8009514:	9b03      	ldr	r3, [sp, #12]
 8009516:	4298      	cmp	r0, r3
 8009518:	bfb8      	it	lt
 800951a:	4618      	movlt	r0, r3
 800951c:	e7a4      	b.n	8009468 <_printf_i+0x168>
 800951e:	2301      	movs	r3, #1
 8009520:	4632      	mov	r2, r6
 8009522:	4649      	mov	r1, r9
 8009524:	4640      	mov	r0, r8
 8009526:	47d0      	blx	sl
 8009528:	3001      	adds	r0, #1
 800952a:	d09b      	beq.n	8009464 <_printf_i+0x164>
 800952c:	3501      	adds	r5, #1
 800952e:	68e3      	ldr	r3, [r4, #12]
 8009530:	9903      	ldr	r1, [sp, #12]
 8009532:	1a5b      	subs	r3, r3, r1
 8009534:	42ab      	cmp	r3, r5
 8009536:	dcf2      	bgt.n	800951e <_printf_i+0x21e>
 8009538:	e7eb      	b.n	8009512 <_printf_i+0x212>
 800953a:	2500      	movs	r5, #0
 800953c:	f104 0619 	add.w	r6, r4, #25
 8009540:	e7f5      	b.n	800952e <_printf_i+0x22e>
 8009542:	bf00      	nop
 8009544:	0800c7cd 	.word	0x0800c7cd
 8009548:	0800c7de 	.word	0x0800c7de

0800954c <memcpy>:
 800954c:	440a      	add	r2, r1
 800954e:	4291      	cmp	r1, r2
 8009550:	f100 33ff 	add.w	r3, r0, #4294967295
 8009554:	d100      	bne.n	8009558 <memcpy+0xc>
 8009556:	4770      	bx	lr
 8009558:	b510      	push	{r4, lr}
 800955a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800955e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009562:	4291      	cmp	r1, r2
 8009564:	d1f9      	bne.n	800955a <memcpy+0xe>
 8009566:	bd10      	pop	{r4, pc}

08009568 <memmove>:
 8009568:	4288      	cmp	r0, r1
 800956a:	b510      	push	{r4, lr}
 800956c:	eb01 0402 	add.w	r4, r1, r2
 8009570:	d902      	bls.n	8009578 <memmove+0x10>
 8009572:	4284      	cmp	r4, r0
 8009574:	4623      	mov	r3, r4
 8009576:	d807      	bhi.n	8009588 <memmove+0x20>
 8009578:	1e43      	subs	r3, r0, #1
 800957a:	42a1      	cmp	r1, r4
 800957c:	d008      	beq.n	8009590 <memmove+0x28>
 800957e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009582:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009586:	e7f8      	b.n	800957a <memmove+0x12>
 8009588:	4402      	add	r2, r0
 800958a:	4601      	mov	r1, r0
 800958c:	428a      	cmp	r2, r1
 800958e:	d100      	bne.n	8009592 <memmove+0x2a>
 8009590:	bd10      	pop	{r4, pc}
 8009592:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009596:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800959a:	e7f7      	b.n	800958c <memmove+0x24>

0800959c <_free_r>:
 800959c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800959e:	2900      	cmp	r1, #0
 80095a0:	d048      	beq.n	8009634 <_free_r+0x98>
 80095a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095a6:	9001      	str	r0, [sp, #4]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	f1a1 0404 	sub.w	r4, r1, #4
 80095ae:	bfb8      	it	lt
 80095b0:	18e4      	addlt	r4, r4, r3
 80095b2:	f000 f8d3 	bl	800975c <__malloc_lock>
 80095b6:	4a20      	ldr	r2, [pc, #128]	; (8009638 <_free_r+0x9c>)
 80095b8:	9801      	ldr	r0, [sp, #4]
 80095ba:	6813      	ldr	r3, [r2, #0]
 80095bc:	4615      	mov	r5, r2
 80095be:	b933      	cbnz	r3, 80095ce <_free_r+0x32>
 80095c0:	6063      	str	r3, [r4, #4]
 80095c2:	6014      	str	r4, [r2, #0]
 80095c4:	b003      	add	sp, #12
 80095c6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80095ca:	f000 b8cd 	b.w	8009768 <__malloc_unlock>
 80095ce:	42a3      	cmp	r3, r4
 80095d0:	d90b      	bls.n	80095ea <_free_r+0x4e>
 80095d2:	6821      	ldr	r1, [r4, #0]
 80095d4:	1862      	adds	r2, r4, r1
 80095d6:	4293      	cmp	r3, r2
 80095d8:	bf04      	itt	eq
 80095da:	681a      	ldreq	r2, [r3, #0]
 80095dc:	685b      	ldreq	r3, [r3, #4]
 80095de:	6063      	str	r3, [r4, #4]
 80095e0:	bf04      	itt	eq
 80095e2:	1852      	addeq	r2, r2, r1
 80095e4:	6022      	streq	r2, [r4, #0]
 80095e6:	602c      	str	r4, [r5, #0]
 80095e8:	e7ec      	b.n	80095c4 <_free_r+0x28>
 80095ea:	461a      	mov	r2, r3
 80095ec:	685b      	ldr	r3, [r3, #4]
 80095ee:	b10b      	cbz	r3, 80095f4 <_free_r+0x58>
 80095f0:	42a3      	cmp	r3, r4
 80095f2:	d9fa      	bls.n	80095ea <_free_r+0x4e>
 80095f4:	6811      	ldr	r1, [r2, #0]
 80095f6:	1855      	adds	r5, r2, r1
 80095f8:	42a5      	cmp	r5, r4
 80095fa:	d10b      	bne.n	8009614 <_free_r+0x78>
 80095fc:	6824      	ldr	r4, [r4, #0]
 80095fe:	4421      	add	r1, r4
 8009600:	1854      	adds	r4, r2, r1
 8009602:	42a3      	cmp	r3, r4
 8009604:	6011      	str	r1, [r2, #0]
 8009606:	d1dd      	bne.n	80095c4 <_free_r+0x28>
 8009608:	681c      	ldr	r4, [r3, #0]
 800960a:	685b      	ldr	r3, [r3, #4]
 800960c:	6053      	str	r3, [r2, #4]
 800960e:	4421      	add	r1, r4
 8009610:	6011      	str	r1, [r2, #0]
 8009612:	e7d7      	b.n	80095c4 <_free_r+0x28>
 8009614:	d902      	bls.n	800961c <_free_r+0x80>
 8009616:	230c      	movs	r3, #12
 8009618:	6003      	str	r3, [r0, #0]
 800961a:	e7d3      	b.n	80095c4 <_free_r+0x28>
 800961c:	6825      	ldr	r5, [r4, #0]
 800961e:	1961      	adds	r1, r4, r5
 8009620:	428b      	cmp	r3, r1
 8009622:	bf04      	itt	eq
 8009624:	6819      	ldreq	r1, [r3, #0]
 8009626:	685b      	ldreq	r3, [r3, #4]
 8009628:	6063      	str	r3, [r4, #4]
 800962a:	bf04      	itt	eq
 800962c:	1949      	addeq	r1, r1, r5
 800962e:	6021      	streq	r1, [r4, #0]
 8009630:	6054      	str	r4, [r2, #4]
 8009632:	e7c7      	b.n	80095c4 <_free_r+0x28>
 8009634:	b003      	add	sp, #12
 8009636:	bd30      	pop	{r4, r5, pc}
 8009638:	200000c4 	.word	0x200000c4

0800963c <_malloc_r>:
 800963c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800963e:	1ccd      	adds	r5, r1, #3
 8009640:	f025 0503 	bic.w	r5, r5, #3
 8009644:	3508      	adds	r5, #8
 8009646:	2d0c      	cmp	r5, #12
 8009648:	bf38      	it	cc
 800964a:	250c      	movcc	r5, #12
 800964c:	2d00      	cmp	r5, #0
 800964e:	4606      	mov	r6, r0
 8009650:	db01      	blt.n	8009656 <_malloc_r+0x1a>
 8009652:	42a9      	cmp	r1, r5
 8009654:	d903      	bls.n	800965e <_malloc_r+0x22>
 8009656:	230c      	movs	r3, #12
 8009658:	6033      	str	r3, [r6, #0]
 800965a:	2000      	movs	r0, #0
 800965c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800965e:	f000 f87d 	bl	800975c <__malloc_lock>
 8009662:	4921      	ldr	r1, [pc, #132]	; (80096e8 <_malloc_r+0xac>)
 8009664:	680a      	ldr	r2, [r1, #0]
 8009666:	4614      	mov	r4, r2
 8009668:	b99c      	cbnz	r4, 8009692 <_malloc_r+0x56>
 800966a:	4f20      	ldr	r7, [pc, #128]	; (80096ec <_malloc_r+0xb0>)
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	b923      	cbnz	r3, 800967a <_malloc_r+0x3e>
 8009670:	4621      	mov	r1, r4
 8009672:	4630      	mov	r0, r6
 8009674:	f000 f862 	bl	800973c <_sbrk_r>
 8009678:	6038      	str	r0, [r7, #0]
 800967a:	4629      	mov	r1, r5
 800967c:	4630      	mov	r0, r6
 800967e:	f000 f85d 	bl	800973c <_sbrk_r>
 8009682:	1c43      	adds	r3, r0, #1
 8009684:	d123      	bne.n	80096ce <_malloc_r+0x92>
 8009686:	230c      	movs	r3, #12
 8009688:	6033      	str	r3, [r6, #0]
 800968a:	4630      	mov	r0, r6
 800968c:	f000 f86c 	bl	8009768 <__malloc_unlock>
 8009690:	e7e3      	b.n	800965a <_malloc_r+0x1e>
 8009692:	6823      	ldr	r3, [r4, #0]
 8009694:	1b5b      	subs	r3, r3, r5
 8009696:	d417      	bmi.n	80096c8 <_malloc_r+0x8c>
 8009698:	2b0b      	cmp	r3, #11
 800969a:	d903      	bls.n	80096a4 <_malloc_r+0x68>
 800969c:	6023      	str	r3, [r4, #0]
 800969e:	441c      	add	r4, r3
 80096a0:	6025      	str	r5, [r4, #0]
 80096a2:	e004      	b.n	80096ae <_malloc_r+0x72>
 80096a4:	6863      	ldr	r3, [r4, #4]
 80096a6:	42a2      	cmp	r2, r4
 80096a8:	bf0c      	ite	eq
 80096aa:	600b      	streq	r3, [r1, #0]
 80096ac:	6053      	strne	r3, [r2, #4]
 80096ae:	4630      	mov	r0, r6
 80096b0:	f000 f85a 	bl	8009768 <__malloc_unlock>
 80096b4:	f104 000b 	add.w	r0, r4, #11
 80096b8:	1d23      	adds	r3, r4, #4
 80096ba:	f020 0007 	bic.w	r0, r0, #7
 80096be:	1ac2      	subs	r2, r0, r3
 80096c0:	d0cc      	beq.n	800965c <_malloc_r+0x20>
 80096c2:	1a1b      	subs	r3, r3, r0
 80096c4:	50a3      	str	r3, [r4, r2]
 80096c6:	e7c9      	b.n	800965c <_malloc_r+0x20>
 80096c8:	4622      	mov	r2, r4
 80096ca:	6864      	ldr	r4, [r4, #4]
 80096cc:	e7cc      	b.n	8009668 <_malloc_r+0x2c>
 80096ce:	1cc4      	adds	r4, r0, #3
 80096d0:	f024 0403 	bic.w	r4, r4, #3
 80096d4:	42a0      	cmp	r0, r4
 80096d6:	d0e3      	beq.n	80096a0 <_malloc_r+0x64>
 80096d8:	1a21      	subs	r1, r4, r0
 80096da:	4630      	mov	r0, r6
 80096dc:	f000 f82e 	bl	800973c <_sbrk_r>
 80096e0:	3001      	adds	r0, #1
 80096e2:	d1dd      	bne.n	80096a0 <_malloc_r+0x64>
 80096e4:	e7cf      	b.n	8009686 <_malloc_r+0x4a>
 80096e6:	bf00      	nop
 80096e8:	200000c4 	.word	0x200000c4
 80096ec:	200000c8 	.word	0x200000c8

080096f0 <_realloc_r>:
 80096f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096f2:	4607      	mov	r7, r0
 80096f4:	4614      	mov	r4, r2
 80096f6:	460e      	mov	r6, r1
 80096f8:	b921      	cbnz	r1, 8009704 <_realloc_r+0x14>
 80096fa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80096fe:	4611      	mov	r1, r2
 8009700:	f7ff bf9c 	b.w	800963c <_malloc_r>
 8009704:	b922      	cbnz	r2, 8009710 <_realloc_r+0x20>
 8009706:	f7ff ff49 	bl	800959c <_free_r>
 800970a:	4625      	mov	r5, r4
 800970c:	4628      	mov	r0, r5
 800970e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009710:	f000 f830 	bl	8009774 <_malloc_usable_size_r>
 8009714:	42a0      	cmp	r0, r4
 8009716:	d20f      	bcs.n	8009738 <_realloc_r+0x48>
 8009718:	4621      	mov	r1, r4
 800971a:	4638      	mov	r0, r7
 800971c:	f7ff ff8e 	bl	800963c <_malloc_r>
 8009720:	4605      	mov	r5, r0
 8009722:	2800      	cmp	r0, #0
 8009724:	d0f2      	beq.n	800970c <_realloc_r+0x1c>
 8009726:	4631      	mov	r1, r6
 8009728:	4622      	mov	r2, r4
 800972a:	f7ff ff0f 	bl	800954c <memcpy>
 800972e:	4631      	mov	r1, r6
 8009730:	4638      	mov	r0, r7
 8009732:	f7ff ff33 	bl	800959c <_free_r>
 8009736:	e7e9      	b.n	800970c <_realloc_r+0x1c>
 8009738:	4635      	mov	r5, r6
 800973a:	e7e7      	b.n	800970c <_realloc_r+0x1c>

0800973c <_sbrk_r>:
 800973c:	b538      	push	{r3, r4, r5, lr}
 800973e:	4d06      	ldr	r5, [pc, #24]	; (8009758 <_sbrk_r+0x1c>)
 8009740:	2300      	movs	r3, #0
 8009742:	4604      	mov	r4, r0
 8009744:	4608      	mov	r0, r1
 8009746:	602b      	str	r3, [r5, #0]
 8009748:	f7f9 fa68 	bl	8002c1c <_sbrk>
 800974c:	1c43      	adds	r3, r0, #1
 800974e:	d102      	bne.n	8009756 <_sbrk_r+0x1a>
 8009750:	682b      	ldr	r3, [r5, #0]
 8009752:	b103      	cbz	r3, 8009756 <_sbrk_r+0x1a>
 8009754:	6023      	str	r3, [r4, #0]
 8009756:	bd38      	pop	{r3, r4, r5, pc}
 8009758:	20000424 	.word	0x20000424

0800975c <__malloc_lock>:
 800975c:	4801      	ldr	r0, [pc, #4]	; (8009764 <__malloc_lock+0x8>)
 800975e:	f000 b811 	b.w	8009784 <__retarget_lock_acquire_recursive>
 8009762:	bf00      	nop
 8009764:	2000042c 	.word	0x2000042c

08009768 <__malloc_unlock>:
 8009768:	4801      	ldr	r0, [pc, #4]	; (8009770 <__malloc_unlock+0x8>)
 800976a:	f000 b80c 	b.w	8009786 <__retarget_lock_release_recursive>
 800976e:	bf00      	nop
 8009770:	2000042c 	.word	0x2000042c

08009774 <_malloc_usable_size_r>:
 8009774:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009778:	1f18      	subs	r0, r3, #4
 800977a:	2b00      	cmp	r3, #0
 800977c:	bfbc      	itt	lt
 800977e:	580b      	ldrlt	r3, [r1, r0]
 8009780:	18c0      	addlt	r0, r0, r3
 8009782:	4770      	bx	lr

08009784 <__retarget_lock_acquire_recursive>:
 8009784:	4770      	bx	lr

08009786 <__retarget_lock_release_recursive>:
 8009786:	4770      	bx	lr

08009788 <_init>:
 8009788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800978a:	bf00      	nop
 800978c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800978e:	bc08      	pop	{r3}
 8009790:	469e      	mov	lr, r3
 8009792:	4770      	bx	lr

08009794 <_fini>:
 8009794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009796:	bf00      	nop
 8009798:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800979a:	bc08      	pop	{r3}
 800979c:	469e      	mov	lr, r3
 800979e:	4770      	bx	lr
