EESchema Schematic File Version 2  date Mon Oct 22 16:50:57 2012
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:bonefpgaLibrary
LIBS:bonefpga-cache
EELAYER 25  0
EELAYER END
$Descr A4 11700 8267
encoding utf-8
Sheet 1 7
Title "Beaglebone-FPGA"
Date "22 oct 2012"
Rev "1"
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 7450 1600 1200 500 
U 4FE6399D
F0 "Switching_Regulators" 60
F1 "file4FE6399C.sch" 60
$EndSheet
$Sheet
S 9200 5300 950  700 
U 4FE27757
F0 "FPGA_Bank_3" 60
F1 "file4FE27756.sch" 60
$EndSheet
$Sheet
S 9200 4400 1000 700 
U 4FE27749
F0 "FPGA_Bank_2" 60
F1 "file4FE27748.sch" 60
$EndSheet
$Sheet
S 9200 3500 1000 700 
U 4FE276F4
F0 "FPGA_Bank_1" 60
F1 "file4FE276F3.sch" 60
$EndSheet
$Sheet
S 9200 2600 1000 600 
U 4FE276D1
F0 "FPGA_Bank_0" 60
F1 "file4FE276D0.sch" 60
$EndSheet
$Sheet
S 9200 1600 1000 500 
U 4FE2765E
F0 "FPGA_Power_Ground_MISC" 60
F1 "file4FE2765D.sch" 60
$EndSheet
$EndSCHEMATC
