Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Mar 16 14:43:22 2022
| Host         : PC-637 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: fdiv/clkl_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.266        0.000                      0                   65        0.105        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.266        0.000                      0                   65        0.105        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 fdiv/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 2.101ns (40.070%)  route 3.142ns (59.930%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.193    fdiv/CLK100MHZ
    SLICE_X1Y49          FDRE                                         r  fdiv/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  fdiv/count_reg[13]/Q
                         net (fo=2, routed)           0.832     6.481    fdiv/count_reg[13]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.137 r  fdiv/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.138    fdiv/count_reg[0]_i_16_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  fdiv/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.252    fdiv/count_reg[0]_i_15_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  fdiv/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.366    fdiv/count_reg[0]_i_10_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.700 f  fdiv/count_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.504    fdiv/p_0_in[26]
    SLICE_X2Y52          LUT6 (Prop_lut6_I2_O)        0.303     8.807 f  fdiv/count[0]_i_3/O
                         net (fo=1, routed)           0.664     9.471    fdiv/count[0]_i_3_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.595 r  fdiv/count[0]_i_1/O
                         net (fo=33, routed)          0.841    10.436    fdiv/clear
    SLICE_X1Y46          FDRE                                         r  fdiv/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522    14.894    fdiv/CLK100MHZ
    SLICE_X1Y46          FDRE                                         r  fdiv/count_reg[0]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X1Y46          FDRE (Setup_fdre_C_R)       -0.429    14.702    fdiv/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 fdiv/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 2.101ns (40.070%)  route 3.142ns (59.930%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.193    fdiv/CLK100MHZ
    SLICE_X1Y49          FDRE                                         r  fdiv/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  fdiv/count_reg[13]/Q
                         net (fo=2, routed)           0.832     6.481    fdiv/count_reg[13]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.137 r  fdiv/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.138    fdiv/count_reg[0]_i_16_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  fdiv/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.252    fdiv/count_reg[0]_i_15_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  fdiv/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.366    fdiv/count_reg[0]_i_10_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.700 f  fdiv/count_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.504    fdiv/p_0_in[26]
    SLICE_X2Y52          LUT6 (Prop_lut6_I2_O)        0.303     8.807 f  fdiv/count[0]_i_3/O
                         net (fo=1, routed)           0.664     9.471    fdiv/count[0]_i_3_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.595 r  fdiv/count[0]_i_1/O
                         net (fo=33, routed)          0.841    10.436    fdiv/clear
    SLICE_X1Y46          FDRE                                         r  fdiv/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522    14.894    fdiv/CLK100MHZ
    SLICE_X1Y46          FDRE                                         r  fdiv/count_reg[1]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X1Y46          FDRE (Setup_fdre_C_R)       -0.429    14.702    fdiv/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 fdiv/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 2.101ns (40.070%)  route 3.142ns (59.930%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.193    fdiv/CLK100MHZ
    SLICE_X1Y49          FDRE                                         r  fdiv/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  fdiv/count_reg[13]/Q
                         net (fo=2, routed)           0.832     6.481    fdiv/count_reg[13]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.137 r  fdiv/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.138    fdiv/count_reg[0]_i_16_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  fdiv/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.252    fdiv/count_reg[0]_i_15_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  fdiv/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.366    fdiv/count_reg[0]_i_10_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.700 f  fdiv/count_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.504    fdiv/p_0_in[26]
    SLICE_X2Y52          LUT6 (Prop_lut6_I2_O)        0.303     8.807 f  fdiv/count[0]_i_3/O
                         net (fo=1, routed)           0.664     9.471    fdiv/count[0]_i_3_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.595 r  fdiv/count[0]_i_1/O
                         net (fo=33, routed)          0.841    10.436    fdiv/clear
    SLICE_X1Y46          FDRE                                         r  fdiv/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522    14.894    fdiv/CLK100MHZ
    SLICE_X1Y46          FDRE                                         r  fdiv/count_reg[2]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X1Y46          FDRE (Setup_fdre_C_R)       -0.429    14.702    fdiv/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 fdiv/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 2.101ns (40.070%)  route 3.142ns (59.930%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.193    fdiv/CLK100MHZ
    SLICE_X1Y49          FDRE                                         r  fdiv/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  fdiv/count_reg[13]/Q
                         net (fo=2, routed)           0.832     6.481    fdiv/count_reg[13]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.137 r  fdiv/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.138    fdiv/count_reg[0]_i_16_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  fdiv/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.252    fdiv/count_reg[0]_i_15_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  fdiv/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.366    fdiv/count_reg[0]_i_10_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.700 f  fdiv/count_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.504    fdiv/p_0_in[26]
    SLICE_X2Y52          LUT6 (Prop_lut6_I2_O)        0.303     8.807 f  fdiv/count[0]_i_3/O
                         net (fo=1, routed)           0.664     9.471    fdiv/count[0]_i_3_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.595 r  fdiv/count[0]_i_1/O
                         net (fo=33, routed)          0.841    10.436    fdiv/clear
    SLICE_X1Y46          FDRE                                         r  fdiv/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522    14.894    fdiv/CLK100MHZ
    SLICE_X1Y46          FDRE                                         r  fdiv/count_reg[3]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X1Y46          FDRE (Setup_fdre_C_R)       -0.429    14.702    fdiv/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 fdiv/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 2.101ns (41.396%)  route 2.974ns (58.604%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.193    fdiv/CLK100MHZ
    SLICE_X1Y49          FDRE                                         r  fdiv/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  fdiv/count_reg[13]/Q
                         net (fo=2, routed)           0.832     6.481    fdiv/count_reg[13]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.137 r  fdiv/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.138    fdiv/count_reg[0]_i_16_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  fdiv/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.252    fdiv/count_reg[0]_i_15_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  fdiv/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.366    fdiv/count_reg[0]_i_10_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.700 f  fdiv/count_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.504    fdiv/p_0_in[26]
    SLICE_X2Y52          LUT6 (Prop_lut6_I2_O)        0.303     8.807 f  fdiv/count[0]_i_3/O
                         net (fo=1, routed)           0.664     9.471    fdiv/count[0]_i_3_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.595 r  fdiv/count[0]_i_1/O
                         net (fo=33, routed)          0.673    10.268    fdiv/clear
    SLICE_X1Y53          FDRE                                         r  fdiv/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.877    fdiv/CLK100MHZ
    SLICE_X1Y53          FDRE                                         r  fdiv/count_reg[28]/C
                         clock pessimism              0.180    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X1Y53          FDRE (Setup_fdre_C_R)       -0.429    14.593    fdiv/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 fdiv/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 2.101ns (41.396%)  route 2.974ns (58.604%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.193    fdiv/CLK100MHZ
    SLICE_X1Y49          FDRE                                         r  fdiv/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  fdiv/count_reg[13]/Q
                         net (fo=2, routed)           0.832     6.481    fdiv/count_reg[13]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.137 r  fdiv/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.138    fdiv/count_reg[0]_i_16_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  fdiv/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.252    fdiv/count_reg[0]_i_15_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  fdiv/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.366    fdiv/count_reg[0]_i_10_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.700 f  fdiv/count_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.504    fdiv/p_0_in[26]
    SLICE_X2Y52          LUT6 (Prop_lut6_I2_O)        0.303     8.807 f  fdiv/count[0]_i_3/O
                         net (fo=1, routed)           0.664     9.471    fdiv/count[0]_i_3_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.595 r  fdiv/count[0]_i_1/O
                         net (fo=33, routed)          0.673    10.268    fdiv/clear
    SLICE_X1Y53          FDRE                                         r  fdiv/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.877    fdiv/CLK100MHZ
    SLICE_X1Y53          FDRE                                         r  fdiv/count_reg[29]/C
                         clock pessimism              0.180    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X1Y53          FDRE (Setup_fdre_C_R)       -0.429    14.593    fdiv/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 fdiv/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 2.101ns (41.396%)  route 2.974ns (58.604%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.193    fdiv/CLK100MHZ
    SLICE_X1Y49          FDRE                                         r  fdiv/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  fdiv/count_reg[13]/Q
                         net (fo=2, routed)           0.832     6.481    fdiv/count_reg[13]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.137 r  fdiv/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.138    fdiv/count_reg[0]_i_16_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  fdiv/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.252    fdiv/count_reg[0]_i_15_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  fdiv/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.366    fdiv/count_reg[0]_i_10_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.700 f  fdiv/count_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.504    fdiv/p_0_in[26]
    SLICE_X2Y52          LUT6 (Prop_lut6_I2_O)        0.303     8.807 f  fdiv/count[0]_i_3/O
                         net (fo=1, routed)           0.664     9.471    fdiv/count[0]_i_3_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.595 r  fdiv/count[0]_i_1/O
                         net (fo=33, routed)          0.673    10.268    fdiv/clear
    SLICE_X1Y53          FDRE                                         r  fdiv/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.877    fdiv/CLK100MHZ
    SLICE_X1Y53          FDRE                                         r  fdiv/count_reg[30]/C
                         clock pessimism              0.180    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X1Y53          FDRE (Setup_fdre_C_R)       -0.429    14.593    fdiv/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 fdiv/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 2.101ns (41.396%)  route 2.974ns (58.604%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.193    fdiv/CLK100MHZ
    SLICE_X1Y49          FDRE                                         r  fdiv/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  fdiv/count_reg[13]/Q
                         net (fo=2, routed)           0.832     6.481    fdiv/count_reg[13]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.137 r  fdiv/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.138    fdiv/count_reg[0]_i_16_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  fdiv/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.252    fdiv/count_reg[0]_i_15_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  fdiv/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.366    fdiv/count_reg[0]_i_10_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.700 f  fdiv/count_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.504    fdiv/p_0_in[26]
    SLICE_X2Y52          LUT6 (Prop_lut6_I2_O)        0.303     8.807 f  fdiv/count[0]_i_3/O
                         net (fo=1, routed)           0.664     9.471    fdiv/count[0]_i_3_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.595 r  fdiv/count[0]_i_1/O
                         net (fo=33, routed)          0.673    10.268    fdiv/clear
    SLICE_X1Y53          FDRE                                         r  fdiv/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.877    fdiv/CLK100MHZ
    SLICE_X1Y53          FDRE                                         r  fdiv/count_reg[31]/C
                         clock pessimism              0.180    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X1Y53          FDRE (Setup_fdre_C_R)       -0.429    14.593    fdiv/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 fdiv/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.103ns  (logic 2.101ns (41.176%)  route 3.002ns (58.824%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.193    fdiv/CLK100MHZ
    SLICE_X1Y49          FDRE                                         r  fdiv/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  fdiv/count_reg[13]/Q
                         net (fo=2, routed)           0.832     6.481    fdiv/count_reg[13]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.137 r  fdiv/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.138    fdiv/count_reg[0]_i_16_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  fdiv/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.252    fdiv/count_reg[0]_i_15_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  fdiv/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.366    fdiv/count_reg[0]_i_10_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.700 f  fdiv/count_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.504    fdiv/p_0_in[26]
    SLICE_X2Y52          LUT6 (Prop_lut6_I2_O)        0.303     8.807 f  fdiv/count[0]_i_3/O
                         net (fo=1, routed)           0.664     9.471    fdiv/count[0]_i_3_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.595 r  fdiv/count[0]_i_1/O
                         net (fo=33, routed)          0.701    10.295    fdiv/clear
    SLICE_X1Y47          FDRE                                         r  fdiv/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.523    14.895    fdiv/CLK100MHZ
    SLICE_X1Y47          FDRE                                         r  fdiv/count_reg[4]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X1Y47          FDRE (Setup_fdre_C_R)       -0.429    14.703    fdiv/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 fdiv/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.103ns  (logic 2.101ns (41.176%)  route 3.002ns (58.824%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.193    fdiv/CLK100MHZ
    SLICE_X1Y49          FDRE                                         r  fdiv/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  fdiv/count_reg[13]/Q
                         net (fo=2, routed)           0.832     6.481    fdiv/count_reg[13]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.137 r  fdiv/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.138    fdiv/count_reg[0]_i_16_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  fdiv/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.252    fdiv/count_reg[0]_i_15_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  fdiv/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.366    fdiv/count_reg[0]_i_10_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.700 f  fdiv/count_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.504    fdiv/p_0_in[26]
    SLICE_X2Y52          LUT6 (Prop_lut6_I2_O)        0.303     8.807 f  fdiv/count[0]_i_3/O
                         net (fo=1, routed)           0.664     9.471    fdiv/count[0]_i_3_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.595 r  fdiv/count[0]_i_1/O
                         net (fo=33, routed)          0.701    10.295    fdiv/clear
    SLICE_X1Y47          FDRE                                         r  fdiv/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.523    14.895    fdiv/CLK100MHZ
    SLICE_X1Y47          FDRE                                         r  fdiv/count_reg[5]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X1Y47          FDRE (Setup_fdre_C_R)       -0.429    14.703    fdiv/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  4.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 fdiv/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    fdiv/CLK100MHZ
    SLICE_X1Y49          FDRE                                         r  fdiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  fdiv/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.771    fdiv/count_reg[15]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  fdiv/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    fdiv/count_reg[12]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.986 r  fdiv/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    fdiv/count_reg[16]_i_1_n_7
    SLICE_X1Y50          FDRE                                         r  fdiv/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    fdiv/CLK100MHZ
    SLICE_X1Y50          FDRE                                         r  fdiv/count_reg[16]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    fdiv/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fdiv/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    fdiv/CLK100MHZ
    SLICE_X1Y49          FDRE                                         r  fdiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  fdiv/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.771    fdiv/count_reg[15]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  fdiv/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    fdiv/count_reg[12]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.997 r  fdiv/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.997    fdiv/count_reg[16]_i_1_n_5
    SLICE_X1Y50          FDRE                                         r  fdiv/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    fdiv/CLK100MHZ
    SLICE_X1Y50          FDRE                                         r  fdiv/count_reg[18]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    fdiv/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 fdiv/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    fdiv/CLK100MHZ
    SLICE_X1Y49          FDRE                                         r  fdiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  fdiv/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.771    fdiv/count_reg[15]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  fdiv/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    fdiv/count_reg[12]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.022 r  fdiv/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.022    fdiv/count_reg[16]_i_1_n_6
    SLICE_X1Y50          FDRE                                         r  fdiv/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    fdiv/CLK100MHZ
    SLICE_X1Y50          FDRE                                         r  fdiv/count_reg[17]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    fdiv/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 fdiv/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    fdiv/CLK100MHZ
    SLICE_X1Y49          FDRE                                         r  fdiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  fdiv/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.771    fdiv/count_reg[15]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  fdiv/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    fdiv/count_reg[12]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.022 r  fdiv/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.022    fdiv/count_reg[16]_i_1_n_4
    SLICE_X1Y50          FDRE                                         r  fdiv/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    fdiv/CLK100MHZ
    SLICE_X1Y50          FDRE                                         r  fdiv/count_reg[19]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    fdiv/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 fdiv/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.689%)  route 0.120ns (23.311%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    fdiv/CLK100MHZ
    SLICE_X1Y49          FDRE                                         r  fdiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  fdiv/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.771    fdiv/count_reg[15]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  fdiv/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    fdiv/count_reg[12]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  fdiv/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.971    fdiv/count_reg[16]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.025 r  fdiv/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.025    fdiv/count_reg[20]_i_1_n_7
    SLICE_X1Y51          FDRE                                         r  fdiv/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    fdiv/CLK100MHZ
    SLICE_X1Y51          FDRE                                         r  fdiv/count_reg[20]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    fdiv/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 fdiv/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.178%)  route 0.120ns (22.822%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    fdiv/CLK100MHZ
    SLICE_X1Y49          FDRE                                         r  fdiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  fdiv/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.771    fdiv/count_reg[15]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  fdiv/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    fdiv/count_reg[12]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  fdiv/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.971    fdiv/count_reg[16]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.036 r  fdiv/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.036    fdiv/count_reg[20]_i_1_n_5
    SLICE_X1Y51          FDRE                                         r  fdiv/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    fdiv/CLK100MHZ
    SLICE_X1Y51          FDRE                                         r  fdiv/count_reg[22]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    fdiv/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 fdiv/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.215%)  route 0.120ns (21.785%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    fdiv/CLK100MHZ
    SLICE_X1Y49          FDRE                                         r  fdiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  fdiv/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.771    fdiv/count_reg[15]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  fdiv/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    fdiv/count_reg[12]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  fdiv/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.971    fdiv/count_reg[16]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.061 r  fdiv/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.061    fdiv/count_reg[20]_i_1_n_6
    SLICE_X1Y51          FDRE                                         r  fdiv/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    fdiv/CLK100MHZ
    SLICE_X1Y51          FDRE                                         r  fdiv/count_reg[21]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    fdiv/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 fdiv/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.215%)  route 0.120ns (21.785%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    fdiv/CLK100MHZ
    SLICE_X1Y49          FDRE                                         r  fdiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  fdiv/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.771    fdiv/count_reg[15]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  fdiv/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    fdiv/count_reg[12]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  fdiv/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.971    fdiv/count_reg[16]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.061 r  fdiv/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.061    fdiv/count_reg[20]_i_1_n_4
    SLICE_X1Y51          FDRE                                         r  fdiv/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    fdiv/CLK100MHZ
    SLICE_X1Y51          FDRE                                         r  fdiv/count_reg[23]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    fdiv/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 fdiv/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.334%)  route 0.120ns (21.666%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    fdiv/CLK100MHZ
    SLICE_X1Y49          FDRE                                         r  fdiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  fdiv/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.771    fdiv/count_reg[15]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  fdiv/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    fdiv/count_reg[12]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  fdiv/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.971    fdiv/count_reg[16]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.010 r  fdiv/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.010    fdiv/count_reg[20]_i_1_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.064 r  fdiv/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.064    fdiv/count_reg[24]_i_1_n_7
    SLICE_X1Y52          FDRE                                         r  fdiv/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    fdiv/CLK100MHZ
    SLICE_X1Y52          FDRE                                         r  fdiv/count_reg[24]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y52          FDRE (Hold_fdre_C_D)         0.105     1.881    fdiv/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 fdiv/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.444ns (78.756%)  route 0.120ns (21.244%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    fdiv/CLK100MHZ
    SLICE_X1Y49          FDRE                                         r  fdiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  fdiv/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.771    fdiv/count_reg[15]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  fdiv/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    fdiv/count_reg[12]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  fdiv/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.971    fdiv/count_reg[16]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.010 r  fdiv/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.010    fdiv/count_reg[20]_i_1_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.075 r  fdiv/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.075    fdiv/count_reg[24]_i_1_n_5
    SLICE_X1Y52          FDRE                                         r  fdiv/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    fdiv/CLK100MHZ
    SLICE_X1Y52          FDRE                                         r  fdiv/count_reg[26]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y52          FDRE (Hold_fdre_C_D)         0.105     1.881    fdiv/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y49     fdiv/clkl_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y46     fdiv/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y48     fdiv/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y48     fdiv/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y49     fdiv/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y49     fdiv/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y49     fdiv/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y49     fdiv/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y50     fdiv/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49     fdiv/clkl_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46     fdiv/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y48     fdiv/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y48     fdiv/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     fdiv/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     fdiv/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     fdiv/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     fdiv/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46     fdiv/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46     fdiv/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46     fdiv/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y50     fdiv/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y50     fdiv/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y50     fdiv/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y50     fdiv/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46     fdiv/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     fdiv/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     fdiv/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     fdiv/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     fdiv/count_reg[23]/C



