[file:.\..\RD1171\source\Verilog\i2s_rx.v]
Enabled=1
[file:.\..\RD1171\source\Verilog\i2s_tx.v]
Enabled=1
[file:.\..\RD1171\source\Verilog\I2S_Controller.v]
Enabled=1
[file:.\..\RD1171\testbench\Verilog\I2S_Controller_tb.v]
Enabled=1
[file:.\..\RD1171\testbench\Verilog\tasks.v]
Enabled=1
[file:.\..\RD1171\testbench\Verilog\testcase.v]
Enabled=1
[View]
Entity=I2S_Controller_tb
Architecture=
TopLevelType=3
