Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Thu Aug 29 15:12:12 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt spin_clock_impl_1.twr spin_clock_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock tlc_sclk_I_0/lscc_pll_inst/clk_in_c
        2.2  Clock sys_clk
        2.3  Clock tlc_sclk_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
            4.1.2  Setup Path Details For Constraint: create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 
            4.1.3  Setup Path Details For Constraint: create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
            4.2.2  Hold Path Details For Constraint: create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 
            4.2.3  Hold Path Details For Constraint: create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 
create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "tlc_sclk_I_0/lscc_pll_inst/clk_in_c"
=======================
create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]

Single Clock Domain
--------------------------------------------------------------------------------------------------------
Clock tlc_sclk_I_0/lscc_pll_inst/clk_in_c|                    |       Period       |     Frequency      
--------------------------------------------------------------------------------------------------------
 From tlc_sclk_I_0/lscc_pll_inst/clk_in_c|             Target |          83.333 ns |         12.000 MHz 
                                         | Actual (all paths) |           1.340 ns |        746.269 MHz 
--------------------------------------------------------------------------------------------------------

Clock Domain Crossing
-------------------------------------------------------------------------------------------------------
Clock tlc_sclk_I_0/lscc_pll_inst/clk_in_c|   Worst Time Between Edges   |           Comment            
-------------------------------------------------------------------------------------------------------
 From sys_clk                            |                         ---- |                      No path 
 From tlc_sclk_c                         |                         ---- |                      No path 
-------------------------------------------------------------------------------------------------------

2.2 Clock "sys_clk"
=======================
create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock sys_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From sys_clk                           |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          37.318 ns |         26.797 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock sys_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From tlc_sclk_I_0/lscc_pll_inst/clk_in_c                                                              
                                        |                         ---- |                      No path 
 From tlc_sclk_c                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "tlc_sclk_c"
=======================
create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock tlc_sclk_c            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From tlc_sclk_c                        |             Target |          30.303 ns |         33.000 MHz 
                                        | Actual (all paths) |          60.248 ns |         16.598 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock tlc_sclk_c            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From tlc_sclk_I_0/lscc_pll_inst/clk_in_c                                                              
                                        |                         ---- |                      No path 
 From sys_clk                           |                     1.893 ns |            slack = -4.142 ns 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 97.8836%

3.1.2  Timing Errors
---------------------
Timing Errors: 1130 endpoints (setup), 1 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 15904.534 ns (setup), 2.772 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {tlc_sclk_I_0/lscc_p                                                                                                    
ll_inst/clk_in_c} -period 83.3333333333                                                                                                    
333 [get_nets clk_in_c]                 |    -----    |    -----    |   ---- |    1.340 ns | 746.269 MHz |        0       |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {sys_clk} -period 20                                                                                                    
.8333 [get_pins {OSCInst0/CLKHF }]      |   20.833 ns |  -16.485 ns |   48   |   37.319 ns |  26.796 MHz |       116      |       25       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {tlc_sclk_                                                                                                    
c} -source [get_pins {tlc_sclk_I_0/lscc                                                                                                    
_pll_inst/u_PLL_B/REFERENCECLK}] -multi                                                                                                    
ply_by 11 -divide_by 4 [get_pins {tlc_s                                                                                                    
clk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }                                                                                                    
]                                       |   30.303 ns |  -29.945 ns |   14   |   60.249 ns |  16.598 MHz |      1659      |      1105      
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tlc0/data_i0_i317/SR                     |  -29.946 ns 
tlc0/data_i0_i307/SR                     |  -29.866 ns 
tlc0/data_i0_i316/SR                     |  -29.866 ns 
tlc0/data_i0_i313/SR                     |  -29.350 ns 
tlc0/data_i0_i318/SR                     |  -29.309 ns 
tlc0/data_i0_i312/SR                     |  -29.270 ns 
tlc0/data_i0_i306/SR                     |  -29.270 ns 
tlc0/data_i0_i305/SR                     |  -28.754 ns 
tlc0/data_i0_i315/SR                     |  -28.674 ns 
tlc0/data_i0_i374/SR                     |  -28.581 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|        1130 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {tlc_sclk_I_0/lscc_p                                                                                                    
ll_inst/clk_in_c} -period 83.3333333333                                                                                                    
333 [get_nets clk_in_c]                 |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {sys_clk} -period 20                                                                                                    
.8333 [get_pins {OSCInst0/CLKHF }]      |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       116      |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {tlc_sclk_                                                                                                    
c} -source [get_pins {tlc_sclk_I_0/lscc                                                                                                    
_pll_inst/u_PLL_B/REFERENCECLK}] -multi                                                                                                    
ply_by 11 -divide_by 4 [get_pins {tlc_s                                                                                                    
clk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }                                                                                                    
]                                       |    0.000 ns |   -2.772 ns |    2   |        ---- |        ---- |      1659      |        1       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tlc0/line_cdc_i0/D                       |   -2.772 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i9/D              
                                         |    0.009 ns 
{tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i10/SR   tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i9/SR}              
                                         |    0.103 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/empty_r/SR              
                                         |    0.209 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/aempty_flag_impl.aempty_flag_r/SR              
                                         |    0.209 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i5/D              
                                         |    0.314 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i11/D              
                                         |    0.314 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i11/D              
                                         |    0.367 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i6/D              
                                         |    0.367 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i4/D              
                                         |    0.910 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           1 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
tlc0/sout/PADDO                         |          No required time
tlc0/lat/Q                              |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i10/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i5/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i2/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i9/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i7/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i3/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i1/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i6/Q                           
                                        |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        10
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
frame_cdc_i0_i0/PADDI                   |           No arrival time
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR4                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR4                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR0                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR0                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR3                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR3                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR8                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR8                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR6                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        39
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
smi_data_pi[7]                          |                     input
frame_sync_pi                           |                     input
clk_in                                  |                     input
smi_data_pi[5]                          |                     input
smi_data_pi[6]                          |                     input
smi_nwe_pi                              |                     input
smi_data_pi[2]                          |                     input
smi_data_pi[1]                          |                     input
smi_data_pi[4]                          |                     input
smi_data_pi[3]                          |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
wr_grey_sync_r_i3                       |                  No Clock
wr_grey_sync_r_i5                       |                  No Clock
wr_grey_sync_r_i9                       |                  No Clock
wr_grey_sync_r_i10                      |                  No Clock
wr_grey_sync_r_i7                       |                  No Clock
wr_grey_sync_r_i6                       |                  No Clock
wr_grey_sync_r_i2                       |                  No Clock
wr_grey_sync_r_i1                       |                  No Clock
wr_addr_r_i0                            |                  No Clock
wr_addr_r_i3                            |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       137
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : EBR
MPW Pin          : RCLK
MPW Period       : 1.34 ns
Clock Period     : 83.3333 ns
Period margin    : 81.9933 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 
----------------------------------------------------------------------
116 endpoints scored, 25 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.003333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i1/Q
Path End         : line_time_counter_res1_i0_i23/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 48
Delay Ratio      : 48.2% (route), 51.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -16.485 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   26.144

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.510
+ Data Path Delay                           37.120
-----------------------------------------   ------
End-of-path arrival time( ns )              42.630

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{line_time_i0_i0/CK   line_time_i0_i1/CK}->line_time_i0_i1/Q
                                          SLICE_R2C21B    CLK_TO_Q1_DELAY      1.391         6.901  3       
line_time[1]                                              NET DELAY            3.338        10.239  1       
line_time_23__I_0_i4_4_lut/C->line_time_23__I_0_i4_4_lut/Z
                                          SLICE_R2C26A    A0_TO_F0_DELAY       0.477        10.716  1       
n4                                                        NET DELAY            0.305        11.021  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          SLICE_R2C26A    C1_TO_F1_DELAY       0.477        11.498  1       
n6                                                        NET DELAY            0.305        11.803  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          SLICE_R2C26B    C0_TO_F0_DELAY       0.477        12.280  1       
n8                                                        NET DELAY            0.305        12.585  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          SLICE_R2C26B    C1_TO_F1_DELAY       0.477        13.062  1       
n10                                                       NET DELAY            0.305        13.367  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          SLICE_R2C26C    C0_TO_F0_DELAY       0.477        13.844  1       
n12                                                       NET DELAY            0.305        14.149  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          SLICE_R2C26C    C1_TO_F1_DELAY       0.477        14.626  1       
n14                                                       NET DELAY            0.305        14.931  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          SLICE_R2C26D    C0_TO_F0_DELAY       0.477        15.408  1       
n16                                                       NET DELAY            0.305        15.713  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          SLICE_R2C26D    C1_TO_F1_DELAY       0.477        16.190  1       
n18                                                       NET DELAY            0.305        16.495  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          SLICE_R2C27A    C0_TO_F0_DELAY       0.477        16.972  1       
n20                                                       NET DELAY            0.305        17.277  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          SLICE_R2C27A    C1_TO_F1_DELAY       0.477        17.754  1       
n22                                                       NET DELAY            0.305        18.059  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          SLICE_R2C27B    C0_TO_F0_DELAY       0.477        18.536  1       
n24                                                       NET DELAY            0.305        18.841  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          SLICE_R2C27B    C1_TO_F1_DELAY       0.477        19.318  1       
n26                                                       NET DELAY            0.305        19.623  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          SLICE_R2C27C    C0_TO_F0_DELAY       0.477        20.100  1       
n28                                                       NET DELAY            0.305        20.405  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          SLICE_R2C27C    C1_TO_F1_DELAY       0.477        20.882  1       
n30                                                       NET DELAY            0.305        21.187  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          SLICE_R2C27D    C0_TO_F0_DELAY       0.477        21.664  1       
n32                                                       NET DELAY            0.305        21.969  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          SLICE_R2C27D    C1_TO_F1_DELAY       0.477        22.446  1       
n34                                                       NET DELAY            0.305        22.751  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          SLICE_R2C28A    C0_TO_F0_DELAY       0.477        23.228  1       
n36                                                       NET DELAY            0.305        23.533  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          SLICE_R2C28A    C1_TO_F1_DELAY       0.477        24.010  1       
n38                                                       NET DELAY            0.305        24.315  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          SLICE_R2C28B    C0_TO_F0_DELAY       0.477        24.792  1       
n40                                                       NET DELAY            0.305        25.097  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          SLICE_R2C28B    C1_TO_F1_DELAY       0.477        25.574  1       
n42                                                       NET DELAY            0.305        25.879  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          SLICE_R2C28C    C0_TO_F0_DELAY       0.477        26.356  1       
n44                                                       NET DELAY            0.305        26.661  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          SLICE_R2C28C    C1_TO_F1_DELAY       0.450        27.111  25      
n46                                                       NET DELAY            2.172        29.283  1       
i131696_2_lut/A->i131696_2_lut/Z          SLICE_R3C29D    D0_TO_F0_DELAY       0.450        29.733  1       
n45094                                                    NET DELAY            3.629        33.362  1       
add_139727_1/C1->add_139727_1/CO1         SLICE_R3C26A    C1_TO_COUT1_DELAY    0.344        33.706  2       
n166746                                                   NET DELAY            0.000        33.706  1       
add_139727_3/CI0->add_139727_3/CO0        SLICE_R3C26B    CIN0_TO_COUT0_DELAY  0.278        33.984  2       
n178661                                                   NET DELAY            0.000        33.984  1       
add_139727_3/CI1->add_139727_3/CO1        SLICE_R3C26B    CIN1_TO_COUT1_DELAY  0.278        34.262  2       
n166748                                                   NET DELAY            0.000        34.262  1       
add_139727_5/CI0->add_139727_5/CO0        SLICE_R3C26C    CIN0_TO_COUT0_DELAY  0.278        34.540  2       
n178664                                                   NET DELAY            0.000        34.540  1       
add_139727_5/CI1->add_139727_5/CO1        SLICE_R3C26C    CIN1_TO_COUT1_DELAY  0.278        34.818  2       
n166750                                                   NET DELAY            0.000        34.818  1       
add_139727_7/CI0->add_139727_7/CO0        SLICE_R3C26D    CIN0_TO_COUT0_DELAY  0.278        35.096  2       
n178667                                                   NET DELAY            0.000        35.096  1       
add_139727_7/CI1->add_139727_7/CO1        SLICE_R3C26D    CIN1_TO_COUT1_DELAY  0.278        35.374  2       
n166752                                                   NET DELAY            0.556        35.930  1       
add_139727_9/CI0->add_139727_9/CO0        SLICE_R3C27A    CIN0_TO_COUT0_DELAY  0.278        36.208  2       
n178670                                                   NET DELAY            0.000        36.208  1       
add_139727_9/CI1->add_139727_9/CO1        SLICE_R3C27A    CIN1_TO_COUT1_DELAY  0.278        36.486  2       
n166754                                                   NET DELAY            0.000        36.486  1       
add_139727_11/CI0->add_139727_11/CO0      SLICE_R3C27B    CIN0_TO_COUT0_DELAY  0.278        36.764  2       
n178673                                                   NET DELAY            0.000        36.764  1       
add_139727_11/CI1->add_139727_11/CO1      SLICE_R3C27B    CIN1_TO_COUT1_DELAY  0.278        37.042  2       
n166756                                                   NET DELAY            0.000        37.042  1       
add_139727_13/CI0->add_139727_13/CO0      SLICE_R3C27C    CIN0_TO_COUT0_DELAY  0.278        37.320  2       
n178676                                                   NET DELAY            0.000        37.320  1       
add_139727_13/CI1->add_139727_13/CO1      SLICE_R3C27C    CIN1_TO_COUT1_DELAY  0.278        37.598  2       
n166758                                                   NET DELAY            0.000        37.598  1       
add_139727_15/CI0->add_139727_15/CO0      SLICE_R3C27D    CIN0_TO_COUT0_DELAY  0.278        37.876  2       
n178679                                                   NET DELAY            0.000        37.876  1       
add_139727_15/CI1->add_139727_15/CO1      SLICE_R3C27D    CIN1_TO_COUT1_DELAY  0.278        38.154  2       
n166760                                                   NET DELAY            0.556        38.710  1       
add_139727_17/CI0->add_139727_17/CO0      SLICE_R3C28A    CIN0_TO_COUT0_DELAY  0.278        38.988  2       
n178682                                                   NET DELAY            0.000        38.988  1       
add_139727_17/CI1->add_139727_17/CO1      SLICE_R3C28A    CIN1_TO_COUT1_DELAY  0.278        39.266  2       
n166762                                                   NET DELAY            0.000        39.266  1       
add_139727_19/CI0->add_139727_19/CO0      SLICE_R3C28B    CIN0_TO_COUT0_DELAY  0.278        39.544  2       
n178685                                                   NET DELAY            0.000        39.544  1       
add_139727_19/CI1->add_139727_19/CO1      SLICE_R3C28B    CIN1_TO_COUT1_DELAY  0.278        39.822  2       
n166764                                                   NET DELAY            0.000        39.822  1       
add_139727_21/CI0->add_139727_21/CO0      SLICE_R3C28C    CIN0_TO_COUT0_DELAY  0.278        40.100  2       
n178697                                                   NET DELAY            0.000        40.100  1       
add_139727_21/CI1->add_139727_21/CO1      SLICE_R3C28C    CIN1_TO_COUT1_DELAY  0.278        40.378  2       
n166766                                                   NET DELAY            0.000        40.378  1       
add_139727_23/CI0->add_139727_23/CO0      SLICE_R3C28D    CIN0_TO_COUT0_DELAY  0.278        40.656  2       
n178700                                                   NET DELAY            0.000        40.656  1       
add_139727_23/CI1->add_139727_23/CO1      SLICE_R3C28D    CIN1_TO_COUT1_DELAY  0.278        40.934  2       
n166768                                                   NET DELAY            1.219        42.153  1       
add_139727_25/D0->add_139727_25/S0        SLICE_R3C29A    D0_TO_F0_DELAY       0.477        42.630  1       
n107_adj_50945                                            NET DELAY            0.000        42.630  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i1/Q
Path End         : line_time_counter_res1_i0_i21/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 46
Delay Ratio      : 48.1% (route), 51.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -15.372 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   26.144

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.510
+ Data Path Delay                           36.007
-----------------------------------------   ------
End-of-path arrival time( ns )              41.517

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{line_time_i0_i0/CK   line_time_i0_i1/CK}->line_time_i0_i1/Q
                                          SLICE_R2C21B    CLK_TO_Q1_DELAY      1.391         6.901  3       
line_time[1]                                              NET DELAY            3.338        10.239  1       
line_time_23__I_0_i4_4_lut/C->line_time_23__I_0_i4_4_lut/Z
                                          SLICE_R2C26A    A0_TO_F0_DELAY       0.477        10.716  1       
n4                                                        NET DELAY            0.305        11.021  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          SLICE_R2C26A    C1_TO_F1_DELAY       0.477        11.498  1       
n6                                                        NET DELAY            0.305        11.803  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          SLICE_R2C26B    C0_TO_F0_DELAY       0.477        12.280  1       
n8                                                        NET DELAY            0.305        12.585  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          SLICE_R2C26B    C1_TO_F1_DELAY       0.477        13.062  1       
n10                                                       NET DELAY            0.305        13.367  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          SLICE_R2C26C    C0_TO_F0_DELAY       0.477        13.844  1       
n12                                                       NET DELAY            0.305        14.149  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          SLICE_R2C26C    C1_TO_F1_DELAY       0.477        14.626  1       
n14                                                       NET DELAY            0.305        14.931  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          SLICE_R2C26D    C0_TO_F0_DELAY       0.477        15.408  1       
n16                                                       NET DELAY            0.305        15.713  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          SLICE_R2C26D    C1_TO_F1_DELAY       0.477        16.190  1       
n18                                                       NET DELAY            0.305        16.495  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          SLICE_R2C27A    C0_TO_F0_DELAY       0.477        16.972  1       
n20                                                       NET DELAY            0.305        17.277  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          SLICE_R2C27A    C1_TO_F1_DELAY       0.477        17.754  1       
n22                                                       NET DELAY            0.305        18.059  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          SLICE_R2C27B    C0_TO_F0_DELAY       0.477        18.536  1       
n24                                                       NET DELAY            0.305        18.841  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          SLICE_R2C27B    C1_TO_F1_DELAY       0.477        19.318  1       
n26                                                       NET DELAY            0.305        19.623  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          SLICE_R2C27C    C0_TO_F0_DELAY       0.477        20.100  1       
n28                                                       NET DELAY            0.305        20.405  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          SLICE_R2C27C    C1_TO_F1_DELAY       0.477        20.882  1       
n30                                                       NET DELAY            0.305        21.187  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          SLICE_R2C27D    C0_TO_F0_DELAY       0.477        21.664  1       
n32                                                       NET DELAY            0.305        21.969  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          SLICE_R2C27D    C1_TO_F1_DELAY       0.477        22.446  1       
n34                                                       NET DELAY            0.305        22.751  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          SLICE_R2C28A    C0_TO_F0_DELAY       0.477        23.228  1       
n36                                                       NET DELAY            0.305        23.533  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          SLICE_R2C28A    C1_TO_F1_DELAY       0.477        24.010  1       
n38                                                       NET DELAY            0.305        24.315  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          SLICE_R2C28B    C0_TO_F0_DELAY       0.477        24.792  1       
n40                                                       NET DELAY            0.305        25.097  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          SLICE_R2C28B    C1_TO_F1_DELAY       0.477        25.574  1       
n42                                                       NET DELAY            0.305        25.879  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          SLICE_R2C28C    C0_TO_F0_DELAY       0.477        26.356  1       
n44                                                       NET DELAY            0.305        26.661  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          SLICE_R2C28C    C1_TO_F1_DELAY       0.450        27.111  25      
n46                                                       NET DELAY            2.172        29.283  1       
i131696_2_lut/A->i131696_2_lut/Z          SLICE_R3C29D    D0_TO_F0_DELAY       0.450        29.733  1       
n45094                                                    NET DELAY            3.629        33.362  1       
add_139727_1/C1->add_139727_1/CO1         SLICE_R3C26A    C1_TO_COUT1_DELAY    0.344        33.706  2       
n166746                                                   NET DELAY            0.000        33.706  1       
add_139727_3/CI0->add_139727_3/CO0        SLICE_R3C26B    CIN0_TO_COUT0_DELAY  0.278        33.984  2       
n178661                                                   NET DELAY            0.000        33.984  1       
add_139727_3/CI1->add_139727_3/CO1        SLICE_R3C26B    CIN1_TO_COUT1_DELAY  0.278        34.262  2       
n166748                                                   NET DELAY            0.000        34.262  1       
add_139727_5/CI0->add_139727_5/CO0        SLICE_R3C26C    CIN0_TO_COUT0_DELAY  0.278        34.540  2       
n178664                                                   NET DELAY            0.000        34.540  1       
add_139727_5/CI1->add_139727_5/CO1        SLICE_R3C26C    CIN1_TO_COUT1_DELAY  0.278        34.818  2       
n166750                                                   NET DELAY            0.000        34.818  1       
add_139727_7/CI0->add_139727_7/CO0        SLICE_R3C26D    CIN0_TO_COUT0_DELAY  0.278        35.096  2       
n178667                                                   NET DELAY            0.000        35.096  1       
add_139727_7/CI1->add_139727_7/CO1        SLICE_R3C26D    CIN1_TO_COUT1_DELAY  0.278        35.374  2       
n166752                                                   NET DELAY            0.556        35.930  1       
add_139727_9/CI0->add_139727_9/CO0        SLICE_R3C27A    CIN0_TO_COUT0_DELAY  0.278        36.208  2       
n178670                                                   NET DELAY            0.000        36.208  1       
add_139727_9/CI1->add_139727_9/CO1        SLICE_R3C27A    CIN1_TO_COUT1_DELAY  0.278        36.486  2       
n166754                                                   NET DELAY            0.000        36.486  1       
add_139727_11/CI0->add_139727_11/CO0      SLICE_R3C27B    CIN0_TO_COUT0_DELAY  0.278        36.764  2       
n178673                                                   NET DELAY            0.000        36.764  1       
add_139727_11/CI1->add_139727_11/CO1      SLICE_R3C27B    CIN1_TO_COUT1_DELAY  0.278        37.042  2       
n166756                                                   NET DELAY            0.000        37.042  1       
add_139727_13/CI0->add_139727_13/CO0      SLICE_R3C27C    CIN0_TO_COUT0_DELAY  0.278        37.320  2       
n178676                                                   NET DELAY            0.000        37.320  1       
add_139727_13/CI1->add_139727_13/CO1      SLICE_R3C27C    CIN1_TO_COUT1_DELAY  0.278        37.598  2       
n166758                                                   NET DELAY            0.000        37.598  1       
add_139727_15/CI0->add_139727_15/CO0      SLICE_R3C27D    CIN0_TO_COUT0_DELAY  0.278        37.876  2       
n178679                                                   NET DELAY            0.000        37.876  1       
add_139727_15/CI1->add_139727_15/CO1      SLICE_R3C27D    CIN1_TO_COUT1_DELAY  0.278        38.154  2       
n166760                                                   NET DELAY            0.556        38.710  1       
add_139727_17/CI0->add_139727_17/CO0      SLICE_R3C28A    CIN0_TO_COUT0_DELAY  0.278        38.988  2       
n178682                                                   NET DELAY            0.000        38.988  1       
add_139727_17/CI1->add_139727_17/CO1      SLICE_R3C28A    CIN1_TO_COUT1_DELAY  0.278        39.266  2       
n166762                                                   NET DELAY            0.000        39.266  1       
add_139727_19/CI0->add_139727_19/CO0      SLICE_R3C28B    CIN0_TO_COUT0_DELAY  0.278        39.544  2       
n178685                                                   NET DELAY            0.000        39.544  1       
add_139727_19/CI1->add_139727_19/CO1      SLICE_R3C28B    CIN1_TO_COUT1_DELAY  0.278        39.822  2       
n166764                                                   NET DELAY            0.000        39.822  1       
add_139727_21/CI0->add_139727_21/CO0      SLICE_R3C28C    CIN0_TO_COUT0_DELAY  0.278        40.100  2       
n178697                                                   NET DELAY            0.000        40.100  1       
add_139727_21/CI1->add_139727_21/CO1      SLICE_R3C28C    CIN1_TO_COUT1_DELAY  0.278        40.378  2       
n166766                                                   NET DELAY            0.662        41.040  1       
add_139727_23/D0->add_139727_23/S0        SLICE_R3C28D    D0_TO_F0_DELAY       0.477        41.517  1       
n109_adj_50947                                            NET DELAY            0.000        41.517  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i1/Q
Path End         : line_time_counter_res1_i0_i22/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 47
Delay Ratio      : 46.8% (route), 53.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -14.988 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   26.144

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.510
+ Data Path Delay                           35.623
-----------------------------------------   ------
End-of-path arrival time( ns )              41.133

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{line_time_i0_i0/CK   line_time_i0_i1/CK}->line_time_i0_i1/Q
                                          SLICE_R2C21B    CLK_TO_Q1_DELAY      1.391         6.901  3       
line_time[1]                                              NET DELAY            3.338        10.239  1       
line_time_23__I_0_i4_4_lut/C->line_time_23__I_0_i4_4_lut/Z
                                          SLICE_R2C26A    A0_TO_F0_DELAY       0.477        10.716  1       
n4                                                        NET DELAY            0.305        11.021  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          SLICE_R2C26A    C1_TO_F1_DELAY       0.477        11.498  1       
n6                                                        NET DELAY            0.305        11.803  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          SLICE_R2C26B    C0_TO_F0_DELAY       0.477        12.280  1       
n8                                                        NET DELAY            0.305        12.585  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          SLICE_R2C26B    C1_TO_F1_DELAY       0.477        13.062  1       
n10                                                       NET DELAY            0.305        13.367  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          SLICE_R2C26C    C0_TO_F0_DELAY       0.477        13.844  1       
n12                                                       NET DELAY            0.305        14.149  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          SLICE_R2C26C    C1_TO_F1_DELAY       0.477        14.626  1       
n14                                                       NET DELAY            0.305        14.931  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          SLICE_R2C26D    C0_TO_F0_DELAY       0.477        15.408  1       
n16                                                       NET DELAY            0.305        15.713  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          SLICE_R2C26D    C1_TO_F1_DELAY       0.477        16.190  1       
n18                                                       NET DELAY            0.305        16.495  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          SLICE_R2C27A    C0_TO_F0_DELAY       0.477        16.972  1       
n20                                                       NET DELAY            0.305        17.277  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          SLICE_R2C27A    C1_TO_F1_DELAY       0.477        17.754  1       
n22                                                       NET DELAY            0.305        18.059  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          SLICE_R2C27B    C0_TO_F0_DELAY       0.477        18.536  1       
n24                                                       NET DELAY            0.305        18.841  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          SLICE_R2C27B    C1_TO_F1_DELAY       0.477        19.318  1       
n26                                                       NET DELAY            0.305        19.623  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          SLICE_R2C27C    C0_TO_F0_DELAY       0.477        20.100  1       
n28                                                       NET DELAY            0.305        20.405  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          SLICE_R2C27C    C1_TO_F1_DELAY       0.477        20.882  1       
n30                                                       NET DELAY            0.305        21.187  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          SLICE_R2C27D    C0_TO_F0_DELAY       0.477        21.664  1       
n32                                                       NET DELAY            0.305        21.969  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          SLICE_R2C27D    C1_TO_F1_DELAY       0.477        22.446  1       
n34                                                       NET DELAY            0.305        22.751  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          SLICE_R2C28A    C0_TO_F0_DELAY       0.477        23.228  1       
n36                                                       NET DELAY            0.305        23.533  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          SLICE_R2C28A    C1_TO_F1_DELAY       0.477        24.010  1       
n38                                                       NET DELAY            0.305        24.315  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          SLICE_R2C28B    C0_TO_F0_DELAY       0.477        24.792  1       
n40                                                       NET DELAY            0.305        25.097  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          SLICE_R2C28B    C1_TO_F1_DELAY       0.477        25.574  1       
n42                                                       NET DELAY            0.305        25.879  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          SLICE_R2C28C    C0_TO_F0_DELAY       0.477        26.356  1       
n44                                                       NET DELAY            0.305        26.661  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          SLICE_R2C28C    C1_TO_F1_DELAY       0.450        27.111  25      
n46                                                       NET DELAY            2.172        29.283  1       
i131696_2_lut/A->i131696_2_lut/Z          SLICE_R3C29D    D0_TO_F0_DELAY       0.450        29.733  1       
n45094                                                    NET DELAY            3.629        33.362  1       
add_139727_1/C1->add_139727_1/CO1         SLICE_R3C26A    C1_TO_COUT1_DELAY    0.344        33.706  2       
n166746                                                   NET DELAY            0.000        33.706  1       
add_139727_3/CI0->add_139727_3/CO0        SLICE_R3C26B    CIN0_TO_COUT0_DELAY  0.278        33.984  2       
n178661                                                   NET DELAY            0.000        33.984  1       
add_139727_3/CI1->add_139727_3/CO1        SLICE_R3C26B    CIN1_TO_COUT1_DELAY  0.278        34.262  2       
n166748                                                   NET DELAY            0.000        34.262  1       
add_139727_5/CI0->add_139727_5/CO0        SLICE_R3C26C    CIN0_TO_COUT0_DELAY  0.278        34.540  2       
n178664                                                   NET DELAY            0.000        34.540  1       
add_139727_5/CI1->add_139727_5/CO1        SLICE_R3C26C    CIN1_TO_COUT1_DELAY  0.278        34.818  2       
n166750                                                   NET DELAY            0.000        34.818  1       
add_139727_7/CI0->add_139727_7/CO0        SLICE_R3C26D    CIN0_TO_COUT0_DELAY  0.278        35.096  2       
n178667                                                   NET DELAY            0.000        35.096  1       
add_139727_7/CI1->add_139727_7/CO1        SLICE_R3C26D    CIN1_TO_COUT1_DELAY  0.278        35.374  2       
n166752                                                   NET DELAY            0.556        35.930  1       
add_139727_9/CI0->add_139727_9/CO0        SLICE_R3C27A    CIN0_TO_COUT0_DELAY  0.278        36.208  2       
n178670                                                   NET DELAY            0.000        36.208  1       
add_139727_9/CI1->add_139727_9/CO1        SLICE_R3C27A    CIN1_TO_COUT1_DELAY  0.278        36.486  2       
n166754                                                   NET DELAY            0.000        36.486  1       
add_139727_11/CI0->add_139727_11/CO0      SLICE_R3C27B    CIN0_TO_COUT0_DELAY  0.278        36.764  2       
n178673                                                   NET DELAY            0.000        36.764  1       
add_139727_11/CI1->add_139727_11/CO1      SLICE_R3C27B    CIN1_TO_COUT1_DELAY  0.278        37.042  2       
n166756                                                   NET DELAY            0.000        37.042  1       
add_139727_13/CI0->add_139727_13/CO0      SLICE_R3C27C    CIN0_TO_COUT0_DELAY  0.278        37.320  2       
n178676                                                   NET DELAY            0.000        37.320  1       
add_139727_13/CI1->add_139727_13/CO1      SLICE_R3C27C    CIN1_TO_COUT1_DELAY  0.278        37.598  2       
n166758                                                   NET DELAY            0.000        37.598  1       
add_139727_15/CI0->add_139727_15/CO0      SLICE_R3C27D    CIN0_TO_COUT0_DELAY  0.278        37.876  2       
n178679                                                   NET DELAY            0.000        37.876  1       
add_139727_15/CI1->add_139727_15/CO1      SLICE_R3C27D    CIN1_TO_COUT1_DELAY  0.278        38.154  2       
n166760                                                   NET DELAY            0.556        38.710  1       
add_139727_17/CI0->add_139727_17/CO0      SLICE_R3C28A    CIN0_TO_COUT0_DELAY  0.278        38.988  2       
n178682                                                   NET DELAY            0.000        38.988  1       
add_139727_17/CI1->add_139727_17/CO1      SLICE_R3C28A    CIN1_TO_COUT1_DELAY  0.278        39.266  2       
n166762                                                   NET DELAY            0.000        39.266  1       
add_139727_19/CI0->add_139727_19/CO0      SLICE_R3C28B    CIN0_TO_COUT0_DELAY  0.278        39.544  2       
n178685                                                   NET DELAY            0.000        39.544  1       
add_139727_19/CI1->add_139727_19/CO1      SLICE_R3C28B    CIN1_TO_COUT1_DELAY  0.278        39.822  2       
n166764                                                   NET DELAY            0.000        39.822  1       
add_139727_21/CI0->add_139727_21/CO0      SLICE_R3C28C    CIN0_TO_COUT0_DELAY  0.278        40.100  2       
n178697                                                   NET DELAY            0.000        40.100  1       
add_139727_21/CI1->add_139727_21/CO1      SLICE_R3C28C    CIN1_TO_COUT1_DELAY  0.278        40.378  2       
n166766                                                   NET DELAY            0.000        40.378  1       
add_139727_23/CI0->add_139727_23/CO0      SLICE_R3C28D    CIN0_TO_COUT0_DELAY  0.278        40.656  2       
n178700                                                   NET DELAY            0.000        40.656  1       
add_139727_23/D1->add_139727_23/S1        SLICE_R3C28D    D1_TO_F1_DELAY       0.477        41.133  1       
n108_adj_50946                                            NET DELAY            0.000        41.133  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i1/Q
Path End         : line_time_counter_res1_i0_i19/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 44
Delay Ratio      : 48.9% (route), 51.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -14.816 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   26.144

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.510
+ Data Path Delay                           35.451
-----------------------------------------   ------
End-of-path arrival time( ns )              40.961

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{line_time_i0_i0/CK   line_time_i0_i1/CK}->line_time_i0_i1/Q
                                          SLICE_R2C21B    CLK_TO_Q1_DELAY      1.391         6.901  3       
line_time[1]                                              NET DELAY            3.338        10.239  1       
line_time_23__I_0_i4_4_lut/C->line_time_23__I_0_i4_4_lut/Z
                                          SLICE_R2C26A    A0_TO_F0_DELAY       0.477        10.716  1       
n4                                                        NET DELAY            0.305        11.021  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          SLICE_R2C26A    C1_TO_F1_DELAY       0.477        11.498  1       
n6                                                        NET DELAY            0.305        11.803  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          SLICE_R2C26B    C0_TO_F0_DELAY       0.477        12.280  1       
n8                                                        NET DELAY            0.305        12.585  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          SLICE_R2C26B    C1_TO_F1_DELAY       0.477        13.062  1       
n10                                                       NET DELAY            0.305        13.367  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          SLICE_R2C26C    C0_TO_F0_DELAY       0.477        13.844  1       
n12                                                       NET DELAY            0.305        14.149  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          SLICE_R2C26C    C1_TO_F1_DELAY       0.477        14.626  1       
n14                                                       NET DELAY            0.305        14.931  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          SLICE_R2C26D    C0_TO_F0_DELAY       0.477        15.408  1       
n16                                                       NET DELAY            0.305        15.713  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          SLICE_R2C26D    C1_TO_F1_DELAY       0.477        16.190  1       
n18                                                       NET DELAY            0.305        16.495  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          SLICE_R2C27A    C0_TO_F0_DELAY       0.477        16.972  1       
n20                                                       NET DELAY            0.305        17.277  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          SLICE_R2C27A    C1_TO_F1_DELAY       0.477        17.754  1       
n22                                                       NET DELAY            0.305        18.059  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          SLICE_R2C27B    C0_TO_F0_DELAY       0.477        18.536  1       
n24                                                       NET DELAY            0.305        18.841  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          SLICE_R2C27B    C1_TO_F1_DELAY       0.477        19.318  1       
n26                                                       NET DELAY            0.305        19.623  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          SLICE_R2C27C    C0_TO_F0_DELAY       0.477        20.100  1       
n28                                                       NET DELAY            0.305        20.405  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          SLICE_R2C27C    C1_TO_F1_DELAY       0.477        20.882  1       
n30                                                       NET DELAY            0.305        21.187  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          SLICE_R2C27D    C0_TO_F0_DELAY       0.477        21.664  1       
n32                                                       NET DELAY            0.305        21.969  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          SLICE_R2C27D    C1_TO_F1_DELAY       0.477        22.446  1       
n34                                                       NET DELAY            0.305        22.751  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          SLICE_R2C28A    C0_TO_F0_DELAY       0.477        23.228  1       
n36                                                       NET DELAY            0.305        23.533  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          SLICE_R2C28A    C1_TO_F1_DELAY       0.477        24.010  1       
n38                                                       NET DELAY            0.305        24.315  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          SLICE_R2C28B    C0_TO_F0_DELAY       0.477        24.792  1       
n40                                                       NET DELAY            0.305        25.097  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          SLICE_R2C28B    C1_TO_F1_DELAY       0.477        25.574  1       
n42                                                       NET DELAY            0.305        25.879  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          SLICE_R2C28C    C0_TO_F0_DELAY       0.477        26.356  1       
n44                                                       NET DELAY            0.305        26.661  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          SLICE_R2C28C    C1_TO_F1_DELAY       0.450        27.111  25      
n46                                                       NET DELAY            2.172        29.283  1       
i131696_2_lut/A->i131696_2_lut/Z          SLICE_R3C29D    D0_TO_F0_DELAY       0.450        29.733  1       
n45094                                                    NET DELAY            3.629        33.362  1       
add_139727_1/C1->add_139727_1/CO1         SLICE_R3C26A    C1_TO_COUT1_DELAY    0.344        33.706  2       
n166746                                                   NET DELAY            0.000        33.706  1       
add_139727_3/CI0->add_139727_3/CO0        SLICE_R3C26B    CIN0_TO_COUT0_DELAY  0.278        33.984  2       
n178661                                                   NET DELAY            0.000        33.984  1       
add_139727_3/CI1->add_139727_3/CO1        SLICE_R3C26B    CIN1_TO_COUT1_DELAY  0.278        34.262  2       
n166748                                                   NET DELAY            0.000        34.262  1       
add_139727_5/CI0->add_139727_5/CO0        SLICE_R3C26C    CIN0_TO_COUT0_DELAY  0.278        34.540  2       
n178664                                                   NET DELAY            0.000        34.540  1       
add_139727_5/CI1->add_139727_5/CO1        SLICE_R3C26C    CIN1_TO_COUT1_DELAY  0.278        34.818  2       
n166750                                                   NET DELAY            0.000        34.818  1       
add_139727_7/CI0->add_139727_7/CO0        SLICE_R3C26D    CIN0_TO_COUT0_DELAY  0.278        35.096  2       
n178667                                                   NET DELAY            0.000        35.096  1       
add_139727_7/CI1->add_139727_7/CO1        SLICE_R3C26D    CIN1_TO_COUT1_DELAY  0.278        35.374  2       
n166752                                                   NET DELAY            0.556        35.930  1       
add_139727_9/CI0->add_139727_9/CO0        SLICE_R3C27A    CIN0_TO_COUT0_DELAY  0.278        36.208  2       
n178670                                                   NET DELAY            0.000        36.208  1       
add_139727_9/CI1->add_139727_9/CO1        SLICE_R3C27A    CIN1_TO_COUT1_DELAY  0.278        36.486  2       
n166754                                                   NET DELAY            0.000        36.486  1       
add_139727_11/CI0->add_139727_11/CO0      SLICE_R3C27B    CIN0_TO_COUT0_DELAY  0.278        36.764  2       
n178673                                                   NET DELAY            0.000        36.764  1       
add_139727_11/CI1->add_139727_11/CO1      SLICE_R3C27B    CIN1_TO_COUT1_DELAY  0.278        37.042  2       
n166756                                                   NET DELAY            0.000        37.042  1       
add_139727_13/CI0->add_139727_13/CO0      SLICE_R3C27C    CIN0_TO_COUT0_DELAY  0.278        37.320  2       
n178676                                                   NET DELAY            0.000        37.320  1       
add_139727_13/CI1->add_139727_13/CO1      SLICE_R3C27C    CIN1_TO_COUT1_DELAY  0.278        37.598  2       
n166758                                                   NET DELAY            0.000        37.598  1       
add_139727_15/CI0->add_139727_15/CO0      SLICE_R3C27D    CIN0_TO_COUT0_DELAY  0.278        37.876  2       
n178679                                                   NET DELAY            0.000        37.876  1       
add_139727_15/CI1->add_139727_15/CO1      SLICE_R3C27D    CIN1_TO_COUT1_DELAY  0.278        38.154  2       
n166760                                                   NET DELAY            0.556        38.710  1       
add_139727_17/CI0->add_139727_17/CO0      SLICE_R3C28A    CIN0_TO_COUT0_DELAY  0.278        38.988  2       
n178682                                                   NET DELAY            0.000        38.988  1       
add_139727_17/CI1->add_139727_17/CO1      SLICE_R3C28A    CIN1_TO_COUT1_DELAY  0.278        39.266  2       
n166762                                                   NET DELAY            0.000        39.266  1       
add_139727_19/CI0->add_139727_19/CO0      SLICE_R3C28B    CIN0_TO_COUT0_DELAY  0.278        39.544  2       
n178685                                                   NET DELAY            0.000        39.544  1       
add_139727_19/CI1->add_139727_19/CO1      SLICE_R3C28B    CIN1_TO_COUT1_DELAY  0.278        39.822  2       
n166764                                                   NET DELAY            0.662        40.484  1       
add_139727_21/D0->add_139727_21/S0        SLICE_R3C28C    D0_TO_F0_DELAY       0.477        40.961  1       
n111_adj_50950                                            NET DELAY            0.000        40.961  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i1/Q
Path End         : line_time_counter_res1_i0_i20/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 45
Delay Ratio      : 47.5% (route), 52.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -14.432 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   26.144

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.510
+ Data Path Delay                           35.067
-----------------------------------------   ------
End-of-path arrival time( ns )              40.577

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{line_time_i0_i0/CK   line_time_i0_i1/CK}->line_time_i0_i1/Q
                                          SLICE_R2C21B    CLK_TO_Q1_DELAY      1.391         6.901  3       
line_time[1]                                              NET DELAY            3.338        10.239  1       
line_time_23__I_0_i4_4_lut/C->line_time_23__I_0_i4_4_lut/Z
                                          SLICE_R2C26A    A0_TO_F0_DELAY       0.477        10.716  1       
n4                                                        NET DELAY            0.305        11.021  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          SLICE_R2C26A    C1_TO_F1_DELAY       0.477        11.498  1       
n6                                                        NET DELAY            0.305        11.803  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          SLICE_R2C26B    C0_TO_F0_DELAY       0.477        12.280  1       
n8                                                        NET DELAY            0.305        12.585  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          SLICE_R2C26B    C1_TO_F1_DELAY       0.477        13.062  1       
n10                                                       NET DELAY            0.305        13.367  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          SLICE_R2C26C    C0_TO_F0_DELAY       0.477        13.844  1       
n12                                                       NET DELAY            0.305        14.149  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          SLICE_R2C26C    C1_TO_F1_DELAY       0.477        14.626  1       
n14                                                       NET DELAY            0.305        14.931  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          SLICE_R2C26D    C0_TO_F0_DELAY       0.477        15.408  1       
n16                                                       NET DELAY            0.305        15.713  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          SLICE_R2C26D    C1_TO_F1_DELAY       0.477        16.190  1       
n18                                                       NET DELAY            0.305        16.495  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          SLICE_R2C27A    C0_TO_F0_DELAY       0.477        16.972  1       
n20                                                       NET DELAY            0.305        17.277  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          SLICE_R2C27A    C1_TO_F1_DELAY       0.477        17.754  1       
n22                                                       NET DELAY            0.305        18.059  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          SLICE_R2C27B    C0_TO_F0_DELAY       0.477        18.536  1       
n24                                                       NET DELAY            0.305        18.841  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          SLICE_R2C27B    C1_TO_F1_DELAY       0.477        19.318  1       
n26                                                       NET DELAY            0.305        19.623  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          SLICE_R2C27C    C0_TO_F0_DELAY       0.477        20.100  1       
n28                                                       NET DELAY            0.305        20.405  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          SLICE_R2C27C    C1_TO_F1_DELAY       0.477        20.882  1       
n30                                                       NET DELAY            0.305        21.187  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          SLICE_R2C27D    C0_TO_F0_DELAY       0.477        21.664  1       
n32                                                       NET DELAY            0.305        21.969  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          SLICE_R2C27D    C1_TO_F1_DELAY       0.477        22.446  1       
n34                                                       NET DELAY            0.305        22.751  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          SLICE_R2C28A    C0_TO_F0_DELAY       0.477        23.228  1       
n36                                                       NET DELAY            0.305        23.533  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          SLICE_R2C28A    C1_TO_F1_DELAY       0.477        24.010  1       
n38                                                       NET DELAY            0.305        24.315  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          SLICE_R2C28B    C0_TO_F0_DELAY       0.477        24.792  1       
n40                                                       NET DELAY            0.305        25.097  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          SLICE_R2C28B    C1_TO_F1_DELAY       0.477        25.574  1       
n42                                                       NET DELAY            0.305        25.879  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          SLICE_R2C28C    C0_TO_F0_DELAY       0.477        26.356  1       
n44                                                       NET DELAY            0.305        26.661  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          SLICE_R2C28C    C1_TO_F1_DELAY       0.450        27.111  25      
n46                                                       NET DELAY            2.172        29.283  1       
i131696_2_lut/A->i131696_2_lut/Z          SLICE_R3C29D    D0_TO_F0_DELAY       0.450        29.733  1       
n45094                                                    NET DELAY            3.629        33.362  1       
add_139727_1/C1->add_139727_1/CO1         SLICE_R3C26A    C1_TO_COUT1_DELAY    0.344        33.706  2       
n166746                                                   NET DELAY            0.000        33.706  1       
add_139727_3/CI0->add_139727_3/CO0        SLICE_R3C26B    CIN0_TO_COUT0_DELAY  0.278        33.984  2       
n178661                                                   NET DELAY            0.000        33.984  1       
add_139727_3/CI1->add_139727_3/CO1        SLICE_R3C26B    CIN1_TO_COUT1_DELAY  0.278        34.262  2       
n166748                                                   NET DELAY            0.000        34.262  1       
add_139727_5/CI0->add_139727_5/CO0        SLICE_R3C26C    CIN0_TO_COUT0_DELAY  0.278        34.540  2       
n178664                                                   NET DELAY            0.000        34.540  1       
add_139727_5/CI1->add_139727_5/CO1        SLICE_R3C26C    CIN1_TO_COUT1_DELAY  0.278        34.818  2       
n166750                                                   NET DELAY            0.000        34.818  1       
add_139727_7/CI0->add_139727_7/CO0        SLICE_R3C26D    CIN0_TO_COUT0_DELAY  0.278        35.096  2       
n178667                                                   NET DELAY            0.000        35.096  1       
add_139727_7/CI1->add_139727_7/CO1        SLICE_R3C26D    CIN1_TO_COUT1_DELAY  0.278        35.374  2       
n166752                                                   NET DELAY            0.556        35.930  1       
add_139727_9/CI0->add_139727_9/CO0        SLICE_R3C27A    CIN0_TO_COUT0_DELAY  0.278        36.208  2       
n178670                                                   NET DELAY            0.000        36.208  1       
add_139727_9/CI1->add_139727_9/CO1        SLICE_R3C27A    CIN1_TO_COUT1_DELAY  0.278        36.486  2       
n166754                                                   NET DELAY            0.000        36.486  1       
add_139727_11/CI0->add_139727_11/CO0      SLICE_R3C27B    CIN0_TO_COUT0_DELAY  0.278        36.764  2       
n178673                                                   NET DELAY            0.000        36.764  1       
add_139727_11/CI1->add_139727_11/CO1      SLICE_R3C27B    CIN1_TO_COUT1_DELAY  0.278        37.042  2       
n166756                                                   NET DELAY            0.000        37.042  1       
add_139727_13/CI0->add_139727_13/CO0      SLICE_R3C27C    CIN0_TO_COUT0_DELAY  0.278        37.320  2       
n178676                                                   NET DELAY            0.000        37.320  1       
add_139727_13/CI1->add_139727_13/CO1      SLICE_R3C27C    CIN1_TO_COUT1_DELAY  0.278        37.598  2       
n166758                                                   NET DELAY            0.000        37.598  1       
add_139727_15/CI0->add_139727_15/CO0      SLICE_R3C27D    CIN0_TO_COUT0_DELAY  0.278        37.876  2       
n178679                                                   NET DELAY            0.000        37.876  1       
add_139727_15/CI1->add_139727_15/CO1      SLICE_R3C27D    CIN1_TO_COUT1_DELAY  0.278        38.154  2       
n166760                                                   NET DELAY            0.556        38.710  1       
add_139727_17/CI0->add_139727_17/CO0      SLICE_R3C28A    CIN0_TO_COUT0_DELAY  0.278        38.988  2       
n178682                                                   NET DELAY            0.000        38.988  1       
add_139727_17/CI1->add_139727_17/CO1      SLICE_R3C28A    CIN1_TO_COUT1_DELAY  0.278        39.266  2       
n166762                                                   NET DELAY            0.000        39.266  1       
add_139727_19/CI0->add_139727_19/CO0      SLICE_R3C28B    CIN0_TO_COUT0_DELAY  0.278        39.544  2       
n178685                                                   NET DELAY            0.000        39.544  1       
add_139727_19/CI1->add_139727_19/CO1      SLICE_R3C28B    CIN1_TO_COUT1_DELAY  0.278        39.822  2       
n166764                                                   NET DELAY            0.000        39.822  1       
add_139727_21/CI0->add_139727_21/CO0      SLICE_R3C28C    CIN0_TO_COUT0_DELAY  0.278        40.100  2       
n178697                                                   NET DELAY            0.000        40.100  1       
add_139727_21/D1->add_139727_21/S1        SLICE_R3C28C    D1_TO_F1_DELAY       0.477        40.577  1       
n110_adj_50948                                            NET DELAY            0.000        40.577  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i1/Q
Path End         : line_time_counter_res1_i0_i17/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 42
Delay Ratio      : 49.6% (route), 50.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -14.260 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   26.144

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.510
+ Data Path Delay                           34.895
-----------------------------------------   ------
End-of-path arrival time( ns )              40.405

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{line_time_i0_i0/CK   line_time_i0_i1/CK}->line_time_i0_i1/Q
                                          SLICE_R2C21B    CLK_TO_Q1_DELAY      1.391         6.901  3       
line_time[1]                                              NET DELAY            3.338        10.239  1       
line_time_23__I_0_i4_4_lut/C->line_time_23__I_0_i4_4_lut/Z
                                          SLICE_R2C26A    A0_TO_F0_DELAY       0.477        10.716  1       
n4                                                        NET DELAY            0.305        11.021  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          SLICE_R2C26A    C1_TO_F1_DELAY       0.477        11.498  1       
n6                                                        NET DELAY            0.305        11.803  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          SLICE_R2C26B    C0_TO_F0_DELAY       0.477        12.280  1       
n8                                                        NET DELAY            0.305        12.585  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          SLICE_R2C26B    C1_TO_F1_DELAY       0.477        13.062  1       
n10                                                       NET DELAY            0.305        13.367  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          SLICE_R2C26C    C0_TO_F0_DELAY       0.477        13.844  1       
n12                                                       NET DELAY            0.305        14.149  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          SLICE_R2C26C    C1_TO_F1_DELAY       0.477        14.626  1       
n14                                                       NET DELAY            0.305        14.931  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          SLICE_R2C26D    C0_TO_F0_DELAY       0.477        15.408  1       
n16                                                       NET DELAY            0.305        15.713  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          SLICE_R2C26D    C1_TO_F1_DELAY       0.477        16.190  1       
n18                                                       NET DELAY            0.305        16.495  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          SLICE_R2C27A    C0_TO_F0_DELAY       0.477        16.972  1       
n20                                                       NET DELAY            0.305        17.277  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          SLICE_R2C27A    C1_TO_F1_DELAY       0.477        17.754  1       
n22                                                       NET DELAY            0.305        18.059  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          SLICE_R2C27B    C0_TO_F0_DELAY       0.477        18.536  1       
n24                                                       NET DELAY            0.305        18.841  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          SLICE_R2C27B    C1_TO_F1_DELAY       0.477        19.318  1       
n26                                                       NET DELAY            0.305        19.623  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          SLICE_R2C27C    C0_TO_F0_DELAY       0.477        20.100  1       
n28                                                       NET DELAY            0.305        20.405  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          SLICE_R2C27C    C1_TO_F1_DELAY       0.477        20.882  1       
n30                                                       NET DELAY            0.305        21.187  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          SLICE_R2C27D    C0_TO_F0_DELAY       0.477        21.664  1       
n32                                                       NET DELAY            0.305        21.969  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          SLICE_R2C27D    C1_TO_F1_DELAY       0.477        22.446  1       
n34                                                       NET DELAY            0.305        22.751  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          SLICE_R2C28A    C0_TO_F0_DELAY       0.477        23.228  1       
n36                                                       NET DELAY            0.305        23.533  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          SLICE_R2C28A    C1_TO_F1_DELAY       0.477        24.010  1       
n38                                                       NET DELAY            0.305        24.315  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          SLICE_R2C28B    C0_TO_F0_DELAY       0.477        24.792  1       
n40                                                       NET DELAY            0.305        25.097  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          SLICE_R2C28B    C1_TO_F1_DELAY       0.477        25.574  1       
n42                                                       NET DELAY            0.305        25.879  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          SLICE_R2C28C    C0_TO_F0_DELAY       0.477        26.356  1       
n44                                                       NET DELAY            0.305        26.661  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          SLICE_R2C28C    C1_TO_F1_DELAY       0.450        27.111  25      
n46                                                       NET DELAY            2.172        29.283  1       
i131696_2_lut/A->i131696_2_lut/Z          SLICE_R3C29D    D0_TO_F0_DELAY       0.450        29.733  1       
n45094                                                    NET DELAY            3.629        33.362  1       
add_139727_1/C1->add_139727_1/CO1         SLICE_R3C26A    C1_TO_COUT1_DELAY    0.344        33.706  2       
n166746                                                   NET DELAY            0.000        33.706  1       
add_139727_3/CI0->add_139727_3/CO0        SLICE_R3C26B    CIN0_TO_COUT0_DELAY  0.278        33.984  2       
n178661                                                   NET DELAY            0.000        33.984  1       
add_139727_3/CI1->add_139727_3/CO1        SLICE_R3C26B    CIN1_TO_COUT1_DELAY  0.278        34.262  2       
n166748                                                   NET DELAY            0.000        34.262  1       
add_139727_5/CI0->add_139727_5/CO0        SLICE_R3C26C    CIN0_TO_COUT0_DELAY  0.278        34.540  2       
n178664                                                   NET DELAY            0.000        34.540  1       
add_139727_5/CI1->add_139727_5/CO1        SLICE_R3C26C    CIN1_TO_COUT1_DELAY  0.278        34.818  2       
n166750                                                   NET DELAY            0.000        34.818  1       
add_139727_7/CI0->add_139727_7/CO0        SLICE_R3C26D    CIN0_TO_COUT0_DELAY  0.278        35.096  2       
n178667                                                   NET DELAY            0.000        35.096  1       
add_139727_7/CI1->add_139727_7/CO1        SLICE_R3C26D    CIN1_TO_COUT1_DELAY  0.278        35.374  2       
n166752                                                   NET DELAY            0.556        35.930  1       
add_139727_9/CI0->add_139727_9/CO0        SLICE_R3C27A    CIN0_TO_COUT0_DELAY  0.278        36.208  2       
n178670                                                   NET DELAY            0.000        36.208  1       
add_139727_9/CI1->add_139727_9/CO1        SLICE_R3C27A    CIN1_TO_COUT1_DELAY  0.278        36.486  2       
n166754                                                   NET DELAY            0.000        36.486  1       
add_139727_11/CI0->add_139727_11/CO0      SLICE_R3C27B    CIN0_TO_COUT0_DELAY  0.278        36.764  2       
n178673                                                   NET DELAY            0.000        36.764  1       
add_139727_11/CI1->add_139727_11/CO1      SLICE_R3C27B    CIN1_TO_COUT1_DELAY  0.278        37.042  2       
n166756                                                   NET DELAY            0.000        37.042  1       
add_139727_13/CI0->add_139727_13/CO0      SLICE_R3C27C    CIN0_TO_COUT0_DELAY  0.278        37.320  2       
n178676                                                   NET DELAY            0.000        37.320  1       
add_139727_13/CI1->add_139727_13/CO1      SLICE_R3C27C    CIN1_TO_COUT1_DELAY  0.278        37.598  2       
n166758                                                   NET DELAY            0.000        37.598  1       
add_139727_15/CI0->add_139727_15/CO0      SLICE_R3C27D    CIN0_TO_COUT0_DELAY  0.278        37.876  2       
n178679                                                   NET DELAY            0.000        37.876  1       
add_139727_15/CI1->add_139727_15/CO1      SLICE_R3C27D    CIN1_TO_COUT1_DELAY  0.278        38.154  2       
n166760                                                   NET DELAY            0.556        38.710  1       
add_139727_17/CI0->add_139727_17/CO0      SLICE_R3C28A    CIN0_TO_COUT0_DELAY  0.278        38.988  2       
n178682                                                   NET DELAY            0.000        38.988  1       
add_139727_17/CI1->add_139727_17/CO1      SLICE_R3C28A    CIN1_TO_COUT1_DELAY  0.278        39.266  2       
n166762                                                   NET DELAY            0.662        39.928  1       
add_139727_19/D0->add_139727_19/S0        SLICE_R3C28B    D0_TO_F0_DELAY       0.477        40.405  1       
n113_adj_50949                                            NET DELAY            0.000        40.405  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i1/Q
Path End         : line_time_counter_res1_i0_i18/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 43
Delay Ratio      : 48.3% (route), 51.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -13.876 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   26.144

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.510
+ Data Path Delay                           34.511
-----------------------------------------   ------
End-of-path arrival time( ns )              40.021

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{line_time_i0_i0/CK   line_time_i0_i1/CK}->line_time_i0_i1/Q
                                          SLICE_R2C21B    CLK_TO_Q1_DELAY      1.391         6.901  3       
line_time[1]                                              NET DELAY            3.338        10.239  1       
line_time_23__I_0_i4_4_lut/C->line_time_23__I_0_i4_4_lut/Z
                                          SLICE_R2C26A    A0_TO_F0_DELAY       0.477        10.716  1       
n4                                                        NET DELAY            0.305        11.021  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          SLICE_R2C26A    C1_TO_F1_DELAY       0.477        11.498  1       
n6                                                        NET DELAY            0.305        11.803  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          SLICE_R2C26B    C0_TO_F0_DELAY       0.477        12.280  1       
n8                                                        NET DELAY            0.305        12.585  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          SLICE_R2C26B    C1_TO_F1_DELAY       0.477        13.062  1       
n10                                                       NET DELAY            0.305        13.367  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          SLICE_R2C26C    C0_TO_F0_DELAY       0.477        13.844  1       
n12                                                       NET DELAY            0.305        14.149  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          SLICE_R2C26C    C1_TO_F1_DELAY       0.477        14.626  1       
n14                                                       NET DELAY            0.305        14.931  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          SLICE_R2C26D    C0_TO_F0_DELAY       0.477        15.408  1       
n16                                                       NET DELAY            0.305        15.713  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          SLICE_R2C26D    C1_TO_F1_DELAY       0.477        16.190  1       
n18                                                       NET DELAY            0.305        16.495  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          SLICE_R2C27A    C0_TO_F0_DELAY       0.477        16.972  1       
n20                                                       NET DELAY            0.305        17.277  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          SLICE_R2C27A    C1_TO_F1_DELAY       0.477        17.754  1       
n22                                                       NET DELAY            0.305        18.059  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          SLICE_R2C27B    C0_TO_F0_DELAY       0.477        18.536  1       
n24                                                       NET DELAY            0.305        18.841  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          SLICE_R2C27B    C1_TO_F1_DELAY       0.477        19.318  1       
n26                                                       NET DELAY            0.305        19.623  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          SLICE_R2C27C    C0_TO_F0_DELAY       0.477        20.100  1       
n28                                                       NET DELAY            0.305        20.405  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          SLICE_R2C27C    C1_TO_F1_DELAY       0.477        20.882  1       
n30                                                       NET DELAY            0.305        21.187  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          SLICE_R2C27D    C0_TO_F0_DELAY       0.477        21.664  1       
n32                                                       NET DELAY            0.305        21.969  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          SLICE_R2C27D    C1_TO_F1_DELAY       0.477        22.446  1       
n34                                                       NET DELAY            0.305        22.751  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          SLICE_R2C28A    C0_TO_F0_DELAY       0.477        23.228  1       
n36                                                       NET DELAY            0.305        23.533  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          SLICE_R2C28A    C1_TO_F1_DELAY       0.477        24.010  1       
n38                                                       NET DELAY            0.305        24.315  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          SLICE_R2C28B    C0_TO_F0_DELAY       0.477        24.792  1       
n40                                                       NET DELAY            0.305        25.097  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          SLICE_R2C28B    C1_TO_F1_DELAY       0.477        25.574  1       
n42                                                       NET DELAY            0.305        25.879  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          SLICE_R2C28C    C0_TO_F0_DELAY       0.477        26.356  1       
n44                                                       NET DELAY            0.305        26.661  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          SLICE_R2C28C    C1_TO_F1_DELAY       0.450        27.111  25      
n46                                                       NET DELAY            2.172        29.283  1       
i131696_2_lut/A->i131696_2_lut/Z          SLICE_R3C29D    D0_TO_F0_DELAY       0.450        29.733  1       
n45094                                                    NET DELAY            3.629        33.362  1       
add_139727_1/C1->add_139727_1/CO1         SLICE_R3C26A    C1_TO_COUT1_DELAY    0.344        33.706  2       
n166746                                                   NET DELAY            0.000        33.706  1       
add_139727_3/CI0->add_139727_3/CO0        SLICE_R3C26B    CIN0_TO_COUT0_DELAY  0.278        33.984  2       
n178661                                                   NET DELAY            0.000        33.984  1       
add_139727_3/CI1->add_139727_3/CO1        SLICE_R3C26B    CIN1_TO_COUT1_DELAY  0.278        34.262  2       
n166748                                                   NET DELAY            0.000        34.262  1       
add_139727_5/CI0->add_139727_5/CO0        SLICE_R3C26C    CIN0_TO_COUT0_DELAY  0.278        34.540  2       
n178664                                                   NET DELAY            0.000        34.540  1       
add_139727_5/CI1->add_139727_5/CO1        SLICE_R3C26C    CIN1_TO_COUT1_DELAY  0.278        34.818  2       
n166750                                                   NET DELAY            0.000        34.818  1       
add_139727_7/CI0->add_139727_7/CO0        SLICE_R3C26D    CIN0_TO_COUT0_DELAY  0.278        35.096  2       
n178667                                                   NET DELAY            0.000        35.096  1       
add_139727_7/CI1->add_139727_7/CO1        SLICE_R3C26D    CIN1_TO_COUT1_DELAY  0.278        35.374  2       
n166752                                                   NET DELAY            0.556        35.930  1       
add_139727_9/CI0->add_139727_9/CO0        SLICE_R3C27A    CIN0_TO_COUT0_DELAY  0.278        36.208  2       
n178670                                                   NET DELAY            0.000        36.208  1       
add_139727_9/CI1->add_139727_9/CO1        SLICE_R3C27A    CIN1_TO_COUT1_DELAY  0.278        36.486  2       
n166754                                                   NET DELAY            0.000        36.486  1       
add_139727_11/CI0->add_139727_11/CO0      SLICE_R3C27B    CIN0_TO_COUT0_DELAY  0.278        36.764  2       
n178673                                                   NET DELAY            0.000        36.764  1       
add_139727_11/CI1->add_139727_11/CO1      SLICE_R3C27B    CIN1_TO_COUT1_DELAY  0.278        37.042  2       
n166756                                                   NET DELAY            0.000        37.042  1       
add_139727_13/CI0->add_139727_13/CO0      SLICE_R3C27C    CIN0_TO_COUT0_DELAY  0.278        37.320  2       
n178676                                                   NET DELAY            0.000        37.320  1       
add_139727_13/CI1->add_139727_13/CO1      SLICE_R3C27C    CIN1_TO_COUT1_DELAY  0.278        37.598  2       
n166758                                                   NET DELAY            0.000        37.598  1       
add_139727_15/CI0->add_139727_15/CO0      SLICE_R3C27D    CIN0_TO_COUT0_DELAY  0.278        37.876  2       
n178679                                                   NET DELAY            0.000        37.876  1       
add_139727_15/CI1->add_139727_15/CO1      SLICE_R3C27D    CIN1_TO_COUT1_DELAY  0.278        38.154  2       
n166760                                                   NET DELAY            0.556        38.710  1       
add_139727_17/CI0->add_139727_17/CO0      SLICE_R3C28A    CIN0_TO_COUT0_DELAY  0.278        38.988  2       
n178682                                                   NET DELAY            0.000        38.988  1       
add_139727_17/CI1->add_139727_17/CO1      SLICE_R3C28A    CIN1_TO_COUT1_DELAY  0.278        39.266  2       
n166762                                                   NET DELAY            0.000        39.266  1       
add_139727_19/CI0->add_139727_19/CO0      SLICE_R3C28B    CIN0_TO_COUT0_DELAY  0.278        39.544  2       
n178685                                                   NET DELAY            0.000        39.544  1       
add_139727_19/D1->add_139727_19/S1        SLICE_R3C28B    D1_TO_F1_DELAY       0.477        40.021  1       
n112_adj_50951                                            NET DELAY            0.000        40.021  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i1/Q
Path End         : line_time_counter_res1_i0_i15/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 40
Delay Ratio      : 50.4% (route), 49.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -13.705 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   26.144

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.510
+ Data Path Delay                           34.340
-----------------------------------------   ------
End-of-path arrival time( ns )              39.850

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{line_time_i0_i0/CK   line_time_i0_i1/CK}->line_time_i0_i1/Q
                                          SLICE_R2C21B    CLK_TO_Q1_DELAY      1.391         6.901  3       
line_time[1]                                              NET DELAY            3.338        10.239  1       
line_time_23__I_0_i4_4_lut/C->line_time_23__I_0_i4_4_lut/Z
                                          SLICE_R2C26A    A0_TO_F0_DELAY       0.477        10.716  1       
n4                                                        NET DELAY            0.305        11.021  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          SLICE_R2C26A    C1_TO_F1_DELAY       0.477        11.498  1       
n6                                                        NET DELAY            0.305        11.803  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          SLICE_R2C26B    C0_TO_F0_DELAY       0.477        12.280  1       
n8                                                        NET DELAY            0.305        12.585  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          SLICE_R2C26B    C1_TO_F1_DELAY       0.477        13.062  1       
n10                                                       NET DELAY            0.305        13.367  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          SLICE_R2C26C    C0_TO_F0_DELAY       0.477        13.844  1       
n12                                                       NET DELAY            0.305        14.149  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          SLICE_R2C26C    C1_TO_F1_DELAY       0.477        14.626  1       
n14                                                       NET DELAY            0.305        14.931  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          SLICE_R2C26D    C0_TO_F0_DELAY       0.477        15.408  1       
n16                                                       NET DELAY            0.305        15.713  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          SLICE_R2C26D    C1_TO_F1_DELAY       0.477        16.190  1       
n18                                                       NET DELAY            0.305        16.495  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          SLICE_R2C27A    C0_TO_F0_DELAY       0.477        16.972  1       
n20                                                       NET DELAY            0.305        17.277  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          SLICE_R2C27A    C1_TO_F1_DELAY       0.477        17.754  1       
n22                                                       NET DELAY            0.305        18.059  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          SLICE_R2C27B    C0_TO_F0_DELAY       0.477        18.536  1       
n24                                                       NET DELAY            0.305        18.841  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          SLICE_R2C27B    C1_TO_F1_DELAY       0.477        19.318  1       
n26                                                       NET DELAY            0.305        19.623  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          SLICE_R2C27C    C0_TO_F0_DELAY       0.477        20.100  1       
n28                                                       NET DELAY            0.305        20.405  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          SLICE_R2C27C    C1_TO_F1_DELAY       0.477        20.882  1       
n30                                                       NET DELAY            0.305        21.187  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          SLICE_R2C27D    C0_TO_F0_DELAY       0.477        21.664  1       
n32                                                       NET DELAY            0.305        21.969  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          SLICE_R2C27D    C1_TO_F1_DELAY       0.477        22.446  1       
n34                                                       NET DELAY            0.305        22.751  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          SLICE_R2C28A    C0_TO_F0_DELAY       0.477        23.228  1       
n36                                                       NET DELAY            0.305        23.533  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          SLICE_R2C28A    C1_TO_F1_DELAY       0.477        24.010  1       
n38                                                       NET DELAY            0.305        24.315  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          SLICE_R2C28B    C0_TO_F0_DELAY       0.477        24.792  1       
n40                                                       NET DELAY            0.305        25.097  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          SLICE_R2C28B    C1_TO_F1_DELAY       0.477        25.574  1       
n42                                                       NET DELAY            0.305        25.879  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          SLICE_R2C28C    C0_TO_F0_DELAY       0.477        26.356  1       
n44                                                       NET DELAY            0.305        26.661  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          SLICE_R2C28C    C1_TO_F1_DELAY       0.450        27.111  25      
n46                                                       NET DELAY            2.172        29.283  1       
i131696_2_lut/A->i131696_2_lut/Z          SLICE_R3C29D    D0_TO_F0_DELAY       0.450        29.733  1       
n45094                                                    NET DELAY            3.629        33.362  1       
add_139727_1/C1->add_139727_1/CO1         SLICE_R3C26A    C1_TO_COUT1_DELAY    0.344        33.706  2       
n166746                                                   NET DELAY            0.000        33.706  1       
add_139727_3/CI0->add_139727_3/CO0        SLICE_R3C26B    CIN0_TO_COUT0_DELAY  0.278        33.984  2       
n178661                                                   NET DELAY            0.000        33.984  1       
add_139727_3/CI1->add_139727_3/CO1        SLICE_R3C26B    CIN1_TO_COUT1_DELAY  0.278        34.262  2       
n166748                                                   NET DELAY            0.000        34.262  1       
add_139727_5/CI0->add_139727_5/CO0        SLICE_R3C26C    CIN0_TO_COUT0_DELAY  0.278        34.540  2       
n178664                                                   NET DELAY            0.000        34.540  1       
add_139727_5/CI1->add_139727_5/CO1        SLICE_R3C26C    CIN1_TO_COUT1_DELAY  0.278        34.818  2       
n166750                                                   NET DELAY            0.000        34.818  1       
add_139727_7/CI0->add_139727_7/CO0        SLICE_R3C26D    CIN0_TO_COUT0_DELAY  0.278        35.096  2       
n178667                                                   NET DELAY            0.000        35.096  1       
add_139727_7/CI1->add_139727_7/CO1        SLICE_R3C26D    CIN1_TO_COUT1_DELAY  0.278        35.374  2       
n166752                                                   NET DELAY            0.556        35.930  1       
add_139727_9/CI0->add_139727_9/CO0        SLICE_R3C27A    CIN0_TO_COUT0_DELAY  0.278        36.208  2       
n178670                                                   NET DELAY            0.000        36.208  1       
add_139727_9/CI1->add_139727_9/CO1        SLICE_R3C27A    CIN1_TO_COUT1_DELAY  0.278        36.486  2       
n166754                                                   NET DELAY            0.000        36.486  1       
add_139727_11/CI0->add_139727_11/CO0      SLICE_R3C27B    CIN0_TO_COUT0_DELAY  0.278        36.764  2       
n178673                                                   NET DELAY            0.000        36.764  1       
add_139727_11/CI1->add_139727_11/CO1      SLICE_R3C27B    CIN1_TO_COUT1_DELAY  0.278        37.042  2       
n166756                                                   NET DELAY            0.000        37.042  1       
add_139727_13/CI0->add_139727_13/CO0      SLICE_R3C27C    CIN0_TO_COUT0_DELAY  0.278        37.320  2       
n178676                                                   NET DELAY            0.000        37.320  1       
add_139727_13/CI1->add_139727_13/CO1      SLICE_R3C27C    CIN1_TO_COUT1_DELAY  0.278        37.598  2       
n166758                                                   NET DELAY            0.000        37.598  1       
add_139727_15/CI0->add_139727_15/CO0      SLICE_R3C27D    CIN0_TO_COUT0_DELAY  0.278        37.876  2       
n178679                                                   NET DELAY            0.000        37.876  1       
add_139727_15/CI1->add_139727_15/CO1      SLICE_R3C27D    CIN1_TO_COUT1_DELAY  0.278        38.154  2       
n166760                                                   NET DELAY            1.219        39.373  1       
add_139727_17/D0->add_139727_17/S0        SLICE_R3C28A    D0_TO_F0_DELAY       0.477        39.850  1       
n115_adj_50954                                            NET DELAY            0.000        39.850  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i1/Q
Path End         : line_time_counter_res1_i0_i16/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 41
Delay Ratio      : 49.1% (route), 50.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -13.320 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   26.144

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.510
+ Data Path Delay                           33.955
-----------------------------------------   ------
End-of-path arrival time( ns )              39.465

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{line_time_i0_i0/CK   line_time_i0_i1/CK}->line_time_i0_i1/Q
                                          SLICE_R2C21B    CLK_TO_Q1_DELAY      1.391         6.901  3       
line_time[1]                                              NET DELAY            3.338        10.239  1       
line_time_23__I_0_i4_4_lut/C->line_time_23__I_0_i4_4_lut/Z
                                          SLICE_R2C26A    A0_TO_F0_DELAY       0.477        10.716  1       
n4                                                        NET DELAY            0.305        11.021  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          SLICE_R2C26A    C1_TO_F1_DELAY       0.477        11.498  1       
n6                                                        NET DELAY            0.305        11.803  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          SLICE_R2C26B    C0_TO_F0_DELAY       0.477        12.280  1       
n8                                                        NET DELAY            0.305        12.585  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          SLICE_R2C26B    C1_TO_F1_DELAY       0.477        13.062  1       
n10                                                       NET DELAY            0.305        13.367  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          SLICE_R2C26C    C0_TO_F0_DELAY       0.477        13.844  1       
n12                                                       NET DELAY            0.305        14.149  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          SLICE_R2C26C    C1_TO_F1_DELAY       0.477        14.626  1       
n14                                                       NET DELAY            0.305        14.931  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          SLICE_R2C26D    C0_TO_F0_DELAY       0.477        15.408  1       
n16                                                       NET DELAY            0.305        15.713  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          SLICE_R2C26D    C1_TO_F1_DELAY       0.477        16.190  1       
n18                                                       NET DELAY            0.305        16.495  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          SLICE_R2C27A    C0_TO_F0_DELAY       0.477        16.972  1       
n20                                                       NET DELAY            0.305        17.277  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          SLICE_R2C27A    C1_TO_F1_DELAY       0.477        17.754  1       
n22                                                       NET DELAY            0.305        18.059  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          SLICE_R2C27B    C0_TO_F0_DELAY       0.477        18.536  1       
n24                                                       NET DELAY            0.305        18.841  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          SLICE_R2C27B    C1_TO_F1_DELAY       0.477        19.318  1       
n26                                                       NET DELAY            0.305        19.623  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          SLICE_R2C27C    C0_TO_F0_DELAY       0.477        20.100  1       
n28                                                       NET DELAY            0.305        20.405  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          SLICE_R2C27C    C1_TO_F1_DELAY       0.477        20.882  1       
n30                                                       NET DELAY            0.305        21.187  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          SLICE_R2C27D    C0_TO_F0_DELAY       0.477        21.664  1       
n32                                                       NET DELAY            0.305        21.969  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          SLICE_R2C27D    C1_TO_F1_DELAY       0.477        22.446  1       
n34                                                       NET DELAY            0.305        22.751  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          SLICE_R2C28A    C0_TO_F0_DELAY       0.477        23.228  1       
n36                                                       NET DELAY            0.305        23.533  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          SLICE_R2C28A    C1_TO_F1_DELAY       0.477        24.010  1       
n38                                                       NET DELAY            0.305        24.315  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          SLICE_R2C28B    C0_TO_F0_DELAY       0.477        24.792  1       
n40                                                       NET DELAY            0.305        25.097  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          SLICE_R2C28B    C1_TO_F1_DELAY       0.477        25.574  1       
n42                                                       NET DELAY            0.305        25.879  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          SLICE_R2C28C    C0_TO_F0_DELAY       0.477        26.356  1       
n44                                                       NET DELAY            0.305        26.661  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          SLICE_R2C28C    C1_TO_F1_DELAY       0.450        27.111  25      
n46                                                       NET DELAY            2.172        29.283  1       
i131696_2_lut/A->i131696_2_lut/Z          SLICE_R3C29D    D0_TO_F0_DELAY       0.450        29.733  1       
n45094                                                    NET DELAY            3.629        33.362  1       
add_139727_1/C1->add_139727_1/CO1         SLICE_R3C26A    C1_TO_COUT1_DELAY    0.344        33.706  2       
n166746                                                   NET DELAY            0.000        33.706  1       
add_139727_3/CI0->add_139727_3/CO0        SLICE_R3C26B    CIN0_TO_COUT0_DELAY  0.278        33.984  2       
n178661                                                   NET DELAY            0.000        33.984  1       
add_139727_3/CI1->add_139727_3/CO1        SLICE_R3C26B    CIN1_TO_COUT1_DELAY  0.278        34.262  2       
n166748                                                   NET DELAY            0.000        34.262  1       
add_139727_5/CI0->add_139727_5/CO0        SLICE_R3C26C    CIN0_TO_COUT0_DELAY  0.278        34.540  2       
n178664                                                   NET DELAY            0.000        34.540  1       
add_139727_5/CI1->add_139727_5/CO1        SLICE_R3C26C    CIN1_TO_COUT1_DELAY  0.278        34.818  2       
n166750                                                   NET DELAY            0.000        34.818  1       
add_139727_7/CI0->add_139727_7/CO0        SLICE_R3C26D    CIN0_TO_COUT0_DELAY  0.278        35.096  2       
n178667                                                   NET DELAY            0.000        35.096  1       
add_139727_7/CI1->add_139727_7/CO1        SLICE_R3C26D    CIN1_TO_COUT1_DELAY  0.278        35.374  2       
n166752                                                   NET DELAY            0.556        35.930  1       
add_139727_9/CI0->add_139727_9/CO0        SLICE_R3C27A    CIN0_TO_COUT0_DELAY  0.278        36.208  2       
n178670                                                   NET DELAY            0.000        36.208  1       
add_139727_9/CI1->add_139727_9/CO1        SLICE_R3C27A    CIN1_TO_COUT1_DELAY  0.278        36.486  2       
n166754                                                   NET DELAY            0.000        36.486  1       
add_139727_11/CI0->add_139727_11/CO0      SLICE_R3C27B    CIN0_TO_COUT0_DELAY  0.278        36.764  2       
n178673                                                   NET DELAY            0.000        36.764  1       
add_139727_11/CI1->add_139727_11/CO1      SLICE_R3C27B    CIN1_TO_COUT1_DELAY  0.278        37.042  2       
n166756                                                   NET DELAY            0.000        37.042  1       
add_139727_13/CI0->add_139727_13/CO0      SLICE_R3C27C    CIN0_TO_COUT0_DELAY  0.278        37.320  2       
n178676                                                   NET DELAY            0.000        37.320  1       
add_139727_13/CI1->add_139727_13/CO1      SLICE_R3C27C    CIN1_TO_COUT1_DELAY  0.278        37.598  2       
n166758                                                   NET DELAY            0.000        37.598  1       
add_139727_15/CI0->add_139727_15/CO0      SLICE_R3C27D    CIN0_TO_COUT0_DELAY  0.278        37.876  2       
n178679                                                   NET DELAY            0.000        37.876  1       
add_139727_15/CI1->add_139727_15/CO1      SLICE_R3C27D    CIN1_TO_COUT1_DELAY  0.278        38.154  2       
n166760                                                   NET DELAY            0.556        38.710  1       
add_139727_17/CI0->add_139727_17/CO0      SLICE_R3C28A    CIN0_TO_COUT0_DELAY  0.278        38.988  2       
n178682                                                   NET DELAY            0.000        38.988  1       
add_139727_17/D1->add_139727_17/S1        SLICE_R3C28A    D1_TO_F1_DELAY       0.477        39.465  1       
n114_adj_50952                                            NET DELAY            0.000        39.465  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i1/Q
Path End         : line_time_counter_res1_i0_i13/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 38
Delay Ratio      : 50.4% (route), 49.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -12.592 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   26.144

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.510
+ Data Path Delay                           33.227
-----------------------------------------   ------
End-of-path arrival time( ns )              38.737

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{line_time_i0_i0/CK   line_time_i0_i1/CK}->line_time_i0_i1/Q
                                          SLICE_R2C21B    CLK_TO_Q1_DELAY      1.391         6.901  3       
line_time[1]                                              NET DELAY            3.338        10.239  1       
line_time_23__I_0_i4_4_lut/C->line_time_23__I_0_i4_4_lut/Z
                                          SLICE_R2C26A    A0_TO_F0_DELAY       0.477        10.716  1       
n4                                                        NET DELAY            0.305        11.021  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          SLICE_R2C26A    C1_TO_F1_DELAY       0.477        11.498  1       
n6                                                        NET DELAY            0.305        11.803  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          SLICE_R2C26B    C0_TO_F0_DELAY       0.477        12.280  1       
n8                                                        NET DELAY            0.305        12.585  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          SLICE_R2C26B    C1_TO_F1_DELAY       0.477        13.062  1       
n10                                                       NET DELAY            0.305        13.367  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          SLICE_R2C26C    C0_TO_F0_DELAY       0.477        13.844  1       
n12                                                       NET DELAY            0.305        14.149  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          SLICE_R2C26C    C1_TO_F1_DELAY       0.477        14.626  1       
n14                                                       NET DELAY            0.305        14.931  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          SLICE_R2C26D    C0_TO_F0_DELAY       0.477        15.408  1       
n16                                                       NET DELAY            0.305        15.713  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          SLICE_R2C26D    C1_TO_F1_DELAY       0.477        16.190  1       
n18                                                       NET DELAY            0.305        16.495  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          SLICE_R2C27A    C0_TO_F0_DELAY       0.477        16.972  1       
n20                                                       NET DELAY            0.305        17.277  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          SLICE_R2C27A    C1_TO_F1_DELAY       0.477        17.754  1       
n22                                                       NET DELAY            0.305        18.059  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          SLICE_R2C27B    C0_TO_F0_DELAY       0.477        18.536  1       
n24                                                       NET DELAY            0.305        18.841  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          SLICE_R2C27B    C1_TO_F1_DELAY       0.477        19.318  1       
n26                                                       NET DELAY            0.305        19.623  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          SLICE_R2C27C    C0_TO_F0_DELAY       0.477        20.100  1       
n28                                                       NET DELAY            0.305        20.405  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          SLICE_R2C27C    C1_TO_F1_DELAY       0.477        20.882  1       
n30                                                       NET DELAY            0.305        21.187  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          SLICE_R2C27D    C0_TO_F0_DELAY       0.477        21.664  1       
n32                                                       NET DELAY            0.305        21.969  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          SLICE_R2C27D    C1_TO_F1_DELAY       0.477        22.446  1       
n34                                                       NET DELAY            0.305        22.751  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          SLICE_R2C28A    C0_TO_F0_DELAY       0.477        23.228  1       
n36                                                       NET DELAY            0.305        23.533  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          SLICE_R2C28A    C1_TO_F1_DELAY       0.477        24.010  1       
n38                                                       NET DELAY            0.305        24.315  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          SLICE_R2C28B    C0_TO_F0_DELAY       0.477        24.792  1       
n40                                                       NET DELAY            0.305        25.097  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          SLICE_R2C28B    C1_TO_F1_DELAY       0.477        25.574  1       
n42                                                       NET DELAY            0.305        25.879  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          SLICE_R2C28C    C0_TO_F0_DELAY       0.477        26.356  1       
n44                                                       NET DELAY            0.305        26.661  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          SLICE_R2C28C    C1_TO_F1_DELAY       0.450        27.111  25      
n46                                                       NET DELAY            2.172        29.283  1       
i131696_2_lut/A->i131696_2_lut/Z          SLICE_R3C29D    D0_TO_F0_DELAY       0.450        29.733  1       
n45094                                                    NET DELAY            3.629        33.362  1       
add_139727_1/C1->add_139727_1/CO1         SLICE_R3C26A    C1_TO_COUT1_DELAY    0.344        33.706  2       
n166746                                                   NET DELAY            0.000        33.706  1       
add_139727_3/CI0->add_139727_3/CO0        SLICE_R3C26B    CIN0_TO_COUT0_DELAY  0.278        33.984  2       
n178661                                                   NET DELAY            0.000        33.984  1       
add_139727_3/CI1->add_139727_3/CO1        SLICE_R3C26B    CIN1_TO_COUT1_DELAY  0.278        34.262  2       
n166748                                                   NET DELAY            0.000        34.262  1       
add_139727_5/CI0->add_139727_5/CO0        SLICE_R3C26C    CIN0_TO_COUT0_DELAY  0.278        34.540  2       
n178664                                                   NET DELAY            0.000        34.540  1       
add_139727_5/CI1->add_139727_5/CO1        SLICE_R3C26C    CIN1_TO_COUT1_DELAY  0.278        34.818  2       
n166750                                                   NET DELAY            0.000        34.818  1       
add_139727_7/CI0->add_139727_7/CO0        SLICE_R3C26D    CIN0_TO_COUT0_DELAY  0.278        35.096  2       
n178667                                                   NET DELAY            0.000        35.096  1       
add_139727_7/CI1->add_139727_7/CO1        SLICE_R3C26D    CIN1_TO_COUT1_DELAY  0.278        35.374  2       
n166752                                                   NET DELAY            0.556        35.930  1       
add_139727_9/CI0->add_139727_9/CO0        SLICE_R3C27A    CIN0_TO_COUT0_DELAY  0.278        36.208  2       
n178670                                                   NET DELAY            0.000        36.208  1       
add_139727_9/CI1->add_139727_9/CO1        SLICE_R3C27A    CIN1_TO_COUT1_DELAY  0.278        36.486  2       
n166754                                                   NET DELAY            0.000        36.486  1       
add_139727_11/CI0->add_139727_11/CO0      SLICE_R3C27B    CIN0_TO_COUT0_DELAY  0.278        36.764  2       
n178673                                                   NET DELAY            0.000        36.764  1       
add_139727_11/CI1->add_139727_11/CO1      SLICE_R3C27B    CIN1_TO_COUT1_DELAY  0.278        37.042  2       
n166756                                                   NET DELAY            0.000        37.042  1       
add_139727_13/CI0->add_139727_13/CO0      SLICE_R3C27C    CIN0_TO_COUT0_DELAY  0.278        37.320  2       
n178676                                                   NET DELAY            0.000        37.320  1       
add_139727_13/CI1->add_139727_13/CO1      SLICE_R3C27C    CIN1_TO_COUT1_DELAY  0.278        37.598  2       
n166758                                                   NET DELAY            0.662        38.260  1       
add_139727_15/D0->add_139727_15/S0        SLICE_R3C27D    D0_TO_F0_DELAY       0.477        38.737  1       
n117_adj_50953                                            NET DELAY            0.000        38.737  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.3  Setup path details for constraint: create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 
----------------------------------------------------------------------
1659 endpoints scored, 1105 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : EBR
MPW Pin          : RCLK
MPW Period       : 1.34 ns
Clock Period     : 30.303 ns
Period margin    : 28.963 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA0
Path End         : tlc0/data_i0_i317/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 14
Delay Ratio      : 84.1% (route), 15.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -29.945 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Master Clock Source Latency                         0.000
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       13.050
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      42.823

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Master Clock Source Latency                   0.000
+ Source Clock Path Delay                      13.050
+ Data Path Delay                              59.719
--------------------------------------------   ------
End-of-path arrival time( ns )                 72.769

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK->tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA0
                                          EBR_EBR_R7C8    RCLK_TO_RDATA_DELAY  3.552        16.602  5       
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][0]
                                                          NET DELAY            3.271        19.873  1       
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_0_i1_3_lut/B->tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_0_i1_3_lut/Z
                                          SLICE_R8C16A    B0_TO_F0_DELAY       0.477        20.350  114     
tlc_data[0]                                               NET DELAY            6.476        26.826  1       
tlc0/mux_41_Mux_3_i204_3_lut_3_lut/A->tlc0/mux_41_Mux_3_i204_3_lut_3_lut/Z
                                          SLICE_R25C6D    C0_TO_F0_DELAY       0.477        27.303  3       
tlc0/n204_adj_49750                                       NET DELAY            6.278        33.581  1       
tlc0/n176414_bdd_4_lut/B->tlc0/n176414_bdd_4_lut/Z
                                          SLICE_R2C13C    D1_TO_F1_DELAY       0.450        34.031  1       
tlc0/n173153                                              NET DELAY            2.172        36.203  1       
tlc0/tlc_data[5]_bdd_4_lut_366/B->tlc0/tlc_data[5]_bdd_4_lut_366/Z
                                          SLICE_R2C14B    D0_TO_F0_DELAY       0.450        36.653  1       
tlc0/n176372                                              NET DELAY            2.172        38.825  1       
tlc0/n176372_bdd_4_lut/A->tlc0/n176372_bdd_4_lut/Z
                                          SLICE_R2C15B    D0_TO_F0_DELAY       0.450        39.275  3       
tlc0/n176375                                              NET DELAY            4.225        43.500  1       
tlc0/i145851_3_lut/A->tlc0/i145851_3_lut/Z
                                          SLICE_R8C10B    D1_TO_F1_DELAY       0.450        43.950  33      
tlc0/data_2111__N_2568[6]                                 NET DELAY            3.960        47.910  1       
tlc0/i314_3_lut_4_lut_4_lut/B->tlc0/i314_3_lut_4_lut_4_lut/Z
                                          SLICE_R11C16A   D1_TO_F1_DELAY       0.450        48.360  2       
tlc0/n185_adj_49938                                       NET DELAY            3.801        52.161  1       
tlc0/i362_3_lut/A->tlc0/i362_3_lut/Z      SLICE_R6C12C    D1_TO_F1_DELAY       0.450        52.611  2       
tlc0/n263_adj_50639                                       NET DELAY            3.629        56.240  1       
tlc0/i367_4_lut/A->tlc0/i367_4_lut/Z      SLICE_R9C16C    C0_TO_F0_DELAY       0.477        56.717  1       
tlc0/n211_adj_50715                                       NET DELAY            0.305        57.022  1       
tlc0/i365_4_lut_adj_22770/A->tlc0/i365_4_lut_adj_22770/Z
                                          SLICE_R9C16C    C1_TO_F1_DELAY       0.450        57.472  1       
tlc0/n264_adj_50713                                       NET DELAY            3.364        60.836  1       
tlc0/i1_4_lut_adj_22767/A->tlc0/i1_4_lut_adj_22767/Z
                                          SLICE_R10C23B   D1_TO_F1_DELAY       0.450        61.286  4       
tlc0/n260_adj_49518                                       NET DELAY            3.960        65.246  1       
tlc0/i3_2_lut_3_lut_adj_21627/A->tlc0/i3_2_lut_3_lut_adj_21627/Z
                                          SLICE_R8C30B    D0_TO_F0_DELAY       0.450        65.696  4       
tlc0/n8_adj_49722                                         NET DELAY            3.285        68.981  1       
tlc0/i128165_4_lut/D->tlc0/i128165_4_lut/Z
                                          SLICE_R4C27B    D0_TO_F0_DELAY       0.450        69.431  1       
tlc0/n154797                                              NET DELAY            3.338        72.769  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA0
Path End         : tlc0/data_i0_i307/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 14
Delay Ratio      : 84.1% (route), 15.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -29.865 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Master Clock Source Latency                         0.000
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       13.050
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      42.823

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Master Clock Source Latency                   0.000
+ Source Clock Path Delay                      13.050
+ Data Path Delay                              59.639
--------------------------------------------   ------
End-of-path arrival time( ns )                 72.689

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK->tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA0
                                          EBR_EBR_R7C8    RCLK_TO_RDATA_DELAY  3.552        16.602  5       
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][0]
                                                          NET DELAY            3.271        19.873  1       
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_0_i1_3_lut/B->tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_0_i1_3_lut/Z
                                          SLICE_R8C16A    B0_TO_F0_DELAY       0.477        20.350  114     
tlc_data[0]                                               NET DELAY            6.476        26.826  1       
tlc0/mux_41_Mux_3_i204_3_lut_3_lut/A->tlc0/mux_41_Mux_3_i204_3_lut_3_lut/Z
                                          SLICE_R25C6D    C0_TO_F0_DELAY       0.477        27.303  3       
tlc0/n204_adj_49750                                       NET DELAY            6.278        33.581  1       
tlc0/n176414_bdd_4_lut/B->tlc0/n176414_bdd_4_lut/Z
                                          SLICE_R2C13C    D1_TO_F1_DELAY       0.450        34.031  1       
tlc0/n173153                                              NET DELAY            2.172        36.203  1       
tlc0/tlc_data[5]_bdd_4_lut_366/B->tlc0/tlc_data[5]_bdd_4_lut_366/Z
                                          SLICE_R2C14B    D0_TO_F0_DELAY       0.450        36.653  1       
tlc0/n176372                                              NET DELAY            2.172        38.825  1       
tlc0/n176372_bdd_4_lut/A->tlc0/n176372_bdd_4_lut/Z
                                          SLICE_R2C15B    D0_TO_F0_DELAY       0.450        39.275  3       
tlc0/n176375                                              NET DELAY            4.225        43.500  1       
tlc0/i145851_3_lut/A->tlc0/i145851_3_lut/Z
                                          SLICE_R8C10B    D1_TO_F1_DELAY       0.450        43.950  33      
tlc0/data_2111__N_2568[6]                                 NET DELAY            3.960        47.910  1       
tlc0/i314_3_lut_4_lut_4_lut/B->tlc0/i314_3_lut_4_lut_4_lut/Z
                                          SLICE_R11C16A   D1_TO_F1_DELAY       0.450        48.360  2       
tlc0/n185_adj_49938                                       NET DELAY            3.801        52.161  1       
tlc0/i362_3_lut/A->tlc0/i362_3_lut/Z      SLICE_R6C12C    D1_TO_F1_DELAY       0.450        52.611  2       
tlc0/n263_adj_50639                                       NET DELAY            3.629        56.240  1       
tlc0/i367_4_lut/A->tlc0/i367_4_lut/Z      SLICE_R9C16C    C0_TO_F0_DELAY       0.477        56.717  1       
tlc0/n211_adj_50715                                       NET DELAY            0.305        57.022  1       
tlc0/i365_4_lut_adj_22770/A->tlc0/i365_4_lut_adj_22770/Z
                                          SLICE_R9C16C    C1_TO_F1_DELAY       0.450        57.472  1       
tlc0/n264_adj_50713                                       NET DELAY            3.364        60.836  1       
tlc0/i1_4_lut_adj_22767/A->tlc0/i1_4_lut_adj_22767/Z
                                          SLICE_R10C23B   D1_TO_F1_DELAY       0.450        61.286  4       
tlc0/n260_adj_49518                                       NET DELAY            3.881        65.167  1       
tlc0/i3_2_lut_3_lut_adj_22485/A->tlc0/i3_2_lut_3_lut_adj_22485/Z
                                          SLICE_R5C25B    D0_TO_F0_DELAY       0.450        65.617  4       
tlc0/n8_adj_49960                                         NET DELAY            3.364        68.981  1       
tlc0/i128151_4_lut/D->tlc0/i128151_4_lut/Z
                                          SLICE_R8C26B    D1_TO_F1_DELAY       0.450        69.431  1       
tlc0/n154783                                              NET DELAY            3.258        72.689  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA0
Path End         : tlc0/data_i0_i316/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 14
Delay Ratio      : 84.1% (route), 15.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -29.865 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Master Clock Source Latency                         0.000
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       13.050
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      42.823

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Master Clock Source Latency                   0.000
+ Source Clock Path Delay                      13.050
+ Data Path Delay                              59.639
--------------------------------------------   ------
End-of-path arrival time( ns )                 72.689

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK->tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA0
                                          EBR_EBR_R7C8    RCLK_TO_RDATA_DELAY  3.552        16.602  5       
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][0]
                                                          NET DELAY            3.271        19.873  1       
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_0_i1_3_lut/B->tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_0_i1_3_lut/Z
                                          SLICE_R8C16A    B0_TO_F0_DELAY       0.477        20.350  114     
tlc_data[0]                                               NET DELAY            6.476        26.826  1       
tlc0/mux_41_Mux_3_i204_3_lut_3_lut/A->tlc0/mux_41_Mux_3_i204_3_lut_3_lut/Z
                                          SLICE_R25C6D    C0_TO_F0_DELAY       0.477        27.303  3       
tlc0/n204_adj_49750                                       NET DELAY            6.278        33.581  1       
tlc0/n176414_bdd_4_lut/B->tlc0/n176414_bdd_4_lut/Z
                                          SLICE_R2C13C    D1_TO_F1_DELAY       0.450        34.031  1       
tlc0/n173153                                              NET DELAY            2.172        36.203  1       
tlc0/tlc_data[5]_bdd_4_lut_366/B->tlc0/tlc_data[5]_bdd_4_lut_366/Z
                                          SLICE_R2C14B    D0_TO_F0_DELAY       0.450        36.653  1       
tlc0/n176372                                              NET DELAY            2.172        38.825  1       
tlc0/n176372_bdd_4_lut/A->tlc0/n176372_bdd_4_lut/Z
                                          SLICE_R2C15B    D0_TO_F0_DELAY       0.450        39.275  3       
tlc0/n176375                                              NET DELAY            4.225        43.500  1       
tlc0/i145851_3_lut/A->tlc0/i145851_3_lut/Z
                                          SLICE_R8C10B    D1_TO_F1_DELAY       0.450        43.950  33      
tlc0/data_2111__N_2568[6]                                 NET DELAY            3.960        47.910  1       
tlc0/i314_3_lut_4_lut_4_lut/B->tlc0/i314_3_lut_4_lut_4_lut/Z
                                          SLICE_R11C16A   D1_TO_F1_DELAY       0.450        48.360  2       
tlc0/n185_adj_49938                                       NET DELAY            3.801        52.161  1       
tlc0/i362_3_lut/A->tlc0/i362_3_lut/Z      SLICE_R6C12C    D1_TO_F1_DELAY       0.450        52.611  2       
tlc0/n263_adj_50639                                       NET DELAY            3.629        56.240  1       
tlc0/i367_4_lut/A->tlc0/i367_4_lut/Z      SLICE_R9C16C    C0_TO_F0_DELAY       0.477        56.717  1       
tlc0/n211_adj_50715                                       NET DELAY            0.305        57.022  1       
tlc0/i365_4_lut_adj_22770/A->tlc0/i365_4_lut_adj_22770/Z
                                          SLICE_R9C16C    C1_TO_F1_DELAY       0.450        57.472  1       
tlc0/n264_adj_50713                                       NET DELAY            3.364        60.836  1       
tlc0/i1_4_lut_adj_22767/A->tlc0/i1_4_lut_adj_22767/Z
                                          SLICE_R10C23B   D1_TO_F1_DELAY       0.450        61.286  4       
tlc0/n260_adj_49518                                       NET DELAY            3.960        65.246  1       
tlc0/i3_2_lut_3_lut_adj_21627/A->tlc0/i3_2_lut_3_lut_adj_21627/Z
                                          SLICE_R8C30B    D0_TO_F0_DELAY       0.450        65.696  4       
tlc0/n8_adj_49722                                         NET DELAY            3.285        68.981  1       
tlc0/i128164_4_lut/D->tlc0/i128164_4_lut/Z
                                          SLICE_R5C27B    D1_TO_F1_DELAY       0.450        69.431  1       
tlc0/n154796                                              NET DELAY            3.258        72.689  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA0
Path End         : tlc0/data_i0_i313/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 14
Delay Ratio      : 84.0% (route), 16.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -29.349 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Master Clock Source Latency                         0.000
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       13.050
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      42.823

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Master Clock Source Latency                   0.000
+ Source Clock Path Delay                      13.050
+ Data Path Delay                              59.123
--------------------------------------------   ------
End-of-path arrival time( ns )                 72.173

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK->tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA0
                                          EBR_EBR_R7C8    RCLK_TO_RDATA_DELAY  3.552        16.602  5       
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][0]
                                                          NET DELAY            3.271        19.873  1       
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_0_i1_3_lut/B->tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_0_i1_3_lut/Z
                                          SLICE_R8C16A    B0_TO_F0_DELAY       0.477        20.350  114     
tlc_data[0]                                               NET DELAY            6.476        26.826  1       
tlc0/mux_41_Mux_3_i204_3_lut_3_lut/A->tlc0/mux_41_Mux_3_i204_3_lut_3_lut/Z
                                          SLICE_R25C6D    C0_TO_F0_DELAY       0.477        27.303  3       
tlc0/n204_adj_49750                                       NET DELAY            6.278        33.581  1       
tlc0/n176414_bdd_4_lut/B->tlc0/n176414_bdd_4_lut/Z
                                          SLICE_R2C13C    D1_TO_F1_DELAY       0.450        34.031  1       
tlc0/n173153                                              NET DELAY            2.172        36.203  1       
tlc0/tlc_data[5]_bdd_4_lut_366/B->tlc0/tlc_data[5]_bdd_4_lut_366/Z
                                          SLICE_R2C14B    D0_TO_F0_DELAY       0.450        36.653  1       
tlc0/n176372                                              NET DELAY            2.172        38.825  1       
tlc0/n176372_bdd_4_lut/A->tlc0/n176372_bdd_4_lut/Z
                                          SLICE_R2C15B    D0_TO_F0_DELAY       0.450        39.275  3       
tlc0/n176375                                              NET DELAY            4.225        43.500  1       
tlc0/i145851_3_lut/A->tlc0/i145851_3_lut/Z
                                          SLICE_R8C10B    D1_TO_F1_DELAY       0.450        43.950  33      
tlc0/data_2111__N_2568[6]                                 NET DELAY            3.960        47.910  1       
tlc0/i314_3_lut_4_lut_4_lut/B->tlc0/i314_3_lut_4_lut_4_lut/Z
                                          SLICE_R11C16A   D1_TO_F1_DELAY       0.450        48.360  2       
tlc0/n185_adj_49938                                       NET DELAY            3.801        52.161  1       
tlc0/i362_3_lut/A->tlc0/i362_3_lut/Z      SLICE_R6C12C    D1_TO_F1_DELAY       0.450        52.611  2       
tlc0/n263_adj_50639                                       NET DELAY            3.629        56.240  1       
tlc0/i367_4_lut/A->tlc0/i367_4_lut/Z      SLICE_R9C16C    C0_TO_F0_DELAY       0.477        56.717  1       
tlc0/n211_adj_50715                                       NET DELAY            0.305        57.022  1       
tlc0/i365_4_lut_adj_22770/A->tlc0/i365_4_lut_adj_22770/Z
                                          SLICE_R9C16C    C1_TO_F1_DELAY       0.450        57.472  1       
tlc0/n264_adj_50713                                       NET DELAY            3.364        60.836  1       
tlc0/i1_4_lut_adj_22767/A->tlc0/i1_4_lut_adj_22767/Z
                                          SLICE_R10C23B   D1_TO_F1_DELAY       0.450        61.286  4       
tlc0/n260_adj_49518                                       NET DELAY            3.881        65.167  1       
tlc0/i3_2_lut_3_lut_adj_21500/A->tlc0/i3_2_lut_3_lut_adj_21500/Z
                                          SLICE_R5C30B    D0_TO_F0_DELAY       0.450        65.617  4       
tlc0/n8_adj_49484                                         NET DELAY            3.364        68.981  1       
tlc0/i128158_4_lut/D->tlc0/i128158_4_lut/Z
                                          SLICE_R4C25B    D0_TO_F0_DELAY       0.450        69.431  1       
tlc0/n154790                                              NET DELAY            2.742        72.173  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA0
Path End         : tlc0/data_i0_i318/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 14
Delay Ratio      : 83.9% (route), 16.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -29.308 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Master Clock Source Latency                         0.000
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       13.050
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      42.823

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Master Clock Source Latency                   0.000
+ Source Clock Path Delay                      13.050
+ Data Path Delay                              59.082
--------------------------------------------   ------
End-of-path arrival time( ns )                 72.132

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK->tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA0
                                          EBR_EBR_R7C8    RCLK_TO_RDATA_DELAY  3.552        16.602  5       
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][0]
                                                          NET DELAY            3.271        19.873  1       
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_0_i1_3_lut/B->tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_0_i1_3_lut/Z
                                          SLICE_R8C16A    B0_TO_F0_DELAY       0.477        20.350  114     
tlc_data[0]                                               NET DELAY            6.476        26.826  1       
tlc0/mux_41_Mux_3_i204_3_lut_3_lut/A->tlc0/mux_41_Mux_3_i204_3_lut_3_lut/Z
                                          SLICE_R25C6D    C0_TO_F0_DELAY       0.477        27.303  3       
tlc0/n204_adj_49750                                       NET DELAY            6.278        33.581  1       
tlc0/n176414_bdd_4_lut/B->tlc0/n176414_bdd_4_lut/Z
                                          SLICE_R2C13C    D1_TO_F1_DELAY       0.450        34.031  1       
tlc0/n173153                                              NET DELAY            2.172        36.203  1       
tlc0/tlc_data[5]_bdd_4_lut_366/B->tlc0/tlc_data[5]_bdd_4_lut_366/Z
                                          SLICE_R2C14B    D0_TO_F0_DELAY       0.450        36.653  1       
tlc0/n176372                                              NET DELAY            2.172        38.825  1       
tlc0/n176372_bdd_4_lut/A->tlc0/n176372_bdd_4_lut/Z
                                          SLICE_R2C15B    D0_TO_F0_DELAY       0.450        39.275  3       
tlc0/n176375                                              NET DELAY            4.225        43.500  1       
tlc0/i145851_3_lut/A->tlc0/i145851_3_lut/Z
                                          SLICE_R8C10B    D1_TO_F1_DELAY       0.450        43.950  33      
tlc0/data_2111__N_2568[6]                                 NET DELAY            3.960        47.910  1       
tlc0/i314_3_lut_4_lut_4_lut/B->tlc0/i314_3_lut_4_lut_4_lut/Z
                                          SLICE_R11C16A   D1_TO_F1_DELAY       0.450        48.360  2       
tlc0/n185_adj_49938                                       NET DELAY            3.801        52.161  1       
tlc0/i362_3_lut/A->tlc0/i362_3_lut/Z      SLICE_R6C12C    D1_TO_F1_DELAY       0.450        52.611  2       
tlc0/n263_adj_50639                                       NET DELAY            3.629        56.240  1       
tlc0/i367_4_lut/A->tlc0/i367_4_lut/Z      SLICE_R9C16C    C0_TO_F0_DELAY       0.477        56.717  1       
tlc0/n211_adj_50715                                       NET DELAY            0.305        57.022  1       
tlc0/i365_4_lut_adj_22770/A->tlc0/i365_4_lut_adj_22770/Z
                                          SLICE_R9C16C    C1_TO_F1_DELAY       0.450        57.472  1       
tlc0/n264_adj_50713                                       NET DELAY            3.364        60.836  1       
tlc0/i1_4_lut_adj_22767/A->tlc0/i1_4_lut_adj_22767/Z
                                          SLICE_R10C23B   D1_TO_F1_DELAY       0.450        61.286  4       
tlc0/n260_adj_49518                                       NET DELAY            3.960        65.246  1       
tlc0/i3_2_lut_3_lut_adj_21627/A->tlc0/i3_2_lut_3_lut_adj_21627/Z
                                          SLICE_R8C30B    D0_TO_F0_DELAY       0.450        65.696  4       
tlc0/n8_adj_49722                                         NET DELAY            2.768        68.464  1       
tlc0/i128166_4_lut/D->tlc0/i128166_4_lut/Z
                                          SLICE_R10C30B   D1_TO_F1_DELAY       0.450        68.914  1       
tlc0/n154798                                              NET DELAY            3.218        72.132  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA0
Path End         : tlc0/data_i0_i312/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 14
Delay Ratio      : 83.9% (route), 16.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -29.269 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Master Clock Source Latency                         0.000
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       13.050
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      42.823

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Master Clock Source Latency                   0.000
+ Source Clock Path Delay                      13.050
+ Data Path Delay                              59.043
--------------------------------------------   ------
End-of-path arrival time( ns )                 72.093

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK->tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA0
                                          EBR_EBR_R7C8    RCLK_TO_RDATA_DELAY  3.552        16.602  5       
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][0]
                                                          NET DELAY            3.271        19.873  1       
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_0_i1_3_lut/B->tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_0_i1_3_lut/Z
                                          SLICE_R8C16A    B0_TO_F0_DELAY       0.477        20.350  114     
tlc_data[0]                                               NET DELAY            6.476        26.826  1       
tlc0/mux_41_Mux_3_i204_3_lut_3_lut/A->tlc0/mux_41_Mux_3_i204_3_lut_3_lut/Z
                                          SLICE_R25C6D    C0_TO_F0_DELAY       0.477        27.303  3       
tlc0/n204_adj_49750                                       NET DELAY            6.278        33.581  1       
tlc0/n176414_bdd_4_lut/B->tlc0/n176414_bdd_4_lut/Z
                                          SLICE_R2C13C    D1_TO_F1_DELAY       0.450        34.031  1       
tlc0/n173153                                              NET DELAY            2.172        36.203  1       
tlc0/tlc_data[5]_bdd_4_lut_366/B->tlc0/tlc_data[5]_bdd_4_lut_366/Z
                                          SLICE_R2C14B    D0_TO_F0_DELAY       0.450        36.653  1       
tlc0/n176372                                              NET DELAY            2.172        38.825  1       
tlc0/n176372_bdd_4_lut/A->tlc0/n176372_bdd_4_lut/Z
                                          SLICE_R2C15B    D0_TO_F0_DELAY       0.450        39.275  3       
tlc0/n176375                                              NET DELAY            4.225        43.500  1       
tlc0/i145851_3_lut/A->tlc0/i145851_3_lut/Z
                                          SLICE_R8C10B    D1_TO_F1_DELAY       0.450        43.950  33      
tlc0/data_2111__N_2568[6]                                 NET DELAY            3.960        47.910  1       
tlc0/i314_3_lut_4_lut_4_lut/B->tlc0/i314_3_lut_4_lut_4_lut/Z
                                          SLICE_R11C16A   D1_TO_F1_DELAY       0.450        48.360  2       
tlc0/n185_adj_49938                                       NET DELAY            3.801        52.161  1       
tlc0/i362_3_lut/A->tlc0/i362_3_lut/Z      SLICE_R6C12C    D1_TO_F1_DELAY       0.450        52.611  2       
tlc0/n263_adj_50639                                       NET DELAY            3.629        56.240  1       
tlc0/i367_4_lut/A->tlc0/i367_4_lut/Z      SLICE_R9C16C    C0_TO_F0_DELAY       0.477        56.717  1       
tlc0/n211_adj_50715                                       NET DELAY            0.305        57.022  1       
tlc0/i365_4_lut_adj_22770/A->tlc0/i365_4_lut_adj_22770/Z
                                          SLICE_R9C16C    C1_TO_F1_DELAY       0.450        57.472  1       
tlc0/n264_adj_50713                                       NET DELAY            3.364        60.836  1       
tlc0/i1_4_lut_adj_22767/A->tlc0/i1_4_lut_adj_22767/Z
                                          SLICE_R10C23B   D1_TO_F1_DELAY       0.450        61.286  4       
tlc0/n260_adj_49518                                       NET DELAY            3.881        65.167  1       
tlc0/i3_2_lut_3_lut_adj_21500/A->tlc0/i3_2_lut_3_lut_adj_21500/Z
                                          SLICE_R5C30B    D0_TO_F0_DELAY       0.450        65.617  4       
tlc0/n8_adj_49484                                         NET DELAY            2.768        68.385  1       
tlc0/i128157_4_lut/D->tlc0/i128157_4_lut/Z
                                          SLICE_R4C28B    D1_TO_F1_DELAY       0.450        68.835  1       
tlc0/n154789                                              NET DELAY            3.258        72.093  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA0
Path End         : tlc0/data_i0_i306/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 14
Delay Ratio      : 83.9% (route), 16.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -29.269 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Master Clock Source Latency                         0.000
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       13.050
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      42.823

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Master Clock Source Latency                   0.000
+ Source Clock Path Delay                      13.050
+ Data Path Delay                              59.043
--------------------------------------------   ------
End-of-path arrival time( ns )                 72.093

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK->tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA0
                                          EBR_EBR_R7C8    RCLK_TO_RDATA_DELAY  3.552        16.602  5       
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][0]
                                                          NET DELAY            3.271        19.873  1       
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_0_i1_3_lut/B->tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_0_i1_3_lut/Z
                                          SLICE_R8C16A    B0_TO_F0_DELAY       0.477        20.350  114     
tlc_data[0]                                               NET DELAY            6.476        26.826  1       
tlc0/mux_41_Mux_3_i204_3_lut_3_lut/A->tlc0/mux_41_Mux_3_i204_3_lut_3_lut/Z
                                          SLICE_R25C6D    C0_TO_F0_DELAY       0.477        27.303  3       
tlc0/n204_adj_49750                                       NET DELAY            6.278        33.581  1       
tlc0/n176414_bdd_4_lut/B->tlc0/n176414_bdd_4_lut/Z
                                          SLICE_R2C13C    D1_TO_F1_DELAY       0.450        34.031  1       
tlc0/n173153                                              NET DELAY            2.172        36.203  1       
tlc0/tlc_data[5]_bdd_4_lut_366/B->tlc0/tlc_data[5]_bdd_4_lut_366/Z
                                          SLICE_R2C14B    D0_TO_F0_DELAY       0.450        36.653  1       
tlc0/n176372                                              NET DELAY            2.172        38.825  1       
tlc0/n176372_bdd_4_lut/A->tlc0/n176372_bdd_4_lut/Z
                                          SLICE_R2C15B    D0_TO_F0_DELAY       0.450        39.275  3       
tlc0/n176375                                              NET DELAY            4.225        43.500  1       
tlc0/i145851_3_lut/A->tlc0/i145851_3_lut/Z
                                          SLICE_R8C10B    D1_TO_F1_DELAY       0.450        43.950  33      
tlc0/data_2111__N_2568[6]                                 NET DELAY            3.960        47.910  1       
tlc0/i314_3_lut_4_lut_4_lut/B->tlc0/i314_3_lut_4_lut_4_lut/Z
                                          SLICE_R11C16A   D1_TO_F1_DELAY       0.450        48.360  2       
tlc0/n185_adj_49938                                       NET DELAY            3.801        52.161  1       
tlc0/i362_3_lut/A->tlc0/i362_3_lut/Z      SLICE_R6C12C    D1_TO_F1_DELAY       0.450        52.611  2       
tlc0/n263_adj_50639                                       NET DELAY            3.629        56.240  1       
tlc0/i367_4_lut/A->tlc0/i367_4_lut/Z      SLICE_R9C16C    C0_TO_F0_DELAY       0.477        56.717  1       
tlc0/n211_adj_50715                                       NET DELAY            0.305        57.022  1       
tlc0/i365_4_lut_adj_22770/A->tlc0/i365_4_lut_adj_22770/Z
                                          SLICE_R9C16C    C1_TO_F1_DELAY       0.450        57.472  1       
tlc0/n264_adj_50713                                       NET DELAY            3.364        60.836  1       
tlc0/i1_4_lut_adj_22767/A->tlc0/i1_4_lut_adj_22767/Z
                                          SLICE_R10C23B   D1_TO_F1_DELAY       0.450        61.286  4       
tlc0/n260_adj_49518                                       NET DELAY            3.881        65.167  1       
tlc0/i3_2_lut_3_lut_adj_22485/A->tlc0/i3_2_lut_3_lut_adj_22485/Z
                                          SLICE_R5C25B    D0_TO_F0_DELAY       0.450        65.617  4       
tlc0/n8_adj_49960                                         NET DELAY            2.768        68.385  1       
tlc0/i128149_4_lut/D->tlc0/i128149_4_lut/Z
                                          SLICE_R8C25B    D1_TO_F1_DELAY       0.450        68.835  1       
tlc0/n154781                                              NET DELAY            3.258        72.093  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA0
Path End         : tlc0/data_i0_i305/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 14
Delay Ratio      : 83.8% (route), 16.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -28.753 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Master Clock Source Latency                         0.000
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       13.050
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      42.823

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Master Clock Source Latency                   0.000
+ Source Clock Path Delay                      13.050
+ Data Path Delay                              58.527
--------------------------------------------   ------
End-of-path arrival time( ns )                 71.577

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK->tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA0
                                          EBR_EBR_R7C8    RCLK_TO_RDATA_DELAY  3.552        16.602  5       
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][0]
                                                          NET DELAY            3.271        19.873  1       
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_0_i1_3_lut/B->tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_0_i1_3_lut/Z
                                          SLICE_R8C16A    B0_TO_F0_DELAY       0.477        20.350  114     
tlc_data[0]                                               NET DELAY            6.476        26.826  1       
tlc0/mux_41_Mux_3_i204_3_lut_3_lut/A->tlc0/mux_41_Mux_3_i204_3_lut_3_lut/Z
                                          SLICE_R25C6D    C0_TO_F0_DELAY       0.477        27.303  3       
tlc0/n204_adj_49750                                       NET DELAY            6.278        33.581  1       
tlc0/n176414_bdd_4_lut/B->tlc0/n176414_bdd_4_lut/Z
                                          SLICE_R2C13C    D1_TO_F1_DELAY       0.450        34.031  1       
tlc0/n173153                                              NET DELAY            2.172        36.203  1       
tlc0/tlc_data[5]_bdd_4_lut_366/B->tlc0/tlc_data[5]_bdd_4_lut_366/Z
                                          SLICE_R2C14B    D0_TO_F0_DELAY       0.450        36.653  1       
tlc0/n176372                                              NET DELAY            2.172        38.825  1       
tlc0/n176372_bdd_4_lut/A->tlc0/n176372_bdd_4_lut/Z
                                          SLICE_R2C15B    D0_TO_F0_DELAY       0.450        39.275  3       
tlc0/n176375                                              NET DELAY            4.225        43.500  1       
tlc0/i145851_3_lut/A->tlc0/i145851_3_lut/Z
                                          SLICE_R8C10B    D1_TO_F1_DELAY       0.450        43.950  33      
tlc0/data_2111__N_2568[6]                                 NET DELAY            3.960        47.910  1       
tlc0/i314_3_lut_4_lut_4_lut/B->tlc0/i314_3_lut_4_lut_4_lut/Z
                                          SLICE_R11C16A   D1_TO_F1_DELAY       0.450        48.360  2       
tlc0/n185_adj_49938                                       NET DELAY            3.801        52.161  1       
tlc0/i362_3_lut/A->tlc0/i362_3_lut/Z      SLICE_R6C12C    D1_TO_F1_DELAY       0.450        52.611  2       
tlc0/n263_adj_50639                                       NET DELAY            3.629        56.240  1       
tlc0/i367_4_lut/A->tlc0/i367_4_lut/Z      SLICE_R9C16C    C0_TO_F0_DELAY       0.477        56.717  1       
tlc0/n211_adj_50715                                       NET DELAY            0.305        57.022  1       
tlc0/i365_4_lut_adj_22770/A->tlc0/i365_4_lut_adj_22770/Z
                                          SLICE_R9C16C    C1_TO_F1_DELAY       0.450        57.472  1       
tlc0/n264_adj_50713                                       NET DELAY            3.364        60.836  1       
tlc0/i1_4_lut_adj_22767/A->tlc0/i1_4_lut_adj_22767/Z
                                          SLICE_R10C23B   D1_TO_F1_DELAY       0.450        61.286  4       
tlc0/n260_adj_49518                                       NET DELAY            3.881        65.167  1       
tlc0/i3_2_lut_3_lut_adj_22485/A->tlc0/i3_2_lut_3_lut_adj_22485/Z
                                          SLICE_R5C25B    D0_TO_F0_DELAY       0.450        65.617  4       
tlc0/n8_adj_49960                                         NET DELAY            2.768        68.385  1       
tlc0/i128147_4_lut/D->tlc0/i128147_4_lut/Z
                                          SLICE_R3C25B    D0_TO_F0_DELAY       0.450        68.835  1       
tlc0/n154779                                              NET DELAY            2.742        71.577  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA0
Path End         : tlc0/data_i0_i315/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 14
Delay Ratio      : 83.8% (route), 16.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -28.673 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Master Clock Source Latency                         0.000
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       13.050
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      42.823

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Master Clock Source Latency                   0.000
+ Source Clock Path Delay                      13.050
+ Data Path Delay                              58.447
--------------------------------------------   ------
End-of-path arrival time( ns )                 71.497

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK->tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA0
                                          EBR_EBR_R7C8    RCLK_TO_RDATA_DELAY  3.552        16.602  5       
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][0]
                                                          NET DELAY            3.271        19.873  1       
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_0_i1_3_lut/B->tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_0_i1_3_lut/Z
                                          SLICE_R8C16A    B0_TO_F0_DELAY       0.477        20.350  114     
tlc_data[0]                                               NET DELAY            6.476        26.826  1       
tlc0/mux_41_Mux_3_i204_3_lut_3_lut/A->tlc0/mux_41_Mux_3_i204_3_lut_3_lut/Z
                                          SLICE_R25C6D    C0_TO_F0_DELAY       0.477        27.303  3       
tlc0/n204_adj_49750                                       NET DELAY            6.278        33.581  1       
tlc0/n176414_bdd_4_lut/B->tlc0/n176414_bdd_4_lut/Z
                                          SLICE_R2C13C    D1_TO_F1_DELAY       0.450        34.031  1       
tlc0/n173153                                              NET DELAY            2.172        36.203  1       
tlc0/tlc_data[5]_bdd_4_lut_366/B->tlc0/tlc_data[5]_bdd_4_lut_366/Z
                                          SLICE_R2C14B    D0_TO_F0_DELAY       0.450        36.653  1       
tlc0/n176372                                              NET DELAY            2.172        38.825  1       
tlc0/n176372_bdd_4_lut/A->tlc0/n176372_bdd_4_lut/Z
                                          SLICE_R2C15B    D0_TO_F0_DELAY       0.450        39.275  3       
tlc0/n176375                                              NET DELAY            4.225        43.500  1       
tlc0/i145851_3_lut/A->tlc0/i145851_3_lut/Z
                                          SLICE_R8C10B    D1_TO_F1_DELAY       0.450        43.950  33      
tlc0/data_2111__N_2568[6]                                 NET DELAY            3.960        47.910  1       
tlc0/i314_3_lut_4_lut_4_lut/B->tlc0/i314_3_lut_4_lut_4_lut/Z
                                          SLICE_R11C16A   D1_TO_F1_DELAY       0.450        48.360  2       
tlc0/n185_adj_49938                                       NET DELAY            3.801        52.161  1       
tlc0/i362_3_lut/A->tlc0/i362_3_lut/Z      SLICE_R6C12C    D1_TO_F1_DELAY       0.450        52.611  2       
tlc0/n263_adj_50639                                       NET DELAY            3.629        56.240  1       
tlc0/i367_4_lut/A->tlc0/i367_4_lut/Z      SLICE_R9C16C    C0_TO_F0_DELAY       0.477        56.717  1       
tlc0/n211_adj_50715                                       NET DELAY            0.305        57.022  1       
tlc0/i365_4_lut_adj_22770/A->tlc0/i365_4_lut_adj_22770/Z
                                          SLICE_R9C16C    C1_TO_F1_DELAY       0.450        57.472  1       
tlc0/n264_adj_50713                                       NET DELAY            3.364        60.836  1       
tlc0/i1_4_lut_adj_22767/A->tlc0/i1_4_lut_adj_22767/Z
                                          SLICE_R10C23B   D1_TO_F1_DELAY       0.450        61.286  4       
tlc0/n260_adj_49518                                       NET DELAY            3.881        65.167  1       
tlc0/i3_2_lut_3_lut_adj_21500/A->tlc0/i3_2_lut_3_lut_adj_21500/Z
                                          SLICE_R5C30B    D0_TO_F0_DELAY       0.450        65.617  4       
tlc0/n8_adj_49484                                         NET DELAY            2.172        67.789  1       
tlc0/i128163_4_lut/D->tlc0/i128163_4_lut/Z
                                          SLICE_R4C30B    D1_TO_F1_DELAY       0.450        68.239  1       
tlc0/n154795                                              NET DELAY            3.258        71.497  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA0
Path End         : tlc0/data_i0_i374/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 14
Delay Ratio      : 83.7% (route), 16.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -28.580 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Master Clock Source Latency                         0.000
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       13.050
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      42.823

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Master Clock Source Latency                   0.000
+ Source Clock Path Delay                      13.050
+ Data Path Delay                              58.354
--------------------------------------------   ------
End-of-path arrival time( ns )                 71.404

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK->tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA0
                                          EBR_EBR_R7C8    RCLK_TO_RDATA_DELAY  3.552        16.602  5       
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][0]
                                                          NET DELAY            3.271        19.873  1       
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_0_i1_3_lut/B->tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_0_i1_3_lut/Z
                                          SLICE_R8C16A    B0_TO_F0_DELAY       0.477        20.350  114     
tlc_data[0]                                               NET DELAY            6.476        26.826  1       
tlc0/mux_41_Mux_3_i204_3_lut_3_lut/A->tlc0/mux_41_Mux_3_i204_3_lut_3_lut/Z
                                          SLICE_R25C6D    C0_TO_F0_DELAY       0.477        27.303  3       
tlc0/n204_adj_49750                                       NET DELAY            6.278        33.581  1       
tlc0/n176414_bdd_4_lut/B->tlc0/n176414_bdd_4_lut/Z
                                          SLICE_R2C13C    D1_TO_F1_DELAY       0.450        34.031  1       
tlc0/n173153                                              NET DELAY            2.172        36.203  1       
tlc0/tlc_data[5]_bdd_4_lut_366/B->tlc0/tlc_data[5]_bdd_4_lut_366/Z
                                          SLICE_R2C14B    D0_TO_F0_DELAY       0.450        36.653  1       
tlc0/n176372                                              NET DELAY            2.172        38.825  1       
tlc0/n176372_bdd_4_lut/A->tlc0/n176372_bdd_4_lut/Z
                                          SLICE_R2C15B    D0_TO_F0_DELAY       0.450        39.275  3       
tlc0/n176375                                              NET DELAY            4.225        43.500  1       
tlc0/i145851_3_lut/A->tlc0/i145851_3_lut/Z
                                          SLICE_R8C10B    D1_TO_F1_DELAY       0.450        43.950  33      
tlc0/data_2111__N_2568[6]                                 NET DELAY            2.768        46.718  1       
tlc0/i148037_2_lut_3_lut/A->tlc0/i148037_2_lut_3_lut/Z
                                          SLICE_R6C10A    D0_TO_F0_DELAY       0.477        47.195  1       
tlc0/n173891                                              NET DELAY            0.305        47.500  1       
tlc0/i316_4_lut_adj_23107/B->tlc0/i316_4_lut_adj_23107/Z
                                          SLICE_R6C10A    C1_TO_F1_DELAY       0.450        47.950  1       
tlc0/n187_adj_50846                                       NET DELAY            3.364        51.314  1       
tlc0/i147830_4_lut/A->tlc0/i147830_4_lut/Z
                                          SLICE_R5C13C    D1_TO_F1_DELAY       0.450        51.764  1       
tlc0/n173897                                              NET DELAY            2.172        53.936  1       
tlc0/i148127_4_lut/A->tlc0/i148127_4_lut/Z
                                          SLICE_R6C14C    D1_TO_F1_DELAY       0.450        54.386  1       
tlc0/n173896                                              NET DELAY            4.225        58.611  1       
tlc0/i315_4_lut_adj_23079/A->tlc0/i315_4_lut_adj_23079/Z
                                          SLICE_R9C24A    D1_TO_F1_DELAY       0.450        59.061  4       
tlc0/n225_adj_50484                                       NET DELAY            4.318        63.379  1       
tlc0/i3_2_lut_3_lut_adj_22391/A->tlc0/i3_2_lut_3_lut_adj_22391/Z
                                          SLICE_R21C24C   D0_TO_F0_DELAY       0.450        63.829  4       
tlc0/n8_adj_50306                                         NET DELAY            3.907        67.736  1       
tlc0/i128239_4_lut/D->tlc0/i128239_4_lut/Z
                                          SLICE_R19C30B   D1_TO_F1_DELAY       0.450        68.186  1       
tlc0/n154871                                              NET DELAY            3.218        71.404  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 
----------------------------------------------------------------------
116 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i13/Q
Path End         : line_time_i0_i13/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    5.510

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   5.510
+ Data Path Delay                           3.112
-----------------------------------------   -----
End-of-path arrival time( ns )              8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{line_time_i0_i13/CK   line_time_i0_i12/CK}->line_time_i0_i13/Q
                                          SLICE_R4C27D    CLK_TO_Q0_DELAY  1.391         6.901  3       
line_time[13]                                             NET DELAY        1.271         8.172  1       
i128559_3_lut/A->i128559_3_lut/Z          SLICE_R4C27D    D0_TO_F0_DELAY   0.450         8.622  1       
n155191                                                   NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i12/Q
Path End         : line_time_i0_i12/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    5.510

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   5.510
+ Data Path Delay                           3.112
-----------------------------------------   -----
End-of-path arrival time( ns )              8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{line_time_i0_i13/CK   line_time_i0_i12/CK}->line_time_i0_i12/Q
                                          SLICE_R4C27D    CLK_TO_Q1_DELAY  1.391         6.901  3       
line_time[12]                                             NET DELAY        1.271         8.172  1       
i128549_3_lut/A->i128549_3_lut/Z          SLICE_R4C27D    D1_TO_F1_DELAY   0.450         8.622  1       
n155181                                                   NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122263__i11/Q
Path End         : line_time_i0_i11/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    5.510

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   5.510
+ Data Path Delay                           3.112
-----------------------------------------   -----
End-of-path arrival time( ns )              8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{frame_time_counter_122263__i11/CK   frame_time_counter_122263__i12/CK}->frame_time_counter_122263__i11/Q
                                          SLICE_R2C23C    CLK_TO_Q0_DELAY  1.391         6.901  2       
frame_time_counter[11]                                    NET DELAY        1.271         8.172  1       
i128582_3_lut/B->i128582_3_lut/Z          SLICE_R3C24C    D0_TO_F0_DELAY   0.450         8.622  1       
n155214                                                   NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i8/Q
Path End         : line_time_i0_i8/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    5.510

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   5.510
+ Data Path Delay                           3.112
-----------------------------------------   -----
End-of-path arrival time( ns )              8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{line_time_i0_i9/CK   line_time_i0_i8/CK}->line_time_i0_i8/Q
                                          SLICE_R3C24D    CLK_TO_Q1_DELAY  1.391         6.901  3       
line_time[8]                                              NET DELAY        1.271         8.172  1       
i128543_3_lut/A->i128543_3_lut/Z          SLICE_R3C24D    D1_TO_F1_DELAY   0.450         8.622  1       
n155175                                                   NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122263__i10/Q
Path End         : line_time_i0_i10/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    5.510

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   5.510
+ Data Path Delay                           3.112
-----------------------------------------   -----
End-of-path arrival time( ns )              8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{frame_time_counter_122263__i9/CK   frame_time_counter_122263__i10/CK}->frame_time_counter_122263__i10/Q
                                          SLICE_R2C23B    CLK_TO_Q1_DELAY  1.391         6.901  2       
frame_time_counter[10]                                    NET DELAY        1.271         8.172  1       
i128548_3_lut/B->i128548_3_lut/Z          SLICE_R3C24C    D1_TO_F1_DELAY   0.450         8.622  1       
n155180                                                   NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i22/Q
Path End         : line_time_i0_i22/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    5.510

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   5.510
+ Data Path Delay                           3.112
-----------------------------------------   -----
End-of-path arrival time( ns )              8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{line_time_i0_i23/CK   line_time_i0_i22/CK}->line_time_i0_i22/Q
                                          SLICE_R3C23D    CLK_TO_Q1_DELAY  1.391         6.901  3       
line_time[22]                                             NET DELAY        1.271         8.172  1       
i128578_3_lut/A->i128578_3_lut/Z          SLICE_R3C23D    D1_TO_F1_DELAY   0.450         8.622  1       
n155210                                                   NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i15/Q
Path End         : line_time_i0_i15/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    5.510

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   5.510
+ Data Path Delay                           3.112
-----------------------------------------   -----
End-of-path arrival time( ns )              8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{line_time_i0_i14/CK   line_time_i0_i15/CK}->line_time_i0_i15/Q
                                          SLICE_R2C29C    CLK_TO_Q1_DELAY  1.391         6.901  3       
line_time[15]                                             NET DELAY        1.271         8.172  1       
i128560_3_lut/A->i128560_3_lut/Z          SLICE_R2C29C    D1_TO_F1_DELAY   0.450         8.622  1       
n155192                                                   NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i21/Q
Path End         : line_time_i0_i21/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    5.510

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   5.510
+ Data Path Delay                           3.112
-----------------------------------------   -----
End-of-path arrival time( ns )              8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{line_time_i0_i20/CK   line_time_i0_i21/CK}->line_time_i0_i21/Q
                                          SLICE_R2C31C    CLK_TO_Q1_DELAY  1.391         6.901  3       
line_time[21]                                             NET DELAY        1.271         8.172  1       
i128562_3_lut/A->i128562_3_lut/Z          SLICE_R2C31C    D1_TO_F1_DELAY   0.450         8.622  1       
n155194                                                   NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i17/Q
Path End         : line_time_i0_i17/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    5.510

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   5.510
+ Data Path Delay                           3.112
-----------------------------------------   -----
End-of-path arrival time( ns )              8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{line_time_i0_i16/CK   line_time_i0_i17/CK}->line_time_i0_i17/Q
                                          SLICE_R2C29D    CLK_TO_Q1_DELAY  1.391         6.901  3       
line_time[17]                                             NET DELAY        1.271         8.172  1       
i128586_3_lut/A->i128586_3_lut/Z          SLICE_R2C29D    D1_TO_F1_DELAY   0.450         8.622  1       
n155218                                                   NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i5/Q
Path End         : line_time_i0_i5/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    5.510

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   5.510
+ Data Path Delay                           3.112
-----------------------------------------   -----
End-of-path arrival time( ns )              8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{line_time_i0_i5/CK   line_time_i0_i4/CK}->line_time_i0_i5/Q
                                          SLICE_R2C21D    CLK_TO_Q0_DELAY  1.391         6.901  3       
line_time[5]                                              NET DELAY        1.271         8.172  1       
i128590_3_lut/A->i128590_3_lut/Z          SLICE_R2C21D    D0_TO_F0_DELAY   0.450         8.622  1       
n155222                                                   NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.3  Hold path details for constraint: create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 
----------------------------------------------------------------------
1659 endpoints scored, 1 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_sync_i0/Q
Path End         : tlc0/line_cdc_i0/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 61.4% (route), 38.6% (logic)
Clock Skew       : 7.540 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -2.772 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        13.050
+ Hold Time                                           -0.000
--------------------------------------------------   -------
End-of-path required time( ns )                      346.383

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              4.768
------------------------------------------   -------
End-of-path arrival time( ns )               343.611

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
line_sync_i0/CK->line_sync_i0/Q           SLICE_R3C25D    CLK_TO_Q1_DELAY  1.391         6.901  3       
line_sync_c                                               NET DELAY        2.927         9.828  1       
SLICE_167/B0->SLICE_167/F0                SLICE_R3C21D    B0_TO_F0_DELAY   0.450        10.278  1       
line_sync_c/sig_002/FeedThruLUT                           NET DELAY        0.000        10.278  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i9/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 75.6% (route), 24.4% (logic)
Clock Skew       : 7.540 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.008 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        13.050
+ Hold Time                                           -0.000
--------------------------------------------------   -------
End-of-path required time( ns )                      346.383

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              7.549
------------------------------------------   -------
End-of-path arrival time( ns )               346.392

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R4C27C    CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        5.708        12.609  1       
i128575_2_lut_2_lut/A->i128575_2_lut_2_lut/Z
                                          SLICE_R3C6A     D1_TO_F1_DELAY   0.450        13.059  1       
n155207                                                   NET DELAY        0.000        13.059  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : {tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i10/SR   tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i9/SR}
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 80.5% (route), 19.5% (logic)
Clock Skew       : 7.540 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.102 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        13.050
+ Hold Time                                            0.517
--------------------------------------------------   -------
End-of-path required time( ns )                      345.866

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              7.126
------------------------------------------   -------
End-of-path arrival time( ns )               345.969

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R4C27C    CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        5.735        12.636  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/aempty_flag_impl.aempty_flag_r/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 80.8% (route), 19.2% (logic)
Clock Skew       : 7.540 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.208 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        13.050
+ Hold Time                                            0.517
--------------------------------------------------   -------
End-of-path required time( ns )                      345.866

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              7.232
------------------------------------------   -------
End-of-path arrival time( ns )               346.075

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R4C27C    CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        5.841        12.742  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/empty_r/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 80.8% (route), 19.2% (logic)
Clock Skew       : 7.540 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.208 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        13.050
+ Hold Time                                            0.517
--------------------------------------------------   -------
End-of-path required time( ns )                      345.866

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              7.232
------------------------------------------   -------
End-of-path arrival time( ns )               346.075

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R4C27C    CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        5.841        12.742  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i5/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 7.540 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.313 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        13.050
+ Hold Time                                           -0.000
--------------------------------------------------   -------
End-of-path required time( ns )                      346.383

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              7.854
------------------------------------------   -------
End-of-path arrival time( ns )               346.697

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R4C27C    CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        6.013        12.914  1       
i128579_2_lut_2_lut/A->i128579_2_lut_2_lut/Z
                                          SLICE_R3C6B     C0_TO_F0_DELAY   0.450        13.364  1       
n155211                                                   NET DELAY        0.000        13.364  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i11/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 7.540 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.313 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        13.050
+ Hold Time                                           -0.000
--------------------------------------------------   -------
End-of-path required time( ns )                      346.383

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              7.854
------------------------------------------   -------
End-of-path arrival time( ns )               346.697

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R4C27C    CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        6.013        12.914  1       
i128555_2_lut_2_lut/A->i128555_2_lut_2_lut/Z
                                          SLICE_R4C6C     C1_TO_F1_DELAY   0.450        13.364  1       
n155187                                                   NET DELAY        0.000        13.364  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i6/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 7.540 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.366 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        13.050
+ Hold Time                                           -0.000
--------------------------------------------------   -------
End-of-path required time( ns )                      346.383

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              7.907
------------------------------------------   -------
End-of-path arrival time( ns )               346.750

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R4C27C    CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        6.066        12.967  1       
i128539_2_lut_2_lut/A->i128539_2_lut_2_lut/Z
                                          SLICE_R3C6B     B1_TO_F1_DELAY   0.450        13.417  1       
n155171                                                   NET DELAY        0.000        13.417  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i11/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 7.540 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.366 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        13.050
+ Hold Time                                           -0.000
--------------------------------------------------   -------
End-of-path required time( ns )                      346.383

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              7.907
------------------------------------------   -------
End-of-path arrival time( ns )               346.750

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R4C27C    CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        6.066        12.967  1       
i128580_2_lut_2_lut/A->i128580_2_lut_2_lut/Z
                                          SLICE_R4C6C     B0_TO_F0_DELAY   0.450        13.417  1       
n155212                                                   NET DELAY        0.000        13.417  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i4/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : 7.540 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.909 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        13.050
+ Hold Time                                           -0.000
--------------------------------------------------   -------
End-of-path required time( ns )                      346.383

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              8.450
------------------------------------------   -------
End-of-path arrival time( ns )               347.293

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  43      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R4C27C    CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        6.609        13.510  1       
i128544_2_lut_2_lut/A->i128544_2_lut_2_lut/Z
                                          SLICE_R5C2C     D1_TO_F1_DELAY   0.450        13.960  1       
n155176                                                   NET DELAY        0.000        13.960  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  595     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  595     
tlc_sclk_c                                                NET DELAY      12.900        13.050  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

