Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jan 10 17:23:15 2019
| Host         : JMP-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dsed_audio_control_sets_placed.rpt
| Design       : dsed_audio
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |           10 |
| No           | No                    | Yes                    |              62 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             140 |           49 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------------+--------------------------------------------------+------------------+----------------+
|     Clock Signal     |               Enable Signal               |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+----------------------+-------------------------------------------+--------------------------------------------------+------------------+----------------+
|  U_CLK/inst/clk_out1 |                                           | U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_3_n_0 |                1 |              2 |
|  U_CLK/inst/clk_out1 | U_AI/U_MICRO/dato1_reg_1                  | U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_3_n_0 |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_AI/U_MICRO/dato2_reg_0                  | U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_3_n_0 |                4 |              8 |
|  U_CLK/inst/clk_out1 | FILTR/CTRL/E[0]                           | reset_IBUF                                       |                2 |              8 |
|  U_CLK/inst/clk_out1 | U_AI/U_EN/Q[1]                            | ADDR/AR[0]                                       |                4 |             10 |
|  U_CLK/inst/clk_out1 |                                           |                                                  |               10 |             15 |
|  U_CLK/inst/clk_out1 | U_AI/U_MICRO/E[0]                         | ADDR/last_record_reg0                            |                7 |             19 |
|  U_CLK/inst/clk_out1 | U_AI/U_MICRO/last_record_reg_reg[18]_1[0] | ADDR/last_record_reg0                            |                6 |             19 |
|  U_CLK/inst/clk_out1 |                                           | ADDR/last_record_reg0                            |               10 |             20 |
|  U_CLK/inst/clk_out1 | U_AI/U_EN/en_4                            | U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_3_n_0 |               11 |             20 |
|  U_CLK/inst/clk_out1 |                                           | reset_IBUF                                       |               11 |             40 |
|  U_CLK/inst/clk_out1 | FILTR/CTRL/x_hold_reg                     | reset_IBUF                                       |               12 |             48 |
+----------------------+-------------------------------------------+--------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 8      |                     3 |
| 10     |                     1 |
| 15     |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


