// Seed: 4174062218
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input wire id_2
    , id_6,
    input uwire id_3,
    output wor id_4
);
  always @(1) id_1 = id_2 != id_3;
  wire id_7;
  wire id_8;
  id_9(
      .id_0(1), .id_1(id_8), .id_2(id_7), .id_3(id_8), .id_4(1)
  );
endmodule
module module_1 (
    input logic id_0,
    input wor id_1,
    input tri1 id_2,
    output logic id_3,
    input wire id_4,
    output tri0 id_5,
    output tri id_6,
    input wand id_7,
    output wor id_8,
    input supply0 id_9,
    output wand id_10
);
  tri id_12 = id_2;
  assign id_3 = 1;
  wire id_13;
  assign id_3 = (id_0);
  module_0(
      id_12, id_5, id_1, id_7, id_12
  );
  wor id_14;
  assign id_5 = id_4;
  wire id_15;
  always @(1, posedge ~id_4)
    if (id_14 == id_12) $display(id_15);
    else id_3 <= 1;
endmodule
