{
  "module_name": "encx24j600_hw.h",
  "hash_id": "39cc2e2e4ceea2f5f4882bd61212090ce69dfefed57ff0f95e5a3c3a5b32202c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/microchip/encx24j600_hw.h",
  "human_readable_source": " \n \n\n#ifndef _ENCX24J600_HW_H\n#define _ENCX24J600_HW_H\n\nstruct encx24j600_context {\n\tstruct spi_device *spi;\n\tstruct regmap *regmap;\n\tstruct regmap *phymap;\n\tstruct mutex mutex;  \n\tint bank;\n};\n\nint devm_regmap_init_encx24j600(struct device *dev,\n\t\t\t\tstruct encx24j600_context *ctx);\n\n \n#define BANK_SELECT(bank) (0xC0 | ((bank & (BANK_MASK >> BANK_SHIFT)) << 1))\n#define B0SEL 0xC0\t\t \n#define B1SEL 0xC2\t\t \n#define B2SEL 0xC4\t\t \n#define B3SEL 0xC6\t\t \n#define SETETHRST 0xCA\t\t \n#define FCDISABLE 0xE0\t\t \n#define FCSINGLE 0xE2\t\t \n#define FCMULTIPLE 0xE4\t\t \n#define FCCLEAR 0xE6\t\t \n#define SETPKTDEC 0xCC\t\t \n#define DMASTOP 0xD2\t\t \n#define DMACKSUM 0xD8\t\t \n#define DMACKSUMS 0xDA\t\t \n#define DMACOPY 0xDC\t\t \n#define DMACOPYS 0xDE\t\t \n#define SETTXRTS 0xD4\t\t \n#define ENABLERX 0xE8\t\t \n#define DISABLERX 0xEA\t\t \n#define SETEIE 0xEC\t\t \n#define CLREIE 0xEE\t\t \n\n \n#define RBSEL 0xC8\t\t \n\n \n#define WGPRDPT 0x60\t\t \n#define RGPRDPT 0x62\t\t \n#define WRXRDPT 0x64\t\t \n#define RRXRDPT 0x66\t\t \n#define WUDARDPT 0x68\t\t \n#define RUDARDPT 0x6A\t\t \n#define WGPWRPT 0x6C\t\t \n#define RGPWRPT 0x6E\t\t \n#define WRXWRPT 0x70\t\t \n#define RRXWRPT 0x72\t\t \n#define WUDAWRPT 0x74\t\t \n#define RUDAWRPT 0x76\t\t \n\n \n#define RCRCODE 0x00\n#define WCRCODE 0x40\n#define BFSCODE 0x80\n#define BFCCODE 0xA0\n#define RCR(addr) (RCRCODE | (addr & ADDR_MASK))  \n#define WCR(addr) (WCRCODE | (addr & ADDR_MASK))  \n#define RCRU 0x20\t\t \n#define WCRU 0x22\t\t \n#define BFS(addr) (BFSCODE | (addr & ADDR_MASK))  \n#define BFC(addr) (BFCCODE | (addr & ADDR_MASK))  \n#define BFSU 0x24\t\t \n#define BFCU 0x26\t\t \n#define RGPDATA 0x28\t\t \n#define WGPDATA 0x2A\t\t \n#define RRXDATA 0x2C\t\t \n#define WRXDATA 0x2E\t\t \n#define RUDADATA 0x30\t\t \n#define WUDADATA 0x32\t\t \n\n#define SFR_REG_COUNT\t0xA0\n\n \n#define ADDR_MASK 0x1F\n#define BANK_MASK 0x60\n#define BANK_SHIFT 5\n\n \n#define EUDAST 0x16\n#define EUDAND 0x18\n#define ESTAT 0x1A\n#define EIR 0x1C\n#define ECON1 0x1E\n\n \n#define ETXST (0x00 | 0x00)\n#define ETXLEN (0x02 | 0x00)\n#define ERXST (0x04 | 0x00)\n#define ERXTAIL (0x06 | 0x00)\n#define ERXHEAD (0x08 | 0x00)\n#define EDMAST (0x0A | 0x00)\n#define EDMALEN (0x0C | 0x00)\n#define EDMADST (0x0E | 0x00)\n#define EDMACS (0x10 | 0x00)\n#define ETXSTAT (0x12 | 0x00)\n#define ETXWIRE (0x14 | 0x00)\n\n \n#define EHT1 (0x00 | 0x20)\n#define EHT2 (0x02 | 0x20)\n#define EHT3 (0x04 | 0x20)\n#define EHT4 (0x06 | 0x20)\n#define EPMM1 (0x08 | 0x20)\n#define EPMM2 (0x0A | 0x20)\n#define EPMM3 (0x0C | 0x20)\n#define EPMM4 (0x0E | 0x20)\n#define EPMCS (0x10 | 0x20)\n#define EPMO (0x12 | 0x20)\n#define ERXFCON (0x14 | 0x20)\n\n \n#define MACON1 (0x00 | 0x40)\n#define MACON2 (0x02 | 0x40)\n#define MABBIPG (0x04 | 0x40)\n#define MAIPG (0x06 | 0x40)\n#define MACLCON (0x08 | 0x40)\n#define MAMXFL (0x0A | 0x40)\n#define MICMD (0x12 | 0x40)\n#define MIREGADR (0x14 | 0x40)\n\n \n#define MAADR3 (0x00 | 0x60)\n#define MAADR2 (0x02 | 0x60)\n#define MAADR1 (0x04 | 0x60)\n#define MIWR (0x06 | 0x60)\n#define MIRD (0x08 | 0x60)\n#define MISTAT (0x0A | 0x60)\n#define EPAUS (0x0C | 0x60)\n#define ECON2 (0x0E | 0x60)\n#define ERXWM (0x10 | 0x60)\n#define EIE (0x12 | 0x60)\n#define EIDLED (0x14 | 0x60)\n\n \n#define EGPDATA (0x00 | 0x80)\n#define ERXDATA (0x02 | 0x80)\n#define EUDADATA (0x04 | 0x80)\n#define EGPRDPT (0x06 | 0x80)\n#define EGPWRPT (0x08 | 0x80)\n#define ERXRDPT (0x0A | 0x80)\n#define ERXWRPT (0x0C | 0x80)\n#define EUDARDPT (0x0E | 0x80)\n#define EUDAWRPT (0x10 | 0x80)\n\n\n \n \n#define INT (1 << 15)\n#define FCIDLE (1 << 14)\n#define RXBUSY (1 << 13)\n#define CLKRDY (1 << 12)\n#define PHYDPX (1 << 10)\n#define PHYLNK (1 << 8)\n\n \n#define CRYPTEN (1 << 15)\n#define MODEXIF (1 << 14)\n#define HASHIF (1 << 13)\n#define AESIF (1 << 12)\n#define LINKIF (1 << 11)\n#define PKTIF (1 << 6)\n#define DMAIF (1 << 5)\n#define TXIF (1 << 3)\n#define TXABTIF (1 << 2)\n#define RXABTIF (1 << 1)\n#define PCFULIF (1 << 0)\n\n \n#define MODEXST (1 << 15)\n#define HASHEN (1 << 14)\n#define HASHOP (1 << 13)\n#define HASHLST (1 << 12)\n#define AESST (1 << 11)\n#define AESOP1 (1 << 10)\n#define AESOP0 (1 << 9)\n#define PKTDEC (1 << 8)\n#define FCOP1 (1 << 7)\n#define FCOP0 (1 << 6)\n#define DMAST (1 << 5)\n#define DMACPY (1 << 4)\n#define DMACSSD (1 << 3)\n#define DMANOCS (1 << 2)\n#define TXRTS (1 << 1)\n#define RXEN (1 << 0)\n\n \n#define LATECOL (1 << 10)\n#define MAXCOL (1 << 9)\n#define EXDEFER (1 << 8)\n#define ETXSTATL_DEFER (1 << 7)\n#define CRCBAD (1 << 4)\n#define COLCNT_MASK 0xF\n\n \n#define HTEN (1 << 15)\n#define MPEN (1 << 14)\n#define NOTPM (1 << 12)\n#define PMEN3 (1 << 11)\n#define PMEN2 (1 << 10)\n#define PMEN1 (1 << 9)\n#define PMEN0 (1 << 8)\n#define CRCEEN (1 << 7)\n#define CRCEN (1 << 6)\n#define RUNTEEN (1 << 5)\n#define RUNTEN (1 << 4)\n#define UCEN (1 << 3)\n#define NOTMEEN (1 << 2)\n#define MCEN (1 << 1)\n#define BCEN (1 << 0)\n\n \n#define LOOPBK (1 << 4)\n#define RXPAUS (1 << 2)\n#define PASSALL (1 << 1)\n\n \n#define MACON2_DEFER (1 << 14)\n#define BPEN (1 << 13)\n#define NOBKOFF (1 << 12)\n#define PADCFG2 (1 << 7)\n#define PADCFG1 (1 << 6)\n#define PADCFG0 (1 << 5)\n#define TXCRCEN (1 << 4)\n#define PHDREN (1 << 3)\n#define HFRMEN (1 << 2)\n#define MACON2_RSV1 (1 << 1)\n#define FULDPX (1 << 0)\n\n \n \n#define MAIPGH_VAL 0x0C\n#define MAIPGL_VAL 0x12\n\n \n#define MIREGADR_VAL (1 << 8)\n\n \n#define PHREG_MASK 0x1F\n\n \n#define MIISCAN (1 << 1)\n#define MIIRD (1 << 0)\n\n \n#define NVALID (1 << 2)\n#define SCAN (1 << 1)\n#define BUSY (1 << 0)\n\n \n#define ETHEN (1 << 15)\n#define STRCH (1 << 14)\n#define TXMAC (1 << 13)\n#define SHA1MD5 (1 << 12)\n#define COCON3 (1 << 11)\n#define COCON2 (1 << 10)\n#define COCON1 (1 << 9)\n#define COCON0 (1 << 8)\n#define AUTOFC (1 << 7)\n#define TXRST (1 << 6)\n#define RXRST (1 << 5)\n#define ETHRST (1 << 4)\n#define MODLEN1 (1 << 3)\n#define MODLEN0 (1 << 2)\n#define AESLEN1 (1 << 1)\n#define AESLEN0 (1 << 0)\n\n \n#define INTIE (1 << 15)\n#define MODEXIE (1 << 14)\n#define HASHIE (1 << 13)\n#define AESIE (1 << 12)\n#define LINKIE (1 << 11)\n#define PKTIE (1 << 6)\n#define DMAIE (1 << 5)\n#define TXIE (1 << 3)\n#define TXABTIE (1 << 2)\n#define RXABTIE (1 << 1)\n#define PCFULIE (1 << 0)\n\n \n#define LACFG3 (1 << 15)\n#define LACFG2 (1 << 14)\n#define LACFG1 (1 << 13)\n#define LACFG0 (1 << 12)\n#define LBCFG3 (1 << 11)\n#define LBCFG2 (1 << 10)\n#define LBCFG1 (1 << 9)\n#define LBCFG0 (1 << 8)\n#define DEVID_SHIFT 5\n#define DEVID_MASK (0x7 << DEVID_SHIFT)\n#define REVID_SHIFT 0\n#define REVID_MASK (0x1F << REVID_SHIFT)\n\n \n#define PHCON1 0x00\n#define PHSTAT1 0x01\n#define PHANA 0x04\n#define PHANLPA 0x05\n#define PHANE 0x06\n#define PHCON2 0x11\n#define PHSTAT2 0x1B\n#define PHSTAT3 0x1F\n\n \n#define PRST (1 << 15)\n#define PLOOPBK (1 << 14)\n#define SPD100 (1 << 13)\n#define ANEN (1 << 12)\n#define PSLEEP (1 << 11)\n#define RENEG (1 << 9)\n#define PFULDPX (1 << 8)\n\n \n#define FULL100 (1 << 14)\n#define HALF100 (1 << 13)\n#define FULL10 (1 << 12)\n#define HALF10 (1 << 11)\n#define ANDONE (1 << 5)\n#define LRFAULT (1 << 4)\n#define ANABLE (1 << 3)\n#define LLSTAT (1 << 2)\n#define EXTREGS (1 << 0)\n\n \n#define PLRITY (1 << 4)\n\n \n#define PHY3SPD100 (1 << 3)\n#define PHY3DPX (1 << 4)\n#define SPDDPX_SHIFT 2\n#define SPDDPX_MASK (0x7 << SPDDPX_SHIFT)\n\n \n \n#define PHANA_DEFAULT 0x05E1\n\n \n#define PDFLT (1 << 4)\n#define LPARCD (1 << 1)\n#define LPANABL (1 << 0)\n\n#define EUDAST_TEST_VAL 0x1234\n\n#define TSV_SIZE 7\n\n#define ENCX24J600_DEV_ID 0x1\n\n \n\n \n#define LED_A_SETTINGS 0xC\n\n \n#define LED_B_SETTINGS 0x8\n\n \n#define MAX_FRAMELEN 1518\n\n \n#define RX_BUFFER_SIZE (15 * MAX_FRAMELEN)\n\n \n#define SRAM_GP_START 0x0\n\n \n#define SRAM_SIZE 0x6000\n\n \n#define ERXST_VAL (SRAM_SIZE - RX_BUFFER_SIZE)\n\n#define RSV_RXLONGEVDROPEV\t16\n#define RSV_CARRIEREV\t\t18\n#define RSV_CRCERROR\t\t20\n#define RSV_LENCHECKERR\t\t21\n#define RSV_LENOUTOFRANGE\t22\n#define RSV_RXOK\t\t23\n#define RSV_RXMULTICAST\t\t24\n#define RSV_RXBROADCAST\t\t25\n#define RSV_DRIBBLENIBBLE\t26\n#define RSV_RXCONTROLFRAME\t27\n#define RSV_RXPAUSEFRAME\t28\n#define RSV_RXUNKNOWNOPCODE\t29\n#define RSV_RXTYPEVLAN\t\t30\n\n#define RSV_RUNTFILTERMATCH\t31\n#define RSV_NOTMEFILTERMATCH\t32\n#define RSV_HASHFILTERMATCH\t33\n#define RSV_MAGICPKTFILTERMATCH\t34\n#define RSV_PTRNMTCHFILTERMATCH\t35\n#define RSV_UNICASTFILTERMATCH\t36\n\n#define RSV_SIZE\t\t8\n#define RSV_BITMASK(x)\t\t(1 << ((x) - 16))\n#define RSV_GETBIT(x, y)\t(((x) & RSV_BITMASK(y)) ? 1 : 0)\n\nstruct rsv {\n\tu16 next_packet;\n\tu16 len;\n\tu32 rxstat;\n};\n\n \n\n#define RXSTART_INIT\t\tERXST_VAL\n#define RXEND_INIT\t\t0x5FFF\n\nint regmap_encx24j600_spi_write(void *context, u8 reg, const u8 *data,\n\t\t\t\tsize_t count);\nint regmap_encx24j600_spi_read(void *context, u8 reg, u8 *data, size_t count);\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}