Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Sat Apr  9 16:49:16 2016
| Host         : bdbm11 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -file mkBridge_timing_summary_routed.rpt -pb mkBridge_timing_summary_routed.pb
| Design       : mkBridge
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 2608 register/latch pins with constant_clock. (MEDIUM)


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 5892 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.340        0.000                      0                25757        0.029        0.000                      0                25569        0.000        0.000                       0                 12690  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
noc_clk                             {0.000 4.000}        8.000           125.000         
  core_clock                        {0.000 5.000}        10.000          100.000         
    cclock                          {0.000 10.000}       20.000          50.000          
    uclock                          {0.000 10.000}       20.000          50.000          
  scemi_scemi_clkgen_mmcm$CLKFBOUT  {0.000 4.000}        8.000           125.000         
  scemi_scemi_clkgen_mmcm$CLKOUT0B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT1   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT1B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT2   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT2B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT3   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT3B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT4   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT5   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT6   {0.000 5.000}        10.000          100.000         
pci_refclk                          {0.000 5.000}        10.000          100.000         
sys_clk                             {0.000 2.500}        5.000           200.000         
  my_clk_usr                        {0.000 7.500}        15.000          66.667          
  usrClk_mmcm_pll$CLKFBOUT          {0.000 2.500}        5.000           200.000         
  usrClk_mmcm_pll$CLKOUT0B          {7.500 15.000}       15.000          66.667          
  usrClk_mmcm_pll$CLKOUT1           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT1B          {5.000 10.000}       10.000          100.000         
  usrClk_mmcm_pll$CLKOUT2           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT2B          {5.000 10.000}       10.000          100.000         
  usrClk_mmcm_pll$CLKOUT3           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT3B          {5.000 10.000}       10.000          100.000         
  usrClk_mmcm_pll$CLKOUT4           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT5           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT6           {0.000 5.000}        10.000          100.000         
txoutclk                            {0.000 5.000}        10.000          100.000         
  clk_125mhz                        {0.000 4.000}        8.000           125.000         
  clk_250mhz                        {0.000 2.000}        4.000           250.000         
  mmcm_fb                           {0.000 5.000}        10.000          100.000         
  userclk1                          {0.000 2.000}        4.000           250.000         
  userclk2                          {0.000 2.000}        4.000           250.000         
    scemi_clkgen_pll$CLKFBOUT       {0.000 2.000}        4.000           250.000         
    scemi_clkgen_pll$CLKOUT0B       {4.000 8.000}        8.000           125.000         
    scemi_clkgen_pll$CLKOUT1        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT1B       {5.000 10.000}       10.000          100.000         
    scemi_clkgen_pll$CLKOUT2        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT2B       {5.000 10.000}       10.000          100.000         
    scemi_clkgen_pll$CLKOUT3        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT3B       {5.000 10.000}       10.000          100.000         
    scemi_clkgen_pll$CLKOUT4        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT5        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT6        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
noc_clk                                   0.820        0.000                      0                13925        0.055        0.000                      0                13925        1.500        0.000                       0                  6991  
  core_clock                              5.972        0.000                      0                  463        0.161        0.000                      0                  463        4.600        0.000                       0                   176  
    cclock                               14.222        0.000                      0                 1281        0.053        0.000                      0                 1281        9.232        0.000                       0                   578  
    uclock                               12.629        0.000                      0                 2186        0.063        0.000                      0                 2186        9.232        0.000                       0                   933  
  scemi_scemi_clkgen_mmcm$CLKFBOUT                                                                                                                                                    6.591        0.000                       0                     3  
  scemi_scemi_clkgen_mmcm$CLKOUT0B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT1                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT1B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT2                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT2B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT3                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT3B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT4                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT5                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT6                                                                                                                                                     8.929        0.000                       0                     1  
pci_refclk                                                                                                                                                                            8.462        0.000                       0                    10  
sys_clk                                                                                                                                                                               1.100        0.000                       0                    13  
  my_clk_usr                              5.387        0.000                      0                 3100        0.085        0.000                      0                 3100        6.732        0.000                       0                  2149  
  usrClk_mmcm_pll$CLKFBOUT                                                                                                                                                            3.592        0.000                       0                     3  
  usrClk_mmcm_pll$CLKOUT0B                                                                                                                                                           13.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT1                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT1B                                                                                                                                                            8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT2                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT2B                                                                                                                                                            8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT3                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT3B                                                                                                                                                            8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT4                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT5                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT6                                                                                                                                                             8.929        0.000                       0                     1  
txoutclk                                                                                                                                                                              3.000        0.000                       0                     8  
  clk_125mhz                              0.707        0.000                      0                 1778        0.116        0.000                      0                 1778        2.286        0.000                       0                   762  
  clk_250mhz                                                                                                                                                                          2.592        0.000                       0                     2  
  mmcm_fb                                                                                                                                                                             8.929        0.000                       0                     2  
  userclk1                                1.075        0.000                      0                  466        0.029        0.000                      0                  466        0.084        0.000                       0                    19  
  userclk2                                0.554        0.000                      0                 2119        0.053        0.000                      0                 2119        0.000        0.000                       0                  1049  
    scemi_clkgen_pll$CLKFBOUT                                                                                                                                                         2.592        0.000                       0                     3  
    scemi_clkgen_pll$CLKOUT0B                                                                                                                                                         6.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT1                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT1B                                                                                                                                                         8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT2                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT2B                                                                                                                                                         8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT3                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT3B                                                                                                                                                         8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT4                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT5                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT6                                                                                                                                                          8.929        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
userclk2      noc_clk             3.387        0.000                      0                  953                                                                        
core_clock    cclock             12.936        0.000                      0                   60                                                                        
uclock        cclock             15.894        0.000                      0                  188                                                                        
my_clk_usr    cclock             16.660        0.000                      0                   66                                                                        
core_clock    uclock             12.766        0.000                      0                  954                                                                        
cclock        uclock             13.874        0.000                      0                   82                                                                        
cclock        my_clk_usr         11.835        0.000                      0                  186                                                                        
noc_clk       userclk2            5.146        0.000                      0                  582                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cclock             cclock                  13.535        0.000                      0                   52        0.555        0.000                      0                   52  
**async_default**  core_clock         core_clock               2.694        0.000                      0                    6        0.645        0.000                      0                    6  
**async_default**  my_clk_usr         my_clk_usr              11.172        0.000                      0                   11        1.622        0.000                      0                   11  
**async_default**  noc_clk            noc_clk                  1.437        0.000                      0                   80        1.282        0.000                      0                   80  
**async_default**  uclock             uclock                  15.343        0.000                      0                   93        0.303        0.000                      0                   93  
**async_default**  userclk2           userclk2                 0.340        0.000                      0                    9        0.448        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  noc_clk
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/data0_reg_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_bridge/pbb_dma_wr_data_vec_reg[176]/D
                            (rising edge-triggered cell FDSE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             noc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (noc_clk rise@8.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 0.844ns (11.706%)  route 6.366ns (88.294%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 11.725 - 8.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.615     3.846    scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/scemi_clkgen_clkout0buffer$O
    SLICE_X200Y112                                                    r  scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/data0_reg_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y112       FDRE (Prop_fdre_C_Q)         0.259     4.105 r  scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/data0_reg_reg[121]/Q
                         net (fo=6, routed)           0.860     4.965    scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/n_0_data0_reg_reg[121]
    SLICE_X195Y97        LUT5 (Prop_lut5_I3_O)        0.049     5.014 r  scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/pbb_dma_saved_tag[7]_i_3/O
                         net (fo=1, routed)           0.234     5.247    scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/n_0_pbb_dma_saved_tag[7]_i_3
    SLICE_X195Y97        LUT4 (Prop_lut4_I0_O)        0.136     5.383 r  scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/pbb_dma_saved_tag[7]_i_2/O
                         net (fo=10, routed)          1.183     6.566    scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/n_0_pbb_dma_saved_tag[7]_i_2
    SLICE_X197Y60        LUT5 (Prop_lut5_I4_O)        0.043     6.609 f  scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/pbb_dma_wr_data_vec[206]_i_14/O
                         net (fo=1, routed)           0.464     7.073    scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/n_0_pbb_dma_wr_data_vec[206]_i_14
    SLICE_X208Y59        LUT6 (Prop_lut6_I5_O)        0.043     7.116 r  scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/pbb_dma_wr_data_vec[206]_i_10/O
                         net (fo=22, routed)          0.558     7.674    scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/n_0_pbb_dma_wr_data_vec[206]_i_10
    SLICE_X203Y56        LUT3 (Prop_lut3_I1_O)        0.049     7.723 r  scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/pbb_dma_wr_data_vec[187]_i_9/O
                         net (fo=2, routed)           0.409     8.133    scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/n_0_pbb_dma_wr_data_vec[187]_i_9
    SLICE_X201Y63        LUT6 (Prop_lut6_I0_O)        0.136     8.269 r  scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/pbb_dma_wr_data_vec[187]_i_3/O
                         net (fo=37, routed)          1.325     9.593    scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/p_151_in
    SLICE_X173Y54        LUT6 (Prop_lut6_I3_O)        0.043     9.636 r  scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/pbb_dma_wr_data_vec[178]_i_16/O
                         net (fo=1, routed)           0.232     9.868    scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/n_0_pbb_dma_wr_data_vec[178]_i_16
    SLICE_X173Y54        LUT5 (Prop_lut5_I2_O)        0.043     9.911 r  scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/pbb_dma_wr_data_vec[178]_i_5/O
                         net (fo=8, routed)           1.102    11.013    scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/n_0_pbb_dma_wr_data_vec[178]_i_5
    SLICE_X178Y70        LUT6 (Prop_lut6_I4_O)        0.043    11.056 r  scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/pbb_dma_wr_data_vec[176]_i_1/O
                         net (fo=1, routed)           0.000    11.056    scemi_bridge/n_755_pbb_dispatcher
    SLICE_X178Y70        FDSE                                         r  scemi_bridge/pbb_dma_wr_data_vec_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    8.000     8.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     8.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    10.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.629    11.725    scemi_bridge/scemi_clkgen_clkout0buffer$O
    SLICE_X178Y70                                                     r  scemi_bridge/pbb_dma_wr_data_vec_reg[176]/C
                         clock pessimism              0.150    11.875    
                         clock uncertainty           -0.063    11.812    
    SLICE_X178Y70        FDSE (Setup_fdse_C_D)        0.064    11.876    scemi_bridge/pbb_dma_wr_data_vec_reg[176]
  -------------------------------------------------------------------
                         required time                         11.876    
                         arrival time                         -11.056    
  -------------------------------------------------------------------
                         slack                                  0.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/data1_reg_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/data0_reg_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             noc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (noc_clk rise@0.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.128ns (31.196%)  route 0.282ns (68.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        0.731     1.703    scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/scemi_clkgen_clkout0buffer$O
    SLICE_X197Y100                                                    r  scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/data1_reg_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y100       FDRE (Prop_fdre_C_Q)         0.100     1.803 r  scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/data1_reg_reg[126]/Q
                         net (fo=1, routed)           0.282     2.085    scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/data1_reg[126]
    SLICE_X198Y99        LUT6 (Prop_lut6_I3_O)        0.028     2.113 r  scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/data0_reg[126]_i_1__4/O
                         net (fo=1, routed)           0.000     2.113    scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/n_0_data0_reg[126]_i_1__4
    SLICE_X198Y99        FDRE                                         r  scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/data0_reg_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.027     2.069    scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/scemi_clkgen_clkout0buffer$O
    SLICE_X198Y99                                                     r  scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/data0_reg_reg[126]/C
                         clock pessimism             -0.098     1.971    
    SLICE_X198Y99        FDRE (Hold_fdre_C_D)         0.087     2.058    scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/data0_reg_reg[126]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         noc_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { scemi_clkgen_pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK    n/a            4.999     8.000   3.001   MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/DCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   8.000   92.000  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/DCLK    n/a            2.500     4.000   1.500   MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK    n/a            2.500     4.000   1.500   MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  core_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 scemi_clockGenerators_one_to_one_cclock_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_init_state_cycle_stamp_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             core_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (core_clock rise@10.000ns - core_clock rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.352ns (9.483%)  route 3.360ns (90.517%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 13.567 - 10.000 ) 
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.602     3.833    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X183Y133                                                    r  scemi_clockGenerators_one_to_one_cclock_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y133       FDRE (Prop_fdre_C_Q)         0.223     4.056 f  scemi_clockGenerators_one_to_one_cclock_count_reg[25]/Q
                         net (fo=2, routed)           0.483     4.539    scemi_clockGenerators_one_to_one_cclock_count[25]
    SLICE_X182Y133       LUT6 (Prop_lut6_I2_O)        0.043     4.582 r  scemi_init_state_cycle_stamp[0]_i_9/O
                         net (fo=1, routed)           0.756     5.338    n_0_scemi_init_state_cycle_stamp[0]_i_9
    SLICE_X183Y129       LUT5 (Prop_lut5_I1_O)        0.043     5.381 r  scemi_init_state_cycle_stamp[0]_i_3/O
                         net (fo=33, routed)          0.776     6.157    n_0_scemi_init_state_cycle_stamp[0]_i_3
    SLICE_X182Y134       LUT4 (Prop_lut4_I0_O)        0.043     6.200 r  scemi_init_state_cycle_stamp[0]_i_1/O
                         net (fo=64, routed)          1.345     7.545    CAN_FIRE_RL_scemi_clockGenerators_incr_cycle_stamp
    SLICE_X181Y149       FDRE                                         r  scemi_init_state_cycle_stamp_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clock rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    12.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.789    13.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     9.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    12.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.471    13.567    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X181Y149                                                    r  scemi_init_state_cycle_stamp_reg[60]/C
                         clock pessimism              0.223    13.790    
                         clock uncertainty           -0.072    13.718    
    SLICE_X181Y149       FDRE (Setup_fdre_C_CE)      -0.201    13.517    scemi_init_state_cycle_stamp_reg[60]
  -------------------------------------------------------------------
                         required time                         13.517    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                  5.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 scemi_clockGenerators_clock_gens_out_of_reset_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_clk_port_scemi_rstgen_rstgen/rst_reg/D
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             core_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clock rise@0.000ns - core_clock rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.146ns (62.915%)  route 0.086ns (37.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.693     1.665    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X176Y148                                                    r  scemi_clockGenerators_clock_gens_out_of_reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y148       FDSE (Prop_fdse_C_Q)         0.118     1.783 r  scemi_clockGenerators_clock_gens_out_of_reset_reg_reg/Q
                         net (fo=2, routed)           0.086     1.869    scemi_bridge/scemi_clockGenerators_clock_gens_out_of_reset_reg
    SLICE_X177Y148       LUT6 (Prop_lut6_I5_O)        0.028     1.897 r  scemi_bridge/leds_OBUF[1]_inst_i_1/O
                         net (fo=5, routed)           0.000     1.897    scemi_clk_port_scemi_rstgen_rstgen/leds_OBUF[0]
    SLICE_X177Y148       FDCE                                         r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.915     1.957    scemi_clk_port_scemi_rstgen_rstgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X177Y148                                                    r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
                         clock pessimism             -0.281     1.676    
    SLICE_X177Y148       FDCE (Hold_fdce_C_D)         0.060     1.736    scemi_clk_port_scemi_rstgen_rstgen/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clock
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408     10.000  8.592    BUFGCTRL_X0Y7    scemi_scemi_clkgen_clkout0buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400     5.000   4.600    SLICE_X183Y132   scemi_clockGenerators_one_to_one_cclock_count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350     5.000   4.650    SLICE_X181Y140   scemi_init_state_cycle_stamp_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  cclock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       14.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.222ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_didreset/empty_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cclock rise@20.000ns - cclock rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 0.438ns (8.219%)  route 4.891ns (91.781%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 24.608 - 20.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.382     3.613    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X176Y154       FDCE (Prop_fdce_C_Q)         0.259     3.872 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=579, routed)         1.469     5.341    scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/CLK
    SLICE_X158Y138                                                    r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y138       FDCE (Prop_fdce_C_Q)         0.259     5.600 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.237     5.837    scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/OUT_RST
    SLICE_X157Y139       LUT2 (Prop_lut2_I0_O)        0.043     5.880 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           2.665     8.545    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     8.638 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.989    10.627    scemi_settabledut_dut_dutIfc_didreset/scemi_clk_port_scemi_cReset$O
    SLICE_X195Y145       LUT6 (Prop_lut6_I0_O)        0.043    10.670 r  scemi_settabledut_dut_dutIfc_didreset/empty_reg_i_1__11/O
                         net (fo=1, routed)           0.000    10.670    scemi_settabledut_dut_dutIfc_didreset/n_0_empty_reg_i_1__11
    SLICE_X195Y145       FDRE                                         r  scemi_settabledut_dut_dutIfc_didreset/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.789    23.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    19.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.247    23.343    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X176Y154       FDCE (Prop_fdce_C_Q)         0.206    23.549 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=579, routed)         1.059    24.608    scemi_settabledut_dut_dutIfc_didreset/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X195Y145                                                    r  scemi_settabledut_dut_dutIfc_didreset/empty_reg_reg/C
                         clock pessimism              0.323    24.931    
                         clock uncertainty           -0.072    24.859    
    SLICE_X195Y145       FDRE (Setup_fdre_C_D)        0.033    24.892    scemi_settabledut_dut_dutIfc_didreset/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         24.892    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                 14.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dDoutReg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_processor_resp_res_fifo/fifoMem_reg_0_1_42_47/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclock rise@0.000ns - cclock rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.107ns (26.202%)  route 0.301ns (73.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.640     1.612    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X176Y154       FDCE (Prop_fdce_C_Q)         0.118     1.730 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=579, routed)         0.551     2.281    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X188Y157                                                    r  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dDoutReg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y157       FDRE (Prop_fdre_C_Q)         0.107     2.388 r  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dDoutReg_reg[43]/Q
                         net (fo=1, routed)           0.301     2.689    scemi_processor_resp_res_fifo/fifoMem_reg_0_1_42_47/DIA1
    SLICE_X188Y153       RAMD32                                       r  scemi_processor_resp_res_fifo/fifoMem_reg_0_1_42_47/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.842     1.884    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X176Y154       FDCE (Prop_fdce_C_Q)         0.147     2.031 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=579, routed)         0.834     2.865    scemi_processor_resp_res_fifo/fifoMem_reg_0_1_42_47/WCLK
    SLICE_X188Y153                                                    r  scemi_processor_resp_res_fifo/fifoMem_reg_0_1_42_47/RAMA_D1/CLK
                         clock pessimism             -0.301     2.564    
    SLICE_X188Y153       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.636    scemi_processor_resp_res_fifo/fifoMem_reg_0_1_42_47/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cclock
Waveform:           { 0 10 }
Period:             20.000
Sources:            { scemi_clk_port_scemi_clkgen/current_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     FDRE/C      n/a            0.750     20.000  19.250  SLICE_X157Y147  scemi_processor_req_res_fifo/dDoutReg_reg[22]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X190Y152  scemi_processor_resp_res_fifo/fifoMem_reg_0_1_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X188Y152  scemi_processor_resp_res_fifo/fifoMem_reg_0_1_30_35/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  uclock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       12.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.629ns  (required time - arrival time)
  Source:                 scemi_settabledut_dut_prb_control_control_in_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_settabledut_dut_prb_control_nextSample_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             uclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (uclock rise@20.000ns - uclock rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 0.533ns (8.013%)  route 6.119ns (91.987%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 24.475 - 20.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.554     3.785    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X175Y149       FDCE (Prop_fdce_C_Q)         0.223     4.008 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=933, routed)         1.176     5.184    p_0_in_1
    SLICE_X195Y152                                                    r  scemi_settabledut_dut_prb_control_control_in_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y152       FDRE (Prop_fdre_C_Q)         0.223     5.407 f  scemi_settabledut_dut_prb_control_control_in_status_reg[0]/Q
                         net (fo=31, routed)          1.140     6.548    scemi_settabledut_dut_prb_control_ackFifo/I3
    SLICE_X183Y148       LUT2 (Prop_lut2_I0_O)        0.043     6.591 f  scemi_settabledut_dut_prb_control_ackFifo/data0_reg[27]_i_4/O
                         net (fo=10, routed)          0.690     7.281    scemi_settabledut_dut_prb_control_ackFifo/O11
    SLICE_X183Y149       LUT6 (Prop_lut6_I2_O)        0.043     7.324 f  scemi_settabledut_dut_prb_control_ackFifo/scemi_settabledut_dut_prb_control_sampleIntervalV[7]_i_15/O
                         net (fo=1, routed)           0.371     7.695    scemi_settabledut_dut_prb_control_ackFifo/n_0_scemi_settabledut_dut_prb_control_sampleIntervalV[7]_i_15
    SLICE_X183Y149       LUT6 (Prop_lut6_I0_O)        0.043     7.738 f  scemi_settabledut_dut_prb_control_ackFifo/scemi_settabledut_dut_prb_control_sampleIntervalV[7]_i_14/O
                         net (fo=2, routed)           0.647     8.385    scemi_settabledut_dut_prb_control_ackFifo/O8
    SLICE_X184Y151       LUT6 (Prop_lut6_I0_O)        0.043     8.428 f  scemi_settabledut_dut_prb_control_ackFifo/scemi_settabledut_dut_prb_control_pinged_i_4/O
                         net (fo=8, routed)           0.732     9.160    scemi_settabledut_dut_prb_control_ackFifo/O3
    SLICE_X186Y154       LUT5 (Prop_lut5_I4_O)        0.043     9.203 r  scemi_settabledut_dut_prb_control_ackFifo/data0_reg[31]_i_6/O
                         net (fo=5, routed)           0.640     9.843    scemi_settabledut_dut_prb_control_enff/I8
    SLICE_X186Y151       LUT6 (Prop_lut6_I1_O)        0.043     9.886 r  scemi_settabledut_dut_prb_control_enff/scemi_settabledut_dut_prb_control_nextSample[63]_i_3/O
                         net (fo=65, routed)          0.707    10.594    scemi_settabledut_dut_prb_control_enff/n_0_scemi_settabledut_dut_prb_control_nextSample[63]_i_3
    SLICE_X183Y147       LUT5 (Prop_lut5_I0_O)        0.052    10.646 r  scemi_settabledut_dut_prb_control_enff/scemi_settabledut_dut_prb_control_nextSample[63]_i_1/O
                         net (fo=64, routed)          1.190    11.836    scemi_settabledut_dut_prb_control_nextSample$EN
    SLICE_X178Y137       FDRE                                         r  scemi_settabledut_dut_prb_control_nextSample_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.789    23.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    19.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.417    23.513    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X175Y149       FDCE (Prop_fdce_C_Q)         0.178    23.691 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=933, routed)         0.784    24.475    p_0_in_1
    SLICE_X178Y137                                                    r  scemi_settabledut_dut_prb_control_nextSample_reg[0]/C
                         clock pessimism              0.333    24.808    
                         clock uncertainty           -0.072    24.736    
    SLICE_X178Y137       FDRE (Setup_fdre_C_CE)      -0.271    24.465    scemi_settabledut_dut_prb_control_nextSample_reg[0]
  -------------------------------------------------------------------
                         required time                         24.465    
                         arrival time                         -11.836    
  -------------------------------------------------------------------
                         slack                                 12.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 scemi_processor_resp_res_fifo/dDoutReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_processor_resp_outport_beats_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             uclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uclock rise@0.000ns - uclock rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.100ns (30.519%)  route 0.228ns (69.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.878ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.693     1.665    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X175Y149       FDCE (Prop_fdce_C_Q)         0.100     1.765 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=933, routed)         0.580     2.345    scemi_processor_resp_res_fifo/p_0_in
    SLICE_X194Y151                                                    r  scemi_processor_resp_res_fifo/dDoutReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y151       FDRE (Prop_fdre_C_Q)         0.100     2.445 r  scemi_processor_resp_res_fifo/dDoutReg_reg[3]/Q
                         net (fo=1, routed)           0.228     2.673    n_48_scemi_processor_resp_res_fifo
    SLICE_X193Y151       FDRE                                         r  scemi_processor_resp_outport_beats_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.915     1.957    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X175Y149       FDCE (Prop_fdce_C_Q)         0.124     2.081 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=933, routed)         0.797     2.878    p_0_in_1
    SLICE_X193Y151                                                    r  scemi_processor_resp_outport_beats_reg[3]/C
                         clock pessimism             -0.316     2.562    
    SLICE_X193Y151       FDRE (Hold_fdre_C_D)         0.047     2.609    scemi_processor_resp_outport_beats_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uclock
Waveform:           { 0 10 }
Period:             20.000
Sources:            { scemi_uclkgen/current_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     FDPE/C      n/a            0.750     20.000  19.250  SLICE_X176Y147  scemi_init_state_msgFIFO/sGEnqPtr1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X184Y133  scemi_init_state_msgFIFO/fifoMem_reg_0_7_36_41/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X184Y132  scemi_init_state_msgFIFO/fifoMem_reg_0_7_18_23/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKFBOUT
  To Clock:  scemi_scemi_clkgen_mmcm$CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKFBOUT
Waveform:           { 0 4 }
Period:             8.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     8.000   6.591   BUFGCTRL_X0Y9    scemi_scemi_clkgen_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   8.000   92.000  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT0B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT0B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT0B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT0B
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT1B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT2B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT3
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT3B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT3B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT3B
Max Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT3B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT4
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT5
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT6
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT6

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT6
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  pci_refclk
  To Clock:  pci_refclk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pci_refclk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_sys_clk_buf/O }

Check Type  Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X1Y11  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { sys_clk/O }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     5.000   3.929   MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  my_clk_usr
  To Clock:  my_clk_usr

Setup :            0  Failing Endpoints,  Worst Slack        5.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_round_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by my_clk_usr  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_l_reg[206]/D
                            (rising edge-triggered cell FDRE clocked by my_clk_usr  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             my_clk_usr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (my_clk_usr rise@15.000ns - my_clk_usr rise@0.000ns)
  Data Path Delay:        9.436ns  (logic 0.431ns (4.568%)  route 9.005ns (95.432%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.430ns = ( 12.570 - 15.000 ) 
    Source Clock Delay      (SCD):    -3.010ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.992 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           1.461    -4.531    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=2147, routed)        1.428    -3.010    scemi_settabledut_dut_dutIfc_m_dut/decrypt/usrClk_mmcm_clkout0buffer$O
    SLICE_X178Y166                                                    r  scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_round_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y166       FDRE (Prop_fdre_C_Q)         0.259    -2.751 r  scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_round_reg[0]/Q
                         net (fo=194, routed)         2.767     0.016    scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_round[0]
    SLICE_X172Y164       LUT6 (Prop_lut6_I0_O)        0.043     0.059 f  scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_round[23]_i_5/O
                         net (fo=1, routed)           0.109     0.169    scemi_settabledut_dut_dutIfc_m_dut/decrypt/n_0_dec_round[23]_i_5
    SLICE_X172Y164       LUT4 (Prop_lut4_I3_O)        0.043     0.212 f  scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_round[23]_i_3/O
                         net (fo=133, routed)         2.538     2.750    scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_ciphertextFIFO/I1
    SLICE_X182Y167       LUT5 (Prop_lut5_I2_O)        0.043     2.793 r  scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_ciphertextFIFO/dec_l[593]_i_2/O
                         net (fo=150, routed)         3.590     6.383    scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_ciphertextFIFO/n_0_dec_l[593]_i_2
    SLICE_X152Y163       LUT6 (Prop_lut6_I1_O)        0.043     6.426 r  scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_ciphertextFIFO/dec_l[206]_i_1/O
                         net (fo=1, routed)           0.000     6.426    scemi_settabledut_dut_dutIfc_m_dut/decrypt/n_375_dec_ciphertextFIFO
    SLICE_X152Y163       FDRE                                         r  scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_l_reg[206]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk_usr rise edge)
                                                     15.000    15.000 r  
    E19                  IBUFDS                       0.000    15.000 r  sys_clk/O
                         net (fo=1, routed)           0.986    15.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020     9.966 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           1.352    11.318    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.401 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=2147, routed)        1.169    12.570    scemi_settabledut_dut_dutIfc_m_dut/decrypt/usrClk_mmcm_clkout0buffer$O
    SLICE_X152Y163                                                    r  scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_l_reg[206]/C
                         clock pessimism             -0.753    11.817    
                         clock uncertainty           -0.070    11.747    
    SLICE_X152Y163       FDRE (Setup_fdre_C_D)        0.066    11.813    scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_l_reg[206]
  -------------------------------------------------------------------
                         required time                         11.813    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  5.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_ciphertextFIFO/data1_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by my_clk_usr  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_ciphertextFIFO/data0_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by my_clk_usr  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             my_clk_usr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk_usr rise@0.000ns - my_clk_usr rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.088ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -2.231 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           0.644    -1.587    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=2147, routed)        0.595    -0.966    scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_ciphertextFIFO/usrClk_mmcm_clkout0buffer$O
    SLICE_X157Y157                                                    r  scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_ciphertextFIFO/data1_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y157       FDRE (Prop_fdre_C_Q)         0.100    -0.866 r  scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_ciphertextFIFO/data1_reg_reg[18]/Q
                         net (fo=1, routed)           0.055    -0.811    scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_ciphertextFIFO/data1_reg[18]
    SLICE_X156Y157       LUT6 (Prop_lut6_I2_O)        0.028    -0.783 r  scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_ciphertextFIFO/data0_reg[18]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.783    scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_ciphertextFIFO/n_0_data0_reg[18]_i_1__5
    SLICE_X156Y157       FDRE                                         r  scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_ciphertextFIFO/data0_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.607 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           0.693    -1.914    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=2147, routed)        0.796    -1.088    scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_ciphertextFIFO/usrClk_mmcm_clkout0buffer$O
    SLICE_X156Y157                                                    r  scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_ciphertextFIFO/data0_reg_reg[18]/C
                         clock pessimism              0.133    -0.955    
    SLICE_X156Y157       FDRE (Hold_fdre_C_D)         0.087    -0.868    scemi_settabledut_dut_dutIfc_m_dut/decrypt/dec_ciphertextFIFO/data0_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_clk_usr
Waveform:           { 0 7.5 }
Period:             15.000
Sources:            { usrClk_mmcm_pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408     15.000  13.591   BUFGCTRL_X0Y16   usrClk_mmcm_clkout0buffer/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   15.000  198.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768     7.500   6.732    SLICE_X182Y156   scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/fifoMem_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768     7.500   6.732    SLICE_X190Y154   scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/fifoMem_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKFBOUT
  To Clock:  usrClk_mmcm_pll$CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKFBOUT
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { usrClk_mmcm_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     5.000   3.592   BUFGCTRL_X0Y17   usrClk_mmcm_pll_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT0B
  To Clock:  usrClk_mmcm_pll$CLKOUT0B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       13.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT0B
Waveform:           { 7.5 15 }
Period:             15.000
Sources:            { usrClk_mmcm_pll/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            1.071     15.000  13.929   MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT0B
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360   15.000  198.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT1
  To Clock:  usrClk_mmcm_pll$CLKOUT1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT1B
  To Clock:  usrClk_mmcm_pll$CLKOUT1B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT1B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT2
  To Clock:  usrClk_mmcm_pll$CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT2B
  To Clock:  usrClk_mmcm_pll$CLKOUT2B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT2B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT3
  To Clock:  usrClk_mmcm_pll$CLKOUT3

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT3
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT3B
  To Clock:  usrClk_mmcm_pll$CLKOUT3B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT3B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT3B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT3B
Max Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT3B



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT4
  To Clock:  usrClk_mmcm_pll$CLKOUT4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT5
  To Clock:  usrClk_mmcm_pll$CLKOUT5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT6
  To Clock:  usrClk_mmcm_pll$CLKOUT6

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT6
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk
  To Clock:  txoutclk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424     10.000  7.576   GTXE2_CHANNEL_X1Y11  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 0.204ns (2.912%)  route 6.802ns (97.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.950ns = ( 14.950 - 8.000 ) 
    Source Clock Delay      (SCD):    7.224ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         1.538     7.224    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X171Y109                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y109       FDRE (Prop_fdre_C_Q)         0.204     7.428 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=747, routed)         6.802    14.230    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X221Y53        FDRE                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     9.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449    11.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.682    13.172    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    13.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         1.695    14.950    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/CLK
    SLICE_X221Y53                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[4]/C
                         clock pessimism              0.446    15.396    
                         clock uncertainty           -0.071    15.325    
    SLICE_X221Y53        FDRE (Setup_fdre_C_R)       -0.387    14.938    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -14.230    
  -------------------------------------------------------------------
                         slack                                  0.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/ovrd_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/ovrd_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.100ns (61.333%)  route 0.063ns (38.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.792ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         0.756     3.181    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/CLK
    SLICE_X217Y112                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/ovrd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y112       FDRE (Prop_fdre_C_Q)         0.100     3.281 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/ovrd_reg1_reg/Q
                         net (fo=2, routed)           0.063     3.344    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/I2
    SLICE_X217Y112       FDRE                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/ovrd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         0.978     3.792    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/CLK
    SLICE_X217Y112                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/ovrd_reg2_reg/C
                         clock pessimism             -0.611     3.181    
    SLICE_X217Y112       FDRE (Hold_fdre_C_D)         0.047     3.228    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/ovrd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform:           { 0 4 }
Period:             8.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X1Y11  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X219Y139       scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X206Y112       scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.408     4.000   2.592    BUFGCTRL_X0Y1    scemi_pcie_ep/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   4.000   209.360  MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.071     10.000  8.929   MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.493ns (20.360%)  route 1.928ns (79.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.805ns = ( 10.805 - 4.000 ) 
    Source Clock Delay      (SCD):    7.347ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.661     7.347    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X1Y0                                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[2])
                                                      0.493     7.840 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[2]
                         net (fo=4, routed)           1.928     9.768    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXWADDR[2]
    RAMB36_X13Y21        RAMB36E1                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449     7.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.682     9.172    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.550    10.805    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/user_clk
    RAMB36_X13Y21                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.519    11.324    
                         clock uncertainty           -0.065    11.259    
    RAMB36_X13Y21        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416    10.843    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         10.843    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  1.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.031ns (6.108%)  route 0.477ns (93.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.894ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          0.756     3.181    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X1Y0                                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[10])
                                                      0.031     3.212 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[10]
                         net (fo=4, routed)           0.477     3.688    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXRADDR[10]
    RAMB36_X13Y18        RAMB36E1                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.080     3.894    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/user_clk
    RAMB36_X13Y18                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.417     3.477    
    RAMB36_X13Y18        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     3.660    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.660    
                         arrival time                           3.688    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin      Required  Actual  Slack    Location         Pin
Min Period  n/a     PCIE_2_1/USERCLK    n/a                2.000     4.000   2.000    PCIE_X1Y0        scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a                213.360   4.000   209.360  MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560     0.476   0.084    PCIE_X1Y0        scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.204ns (7.100%)  route 2.669ns (92.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.709ns = ( 10.709 - 4.000 ) 
    Source Clock Delay      (SCD):    7.349ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        1.663     7.349    scemi_pcie_ep/pcie_7x_v1_10_i/I1
    SLICE_X215Y107                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y107       FDPE (Prop_fdpe_C_Q)         0.204     7.553 r  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/Q
                         net (fo=281, routed)         2.669    10.222    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/I1
    SLICE_X179Y124       FDRE                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449     7.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.682     9.172    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        1.454    10.709    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/I2
    SLICE_X179Y124                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[41]/C
                         clock pessimism              0.519    11.228    
                         clock uncertainty           -0.065    11.163    
    SLICE_X179Y124       FDRE (Setup_fdre_C_R)       -0.387    10.776    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[41]
  -------------------------------------------------------------------
                         required time                         10.776    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  0.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[39]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.100ns (17.820%)  route 0.461ns (82.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        0.707     3.132    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/I2
    SLICE_X179Y124                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y124       FDRE (Prop_fdre_C_Q)         0.100     3.232 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[7]/Q
                         net (fo=1, routed)           0.461     3.693    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/trn_td[39]
    PCIE_X1Y0            PCIE_2_1                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[39]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        0.979     3.793    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/I6
    PCIE_X1Y0                                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.577     3.216    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[39])
                                                      0.424     3.640    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.640    
                         arrival time                           3.693    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2  n/a            4.000     4.000   0.000   PCIE_X1Y0        scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   4.000   96.000  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167     2.000   0.833   MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167     2.000   0.833   MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKFBOUT
  To Clock:  scemi_clkgen_pll$CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKFBOUT
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_clkgen_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     4.000   2.592   BUFGCTRL_X0Y5    scemi_clkgen_pll_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   4.000   96.000  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT0B
  To Clock:  scemi_clkgen_pll$CLKOUT0B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT0B
Waveform:           { 4 8 }
Period:             8.000
Sources:            { scemi_clkgen_pll/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            1.071     8.000   6.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT0B
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT1
  To Clock:  scemi_clkgen_pll$CLKOUT1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT1B
  To Clock:  scemi_clkgen_pll$CLKOUT1B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT1B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT2
  To Clock:  scemi_clkgen_pll$CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT2B
  To Clock:  scemi_clkgen_pll$CLKOUT2B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT2B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT3
  To Clock:  scemi_clkgen_pll$CLKOUT3

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT3
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT3B
  To Clock:  scemi_clkgen_pll$CLKOUT3B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT3B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT3B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3B
Max Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT4
  To Clock:  scemi_clkgen_pll$CLKOUT4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT5
  To Clock:  scemi_clkgen_pll$CLKOUT5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT6
  To Clock:  scemi_clkgen_pll$CLKOUT6

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT6
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.387ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 scemi_1_fifoTxData_elem0_status_1_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2)
  Destination:            scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by noc_clk)
  Path Group:             noc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        4.646ns  (logic 0.352ns (7.576%)  route 4.294ns (92.424%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y116                                    0.000     0.000 r  scemi_1_fifoTxData_elem0_status_1_reg/C
    SLICE_X169Y116       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  scemi_1_fifoTxData_elem0_status_1_reg/Q
                         net (fo=4, routed)           0.456     0.679    scemi_bridge/pbb_arbiter/tlp_out_fifo/scemi_1_fifoTxData_elem0_status_1
    SLICE_X169Y115       LUT3 (Prop_lut3_I0_O)        0.043     0.722 r  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg[151]_i_4/O
                         net (fo=2, routed)           0.183     0.906    scemi_bridge/pbb_arbiter/tlp_out_fifo/n_0_data0_reg[151]_i_4
    SLICE_X169Y114       LUT6 (Prop_lut6_I1_O)        0.043     0.949 r  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg[151]_i_2/O
                         net (fo=128, routed)         3.655     4.603    scemi_bridge/pbb_arbiter/tlp_out_fifo/n_0_data0_reg[151]_i_2
    SLICE_X171Y146       LUT6 (Prop_lut6_I0_O)        0.043     4.646 r  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg[126]_i_1__2/O
                         net (fo=1, routed)           0.000     4.646    scemi_bridge/pbb_arbiter/tlp_out_fifo/n_0_data0_reg[126]_i_1__2
    SLICE_X171Y146       FDRE                                         r  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X171Y146       FDRE (Setup_fdre_C_D)        0.033     8.033    scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg_reg[126]
  -------------------------------------------------------------------
                         required time                          8.033    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                  3.387    





---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       12.936ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.936ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clock)
  Destination:            scemi_settabledut_dut_dutIfc_myrst/rst_reg/CLR
                            (rising edge-triggered cell FDCE clocked by cclock)
  Path Group:             cclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.852ns  (logic 0.402ns (5.867%)  route 6.450ns (94.133%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y148                                    0.000     0.000 r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
    SLICE_X177Y148       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/Q
                         net (fo=11, routed)          1.382     1.605    scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/scemi_clk_port_scemi_rstgen_rstgen$OUT_RST
    SLICE_X157Y139       LUT2 (Prop_lut2_I1_O)        0.043     1.648 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           2.665     4.313    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     4.406 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.723     6.128    scemi_settabledut_softrst_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X198Y152       LUT1 (Prop_lut1_I0_O)        0.043     6.171 f  scemi_settabledut_softrst_resp_res_fifo/dGDeqPtr[2]_i_1__0/O
                         net (fo=45, routed)          0.681     6.852    scemi_settabledut_dut_dutIfc_myrst/I2
    SLICE_X195Y142       FDCE                                         f  scemi_settabledut_dut_dutIfc_myrst/rst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X195Y142       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_settabledut_dut_dutIfc_myrst/rst_reg
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                 12.936    





---------------------------------------------------------------------------------------------------
From Clock:  uclock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       15.894ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.894ns  (required time - arrival time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock)
  Destination:            scemi_settabledut_softrst_req_res_fifo/dEnqPtr_reg[1]/CLR
                            (rising edge-triggered cell FDCE clocked by cclock)
  Path Group:             cclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.894ns  (logic 0.302ns (7.756%)  route 3.592ns (92.244%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y139                                    0.000     0.000 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
    SLICE_X164Y139       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=10, routed)          0.195     0.454    scemi_rstgen_inv_rstgen/rstSync/Q[0]
    SLICE_X163Y139       LUT2 (Prop_lut2_I0_O)        0.043     0.497 f  scemi_rstgen_inv_rstgen/rstSync/dGDeqPtr[4]_i_1/O
                         net (fo=309, routed)         3.397     3.894    scemi_settabledut_softrst_req_res_fifo/I3
    SLICE_X201Y142       FDCE                                         f  scemi_settabledut_softrst_req_res_fifo/dEnqPtr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X201Y142       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_settabledut_softrst_req_res_fifo/dEnqPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                 15.894    





---------------------------------------------------------------------------------------------------
From Clock:  my_clk_usr
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       16.660ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.660ns  (required time - arrival time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by my_clk_usr)
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dGDeqPtr1_reg[2]/CLR
                            (rising edge-triggered cell FDCE clocked by cclock)
  Path Group:             cclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.128ns  (logic 0.360ns (11.507%)  route 2.768ns (88.493%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y164                                    0.000     0.000 r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]_rep__1/C
    SLICE_X204Y164       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]_rep__1/Q
                         net (fo=168, routed)         1.400     1.636    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/O3
    SLICE_X194Y165       LUT1 (Prop_lut1_I0_O)        0.124     1.760 f  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/enc_round[23]_i_1/O
                         net (fo=264, routed)         1.369     3.128    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/SR[0]
    SLICE_X194Y154       FDCE                                         f  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dGDeqPtr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X194Y154       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dGDeqPtr1_reg[2]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -3.128    
  -------------------------------------------------------------------
                         slack                                 16.660    





---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       12.766ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.766ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clock)
  Destination:            scemi_settabledut_softrst_resp_res_fifo/dGDeqPtr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by uclock)
  Path Group:             uclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        7.022ns  (logic 0.402ns (5.724%)  route 6.620ns (94.276%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y148                                    0.000     0.000 r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
    SLICE_X177Y148       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/Q
                         net (fo=11, routed)          1.382     1.605    scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/scemi_clk_port_scemi_rstgen_rstgen$OUT_RST
    SLICE_X157Y139       LUT2 (Prop_lut2_I1_O)        0.043     1.648 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           2.665     4.313    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     4.406 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.723     6.128    scemi_settabledut_softrst_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X198Y152       LUT1 (Prop_lut1_I0_O)        0.043     6.171 f  scemi_settabledut_softrst_resp_res_fifo/dGDeqPtr[2]_i_1__0/O
                         net (fo=45, routed)          0.851     7.022    scemi_settabledut_softrst_resp_res_fifo/O1
    SLICE_X195Y144       FDCE                                         f  scemi_settabledut_softrst_resp_res_fifo/dGDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X195Y144       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_settabledut_softrst_resp_res_fifo/dGDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -7.022    
  -------------------------------------------------------------------
                         slack                                 12.766    





---------------------------------------------------------------------------------------------------
From Clock:  cclock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       13.874ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.874ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cclock)
  Destination:            scemi_settabledut_softrst_resp_res_fifo/dGDeqPtr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by uclock)
  Path Group:             uclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.914ns  (logic 0.438ns (7.406%)  route 5.476ns (92.594%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y138                                    0.000     0.000 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
    SLICE_X158Y138       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.237     0.496    scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/OUT_RST
    SLICE_X157Y139       LUT2 (Prop_lut2_I0_O)        0.043     0.539 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           2.665     3.204    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.297 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.723     5.020    scemi_settabledut_softrst_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X198Y152       LUT1 (Prop_lut1_I0_O)        0.043     5.063 f  scemi_settabledut_softrst_resp_res_fifo/dGDeqPtr[2]_i_1__0/O
                         net (fo=45, routed)          0.851     5.914    scemi_settabledut_softrst_resp_res_fifo/O1
    SLICE_X195Y144       FDCE                                         f  scemi_settabledut_softrst_resp_res_fifo/dGDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X195Y144       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_settabledut_softrst_resp_res_fifo/dGDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                 13.874    





---------------------------------------------------------------------------------------------------
From Clock:  cclock
  To Clock:  my_clk_usr

Setup :            0  Failing Endpoints,  Worst Slack       11.835ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.835ns  (required time - arrival time)
  Source:                 scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cclock)
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/dEnqPtr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by my_clk_usr)
  Path Group:             my_clk_usr
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        2.953ns  (logic 0.328ns (11.109%)  route 2.625ns (88.891%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y146                                    0.000     0.000 r  scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/C
    SLICE_X195Y146       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/Q
                         net (fo=1, routed)           0.458     0.662    scemi_settabledut_dut_dutIfc_myrst/rstSync/OUT_RST
    SLICE_X195Y150       LUT1 (Prop_lut1_I0_O)        0.124     0.786 f  scemi_settabledut_dut_dutIfc_myrst/rstSync/dGDeqPtr[2]_i_1/O
                         net (fo=56, routed)          2.166     2.953    scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/I1
    SLICE_X159Y151       FDCE                                         f  scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/dEnqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
    SLICE_X159Y151       FDCE (Recov_fdce_C_CLR)     -0.212    14.788    scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/dEnqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                 11.835    





---------------------------------------------------------------------------------------------------
From Clock:  noc_clk
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        5.146ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 scemi_fifoRxData_block0_status_reg/C
                            (rising edge-triggered cell FDRE clocked by noc_clk)
  Destination:            scemi_fifoRxData_elem_2_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by userclk2)
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.888ns  (logic 0.474ns (16.412%)  route 2.414ns (83.588%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT6=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y119                                    0.000     0.000 r  scemi_fifoRxData_block0_status_reg/C
    SLICE_X196Y119       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  scemi_fifoRxData_block0_status_reg/Q
                         net (fo=9, routed)           0.470     0.729    scemi_inFifo/scemi_fifoRxData_block0_status
    SLICE_X197Y118       LUT3 (Prop_lut3_I2_O)        0.043     0.772 f  scemi_inFifo/full_reg_i_4__2/O
                         net (fo=1, routed)           0.270     1.043    scemi_inFifo/n_0_full_reg_i_4__2
    SLICE_X197Y119       LUT6 (Prop_lut6_I1_O)        0.043     1.086 f  scemi_inFifo/full_reg_i_3__4/O
                         net (fo=5, routed)           0.343     1.428    scemi_inFifo/O1
    SLICE_X197Y120       LUT3 (Prop_lut3_I2_O)        0.043     1.471 r  scemi_inFifo/scemi_fifoRxData_elem0_status_0_i_2/O
                         net (fo=11, routed)          0.295     1.766    scemi_inFifo/scemi_rOddBeat$EN
    SLICE_X196Y120       LUT4 (Prop_lut4_I0_O)        0.043     1.809 r  scemi_inFifo/scemi_fifoRxData_elem_2[78]_i_3/O
                         net (fo=71, routed)          1.036     2.845    scemi_inFifo/n_0_scemi_fifoRxData_elem_2[78]_i_3
    SLICE_X218Y118       LUT4 (Prop_lut4_I2_O)        0.043     2.888 r  scemi_inFifo/scemi_fifoRxData_elem_2[55]_i_1/O
                         net (fo=1, routed)           0.000     2.888    n_123_scemi_inFifo
    SLICE_X218Y118       FDRE                                         r  scemi_fifoRxData_elem_2_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X218Y118       FDRE (Setup_fdre_C_D)        0.034     8.034    scemi_fifoRxData_elem_2_reg[55]
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -2.888    
  -------------------------------------------------------------------
                         slack                                  5.146    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cclock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       13.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.555ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.535ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_myrst/rst_reg/CLR
                            (recovery check against rising-edge clock cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cclock rise@20.000ns - cclock rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 0.438ns (7.626%)  route 5.305ns (92.374%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.580ns = ( 24.580 - 20.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.382     3.613    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X176Y154       FDCE (Prop_fdce_C_Q)         0.259     3.872 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=579, routed)         1.469     5.341    scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/CLK
    SLICE_X158Y138                                                    r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y138       FDCE (Prop_fdce_C_Q)         0.259     5.600 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.237     5.837    scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/OUT_RST
    SLICE_X157Y139       LUT2 (Prop_lut2_I0_O)        0.043     5.880 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           2.665     8.545    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     8.638 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.723    10.361    scemi_settabledut_softrst_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X198Y152       LUT1 (Prop_lut1_I0_O)        0.043    10.404 f  scemi_settabledut_softrst_resp_res_fifo/dGDeqPtr[2]_i_1__0/O
                         net (fo=45, routed)          0.681    11.085    scemi_settabledut_dut_dutIfc_myrst/I2
    SLICE_X195Y142       FDCE                                         f  scemi_settabledut_dut_dutIfc_myrst/rst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.789    23.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    19.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.247    23.343    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X176Y154       FDCE (Prop_fdce_C_Q)         0.206    23.549 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=579, routed)         1.031    24.580    scemi_settabledut_dut_dutIfc_myrst/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X195Y142                                                    r  scemi_settabledut_dut_dutIfc_myrst/rst_reg/C
                         clock pessimism              0.323    24.903    
                         clock uncertainty           -0.072    24.831    
    SLICE_X195Y142       FDCE (Recov_fdce_C_CLR)     -0.212    24.619    scemi_settabledut_dut_dutIfc_myrst/rst_reg
  -------------------------------------------------------------------
                         required time                         24.619    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                 13.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/sGEnqPtr1_reg[2]/CLR
                            (removal check against rising-edge clock cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclock rise@0.000ns - cclock rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.155ns (25.317%)  route 0.457ns (74.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.640     1.612    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X176Y154       FDCE (Prop_fdce_C_Q)         0.118     1.730 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=579, routed)         0.676     2.406    scemi_settabledut_dut_dutIfc_myrst/rstSync/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X195Y146                                                    r  scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y146       FDCE (Prop_fdce_C_Q)         0.091     2.497 r  scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/Q
                         net (fo=1, routed)           0.227     2.725    scemi_settabledut_dut_dutIfc_myrst/rstSync/OUT_RST
    SLICE_X195Y150       LUT1 (Prop_lut1_I0_O)        0.064     2.789 f  scemi_settabledut_dut_dutIfc_myrst/rstSync/dGDeqPtr[2]_i_1/O
                         net (fo=56, routed)          0.230     3.019    scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/I1
    SLICE_X190Y157       FDCE                                         f  scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/sGEnqPtr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.842     1.884    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X176Y154       FDCE (Prop_fdce_C_Q)         0.147     2.031 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=579, routed)         0.784     2.815    scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X190Y157                                                    r  scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/sGEnqPtr1_reg[2]/C
                         clock pessimism             -0.301     2.514    
    SLICE_X190Y157       FDCE (Remov_fdce_C_CLR)     -0.050     2.464    scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/sGEnqPtr1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.555    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  core_clock
  To Clock:  core_clock

Setup :            0  Failing Endpoints,  Worst Slack        2.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 scemi_network_status/rstSync/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_rstgen_init_reg/CLR
                            (recovery check against rising-edge clock core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (core_clock fall@5.000ns - core_clock rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.266ns (13.969%)  route 1.638ns (86.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.436ns = ( 8.436 - 5.000 ) 
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.606     3.837    scemi_network_status/rstSync/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X179Y143                                                    r  scemi_network_status/rstSync/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y143       FDCE (Prop_fdce_C_Q)         0.223     4.060 r  scemi_network_status/rstSync/reset_hold_reg[4]/Q
                         net (fo=1, routed)           0.287     4.347    scemi_network_status/rstSync/OUT_RST
    SLICE_X177Y143       LUT1 (Prop_lut1_I0_O)        0.043     4.390 f  scemi_network_status/rstSync/scemi_clockGenerators_clock_gens_reset_counter[0]_i_1/O
                         net (fo=169, routed)         1.351     5.741    n_0_scemi_network_status
    SLICE_X164Y138       FDCE                                         f  scemi_rstgen_init_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clock fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     5.000 f  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013     7.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.096 f  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.789     8.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.669 f  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344     7.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.096 f  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.340     8.436    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X164Y138                                                    r  scemi_rstgen_init_reg/C  (IS_INVERTED)
                         clock pessimism              0.223     8.659    
                         clock uncertainty           -0.072     8.587    
    SLICE_X164Y138       FDCE (Recov_fdce_C_CLR)     -0.151     8.436    scemi_rstgen_init_reg
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  2.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 scemi_network_status/rstSync/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_clk_port_scemi_rstgen_rstgen/rst_reg/CLR
                            (removal check against rising-edge clock core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clock rise@0.000ns - core_clock rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.128ns (21.946%)  route 0.455ns (78.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.720     1.692    scemi_network_status/rstSync/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X179Y143                                                    r  scemi_network_status/rstSync/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y143       FDCE (Prop_fdce_C_Q)         0.100     1.792 r  scemi_network_status/rstSync/reset_hold_reg[4]/Q
                         net (fo=1, routed)           0.169     1.961    scemi_network_status/rstSync/OUT_RST
    SLICE_X177Y143       LUT1 (Prop_lut1_I0_O)        0.028     1.989 f  scemi_network_status/rstSync/scemi_clockGenerators_clock_gens_reset_counter[0]_i_1/O
                         net (fo=169, routed)         0.286     2.275    scemi_clk_port_scemi_rstgen_rstgen/I1
    SLICE_X177Y148       FDCE                                         f  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.915     1.957    scemi_clk_port_scemi_rstgen_rstgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X177Y148                                                    r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
                         clock pessimism             -0.258     1.699    
    SLICE_X177Y148       FDCE (Remov_fdce_C_CLR)     -0.069     1.630    scemi_clk_port_scemi_rstgen_rstgen/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.645    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  my_clk_usr
  To Clock:  my_clk_usr

Setup :            0  Failing Endpoints,  Worst Slack       11.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.622ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.172ns  (required time - arrival time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by my_clk_usr  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sDeqPtr_reg[1]/CLR
                            (recovery check against rising-edge clock my_clk_usr  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (my_clk_usr rise@15.000ns - my_clk_usr rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.360ns (10.279%)  route 3.142ns (89.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 12.757 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.953ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.992 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           1.461    -4.531    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=2147, routed)        1.485    -2.953    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/usrClk_mmcm_clkout0buffer$O
    SLICE_X204Y164                                                    r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y164       FDCE (Prop_fdce_C_Q)         0.236    -2.717 r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]_rep__1/Q
                         net (fo=168, routed)         1.400    -1.317    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/O3
    SLICE_X194Y165       LUT1 (Prop_lut1_I0_O)        0.124    -1.193 f  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/enc_round[23]_i_1/O
                         net (fo=264, routed)         1.743     0.549    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/SR[0]
    SLICE_X211Y154       FDCE                                         f  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sDeqPtr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock my_clk_usr rise edge)
                                                     15.000    15.000 r  
    E19                  IBUFDS                       0.000    15.000 r  sys_clk/O
                         net (fo=1, routed)           0.986    15.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020     9.966 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           1.352    11.318    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.401 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=2147, routed)        1.356    12.757    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/usrClk_mmcm_clkout0buffer$O
    SLICE_X211Y154                                                    r  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sDeqPtr_reg[1]/C
                         clock pessimism             -0.753    12.004    
                         clock uncertainty           -0.070    11.934    
    SLICE_X211Y154       FDCE (Recov_fdce_C_CLR)     -0.212    11.722    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sDeqPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.722    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                 11.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.622ns  (arrival time - required time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by my_clk_usr  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sDeqPtr_reg[0]/CLR
                            (removal check against rising-edge clock my_clk_usr  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk_usr rise@0.000ns - my_clk_usr rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.171ns (10.921%)  route 1.395ns (89.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.001ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -2.231 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           0.644    -1.587    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=2147, routed)        0.702    -0.859    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/usrClk_mmcm_clkout0buffer$O
    SLICE_X204Y164                                                    r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y164       FDCE (Prop_fdce_C_Q)         0.107    -0.752 r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]_rep__1/Q
                         net (fo=168, routed)         0.835     0.083    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/O3
    SLICE_X194Y165       LUT1 (Prop_lut1_I0_O)        0.064     0.147 f  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/enc_round[23]_i_1/O
                         net (fo=264, routed)         0.560     0.707    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/SR[0]
    SLICE_X193Y156       FDCE                                         f  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.607 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           0.693    -1.914    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=2147, routed)        0.883    -1.001    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/usrClk_mmcm_clkout0buffer$O
    SLICE_X193Y156                                                    r  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sDeqPtr_reg[0]/C
                         clock pessimism              0.155    -0.846    
    SLICE_X193Y156       FDCE (Remov_fdce_C_CLR)     -0.069    -0.915    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.915    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  1.622    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  noc_clk
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 scemi_epReset125/reset_hold_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_settabledut_softrst_req_inport_starting_reset/dSyncReg2_reg/CLR
                            (recovery check against rising-edge clock noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (noc_clk rise@8.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 0.305ns (5.227%)  route 5.530ns (94.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.406ns = ( 11.406 - 8.000 ) 
    Source Clock Delay      (SCD):    3.941ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.710     3.941    scemi_epReset125/scemi_clkgen_clkout0buffer$O
    SLICE_X168Y95                                                     r  scemi_epReset125/reset_hold_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y95        FDCE (Prop_fdce_C_Q)         0.259     4.200 r  scemi_epReset125/reset_hold_reg[3]_rep__0/Q
                         net (fo=141, routed)         0.768     4.968    scemi_epReset125/O2
    SLICE_X170Y111       LUT1 (Prop_lut1_I0_O)        0.046     5.014 f  scemi_epReset125/route_from_dma_i_1/O
                         net (fo=1450, routed)        4.762     9.776    scemi_settabledut_softrst_req_inport_starting_reset/I1
    SLICE_X196Y155       FDCE                                         f  scemi_settabledut_softrst_req_inport_starting_reset/dSyncReg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    8.000     8.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     8.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    10.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.310    11.406    scemi_settabledut_softrst_req_inport_starting_reset/scemi_clkgen_clkout0buffer$O
    SLICE_X196Y155                                                    r  scemi_settabledut_softrst_req_inport_starting_reset/dSyncReg2_reg/C
                         clock pessimism              0.148    11.554    
                         clock uncertainty           -0.063    11.491    
    SLICE_X196Y155       FDCE (Recov_fdce_C_CLR)     -0.278    11.213    scemi_settabledut_softrst_req_inport_starting_reset/dSyncReg2_reg
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  1.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.282ns  (arrival time - required time)
  Source:                 scemi_epReset125/reset_hold_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_fifoRxData_dInReset_pre_isInReset_reg/PRE
                            (removal check against rising-edge clock noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (noc_clk rise@0.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.146ns (10.727%)  route 1.215ns (89.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        0.730     1.702    scemi_epReset125/scemi_clkgen_clkout0buffer$O
    SLICE_X168Y95                                                     r  scemi_epReset125/reset_hold_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y95        FDCE (Prop_fdce_C_Q)         0.118     1.820 r  scemi_epReset125/reset_hold_reg[3]_rep__0/Q
                         net (fo=141, routed)         1.066     2.886    scemi_epReset250/I1
    SLICE_X176Y115       LUT2 (Prop_lut2_I1_O)        0.028     2.914 f  scemi_epReset250/scemi_1_fifoTxData_dInReset_pre_isInReset_i_1/O
                         net (fo=2, routed)           0.149     3.063    n_2_scemi_epReset250
    SLICE_X177Y114       FDPE                                         f  scemi_fifoRxData_dInReset_pre_isInReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        0.909     1.951    scemi_clkgen_clkout0buffer$O
    SLICE_X177Y114                                                    r  scemi_fifoRxData_dInReset_pre_isInReset_reg/C
                         clock pessimism             -0.098     1.853    
    SLICE_X177Y114       FDPE (Remov_fdpe_C_PRE)     -0.072     1.781    scemi_fifoRxData_dInReset_pre_isInReset_reg
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  1.282    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  uclock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       15.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.343ns  (required time - arrival time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_setkey_res_fifo/sDeqPtr_reg[1]/CLR
                            (recovery check against rising-edge clock uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (uclock rise@20.000ns - uclock rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.302ns (9.211%)  route 2.977ns (90.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 24.047 - 20.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.554     3.785    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X175Y149       FDCE (Prop_fdce_C_Q)         0.223     4.008 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=933, routed)         1.449     5.457    scemi_rstgen_inv_rstgen/rstSync/p_0_in
    SLICE_X164Y139                                                    r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y139       FDCE (Prop_fdce_C_Q)         0.259     5.716 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=10, routed)          0.195     5.911    scemi_rstgen_inv_rstgen/rstSync/Q[0]
    SLICE_X163Y139       LUT2 (Prop_lut2_I0_O)        0.043     5.954 f  scemi_rstgen_inv_rstgen/rstSync/dGDeqPtr[4]_i_1/O
                         net (fo=309, routed)         2.782     8.736    scemi_setkey_res_fifo/I7
    SLICE_X174Y151       FDCE                                         f  scemi_setkey_res_fifo/sDeqPtr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.789    23.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    19.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.417    23.513    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X175Y149       FDCE (Prop_fdce_C_Q)         0.178    23.691 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=933, routed)         0.356    24.047    scemi_setkey_res_fifo/p_0_in
    SLICE_X174Y151                                                    r  scemi_setkey_res_fifo/sDeqPtr_reg[1]/C
                         clock pessimism              0.317    24.364    
                         clock uncertainty           -0.072    24.291    
    SLICE_X174Y151       FDCE (Recov_fdce_C_CLR)     -0.212    24.079    scemi_setkey_res_fifo/sDeqPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         24.079    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                 15.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_processor_req_inport_next_sp/sToggleReg_reg/CLR
                            (removal check against rising-edge clock uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uclock rise@0.000ns - uclock rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.146ns (30.460%)  route 0.333ns (69.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.241ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.693     1.665    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X175Y149       FDCE (Prop_fdce_C_Q)         0.100     1.765 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=933, routed)         0.924     2.689    scemi_rstgen_inv_rstgen/rstSync/p_0_in
    SLICE_X164Y139                                                    r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y139       FDCE (Prop_fdce_C_Q)         0.118     2.807 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=10, routed)          0.103     2.910    scemi_rstgen_inv_rstgen/rstSync/Q[0]
    SLICE_X163Y139       LUT2 (Prop_lut2_I0_O)        0.028     2.938 f  scemi_rstgen_inv_rstgen/rstSync/dGDeqPtr[4]_i_1/O
                         net (fo=309, routed)         0.230     3.169    scemi_processor_req_inport_next_sp/I1
    SLICE_X156Y137       FDCE                                         f  scemi_processor_req_inport_next_sp/sToggleReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6977, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.915     1.957    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X175Y149       FDCE (Prop_fdce_C_Q)         0.124     2.081 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=933, routed)         1.160     3.241    scemi_processor_req_inport_next_sp/p_0_in
    SLICE_X156Y137                                                    r  scemi_processor_req_inport_next_sp/sToggleReg_reg/C
                         clock pessimism             -0.325     2.916    
    SLICE_X156Y137       FDCE (Remov_fdce_C_CLR)     -0.050     2.866    scemi_processor_req_inport_next_sp/sToggleReg_reg
  -------------------------------------------------------------------
                         required time                         -2.866    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.303    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.448ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_epReset250/reset_hold_reg[0]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.204ns (6.660%)  route 2.859ns (93.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.593ns = ( 10.593 - 4.000 ) 
    Source Clock Delay      (SCD):    7.349ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        1.663     7.349    scemi_pcie_ep/pcie_7x_v1_10_i/I1
    SLICE_X215Y107                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y107       FDPE (Prop_fdpe_C_Q)         0.204     7.553 f  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/Q
                         net (fo=281, routed)         2.859    10.412    scemi_epReset250/scemi_pcie_ep$user_reset_out
    SLICE_X165Y115       FDCE                                         f  scemi_epReset250/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449     7.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.682     9.172    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        1.338    10.593    scemi_epReset250/scemi_pcie_ep$user_clk_out
    SLICE_X165Y115                                                    r  scemi_epReset250/reset_hold_reg[0]/C
                         clock pessimism              0.519    11.112    
                         clock uncertainty           -0.065    11.047    
    SLICE_X165Y115       FDCE (Recov_fdce_C_CLR)     -0.295    10.752    scemi_epReset250/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  0.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.887%)  route 0.261ns (67.113%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.795ns
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        0.759     3.184    scemi_pcie_ep/pcie_7x_v1_10_i/I1
    SLICE_X215Y106                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y106       FDRE (Prop_fdre_C_Q)         0.100     3.284 f  scemi_pcie_ep/pcie_7x_v1_10_i/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.118     3.402    scemi_pcie_ep/pcie_7x_v1_10_i/n_0_pl_received_hot_rst_q_reg
    SLICE_X215Y106       LUT2 (Prop_lut2_I0_O)        0.028     3.430 f  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_i_1/O
                         net (fo=2, routed)           0.144     3.573    scemi_pcie_ep/pcie_7x_v1_10_i/n_0_user_reset_out_i_1
    SLICE_X215Y107       FDPE                                         f  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        0.981     3.795    scemi_pcie_ep/pcie_7x_v1_10_i/I1
    SLICE_X215Y107                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg/C
                         clock pessimism             -0.598     3.197    
    SLICE_X215Y107       FDPE (Remov_fdpe_C_PRE)     -0.072     3.125    scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -3.125    
                         arrival time                           3.573    
  -------------------------------------------------------------------
                         slack                                  0.448    





