# BSODomizer HD

## Project Overview
The BSODomizer HD is an advanced version of the original BSODomizer, a project that was first introduced at DEFCON 16 in 2008. This new iteration aims to incorporate full-color, high-definition (1080p) graphics, user-loadable images, and animated screens, while maintaining its open-source nature and hacker-friendly spirit.

### History
- **Original BSODomizer**
  - Released at DEFCON 16 (2008)
  - XGA (1024 x 768) with text only
  - Parallax Propeller, reprogrammable with PropClip
  - 2x CR2032 Lithium coin cells
  - Fully open source

### Motivation
- Learn about FPGAs
- Share our work with the hacker community
- Create another ridiculous (and possibly useful) project

### Desired Features
- Mischief
- Full color, 1080p graphic capability
- User-loadable images from SD card
- Animated screens
- Legitimate use cases
- Screen capture (for penetration testing)
- Video display calibration
- Open source FPGA tool/reference design

## Technical Details

### HDMI 101
- **High-speed, differential signaling**
- **TMDS**: 3 DATA + 1 CLK
- **1080p @ 60Hz**: Requires a bit rate of ~3.6GHz and a pixel clock of 148.5MHz
- **Challenges**: Difficult to achieve with a microcontroller, but more efficiently handled by an FPGA

### FPGA: What's the Fuss?
- **Blank slate of digital logic**
- **Configurable blocks/connections**
- **Behavior defined with schematic or HDL**
- **Design/purchase IP modules to create hardware**
- **System operates in parallel, synchronized to clock(s)**
- **Potential for danger and confusion**

### Preliminary Block Diagram
- **FPGA**: Cyclone V GX Starter Kit
  - **Model**: 5CGXFC5C6F27C7N
  - **Cost**: $179 USD
  - **Performance vs. Power vs. Cost**: Optimal balance
  - **Setup Time**: Up and running in minimal time (~2 days)
  - **Limitations**: Terasic does not provide schematics or PCB layout in native format

- **HDMI TX**: ADV7513
  - **Function**: Serialization converter to reduce FPGA resources
  - **Included on the C5G dev. kit**
  - **Inputs**: RGB + control signals
  - **Outputs**: HDMI-compliant TMDS outputs

### Early Proof of Concept
- **Development Challenges**:
  - Slow development process
  - Large and unwieldy development tools
  - Long compile/test cycles (~15 minutes)
  - Verilog trial by fire
  - Learning how to draw on the screen

- **img2mif**:
  - Converts BMP to Memory Initialization File (MIF)
  - Preloads image into Cyclone V internal RAM
  - GitHub: [joegrand/img2mif](https://github.com/joegrand/img2mif)
  - Forked from LonghornEngineer

### Power Supply Trickery
- **HDMI Source Current**: Must be > 55mA per spec
- **Power Consumption**: FPGAs, especially development boards, are power-hungry
- **Challenges**:
  - Ensuring pass-through mode works at all times
  - Providing power to the FPGA system when needed

### Block RAM (1080p, 1bpp)
- **Trial and Error**: Significant effort required
- **Frustration**: High
- **Outcome**: Wow

### Refinements
- **Block RAM**: Too small for full 1080p color images
- **Required Memory**: 1920 * 1080 * 24bpp = ~5.93MB
- **External LPDDR2 SDRAM**:
  - **Model**: Micron MT42L128M32D1
  - **Capacity**: 512MB
  - **Speed**: 400MHz
- **MicroSD Card Interface**:
  - **Purpose**: Store screen captures and user-defined images
  - **Implementation**: Circuitry still needs to be completed

### PIC Front End
- **Controller**: Microchip PIC16LF1829
- **Functions**:
  - Control power to the FPGA subsystem
  - External triggering via IR (Sharp GP1US301XP 38kHz)
  - Timer to delay BSOD (user-configurable)
  - A/D to monitor battery level
  - Replaceable with other controllers as desired

### Apple IR Remote
- **Protocol**: NEC transmission protocol (same PHY, different data)
- **Signal Timing**:
  - Start: 9ms pulse burst, 4.5ms space
  - Logic '1': 562.5μs pulse, 562.5μs space
  - Logic '0': 562.5μs pulse, 1.6875ms space
- **Detection**: Bare bones with wide timing margins

### Future Use
- **Trigger**: On/Off
- **Reset/Enable Timer**: Add/Subtract time
- **Disable Timer**

### HDMI RX: ADV7611
- **Function**: Deserialization converter to reduce FPGA resources
- **Reference Design**: HDMI Light V2
  - GitHub: [esar/hdmilight-v2](https://github.com/esar/hdmilight-v2)

### Interface Board
- **Connection**: C5G to HDMI RX (HDMI Light V2)
- **Manufacturing**: T-Tech QuickCircuit 5000 for rapid prototyping
- **Specifications**:
  - 12 mil trace/14 mil space
  - Delamination during soldering required minor repairs

### Other Subsystems
- **Lithium Ion Battery Charging**: Microchip MCP73833
- **HDMI Switch**: Texas Instruments TS3DV642
- **HDMI Splitter**: Hacked EnjoyGadgets unit

### Circuit Board Sandwich
- **HDMI Signal Path**
- **Power Supply Path**:
  - **Front end & battery charging**: Always via HDMI 5V
  - **FPGA subsystem**: Powered by battery only when triggered

### Current Measurements
- **PIC Front End**: HDMI 5V @ 1.76mA
- **C5G Dev. Board (fully loaded)**: LiPo 3.7V @ 438mA
- **System Functionality**: Down to 3.4V (limited by PIC to 3.6V)
- **Battery**: GSP585460 2000mAh, 3.7V Lithium Polymer
- **Assumed Capacity**: 70% down to 3.6V = 1400mAh
- **Active BSODomy Time**: ~3.2 hours

### Memory Access and Clock Domain Crossing
- **Memory Access**: Read 32-bit word (8bpc RGB, MSB ignored) before it's needed on the screen
- **Clock Speed**: 2x PCLK (297 v. 148.5 MHz)
- **FIFO**: Handle clock domain crossing
- **SignalTap II Logic Analyzer**: Used for debugging

### LPDDR2 SDRAM (1080p, 24bpp)
- **FPGA RTL View**: Provided for reference

### Real World Demonstration
- **Gratuitous Display Modes**: Generated on-the-fly, mostly for debugging

### Other Challenges
- **Aggressive Timeline**
- **Fractional PLL Conflict and Physical Placement**
- **Clock Domain Crossing**: Requires finesse and synchronization
- **HDMI RX Implementation**: Device not responding
- **SD Card/FAT32 Implementation**: Not yet complete
- **Debugging HDL**: Extremely challenging

### Get BSODomized
- **Project Website**: [www.grandideastudio.com/portfolio/bsodomizer](http://www.grandideastudio.com/portfolio/bsodomizer)
- **GitHub Repositories**:
  - **Development Notes, Schematic, Original Design**: [joegrand/bsodomizer-hd-pic](https://github.com/joegrand/bsodomizer-hd-pic)
  - **Front End Subsystem (PIC16LF1829)**: [joegrand/bsodomizer-hd-c5g](https://github.com/joegrand/bsodomizer-hd-c5g)
  - **HDL for Cyclone V GX Starter Kit**: [joegrand/bsodomizer-hd-c5g](https://github.com/joegrand/bsodomizer-hd-c5g)

## In Closing
- **Commitment**: We committed to a project way beyond our comfort zone
- **Lessons Learned**: Painful and practical
- **FPGA Development**: Easy access to tools and resources, but still extremely complex
- **FPGA Potential**: Fills a gap in the engineering world, worth giving them a try
- **Future Plans**: Significant engineering remains, and demand may influence the decision to bring this to market
- **Contact**: Send your feedback and desires to PI:EMAIL

---

Thank you for your interest in the BSODomizer HD.