# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SimpleLogicModuleIP.srcs/sources_1/imports/SimpleLogicModuleIP/SimpleLogicModuleIP.v" \
"../../../../SimpleLogicModuleIP.srcs/sources_1/imports/SimpleLogicModuleIP/tb_SimpleLogicModuleIP.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
