// Seed: 1732113632
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output uwire id_2,
    input tri0 id_3,
    input uwire id_4,
    output tri1 id_5,
    input tri1 id_6,
    input wand id_7,
    input tri id_8,
    output supply1 id_9,
    input wor id_10,
    output tri0 id_11,
    input tri1 id_12,
    output tri0 id_13,
    output tri id_14,
    input uwire id_15,
    input uwire id_16
);
  wire id_18 = 1;
  assign id_18 = id_16;
  wire id_19, id_20;
  wire id_21;
  tri  id_22 = 1;
endmodule
module module_1 (
    input  tri id_0,
    output wor id_1
);
  always @(posedge id_0) id_1 = 1;
  module_0(
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0
  );
endmodule
