Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Wed Sep  7 19:12:23 2022
| Host             : Jeff running 64-bit major release  (build 9200)
| Command          : report_power -file Network_FPGA_power_routed.rpt -pb Network_FPGA_power_summary_routed.pb -rpx Network_FPGA_power_routed.rpx
| Design           : Network_FPGA
| Device           : xc7a100tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.259        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.174        |
| Device Static (W)        | 0.085        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.061 |        7 |       --- |             --- |
| Slice Logic              |     0.003 |    33172 |       --- |             --- |
|   LUT as Logic           |     0.002 |    14952 |     63400 |           23.58 |
|   Register               |    <0.001 |    15285 |    126800 |           12.05 |
|   LUT as Shift Register  |    <0.001 |       78 |     19000 |            0.41 |
|   CARRY4                 |    <0.001 |       28 |     15850 |            0.18 |
|   LUT as Distributed RAM |    <0.001 |       24 |     19000 |            0.13 |
|   F7/F8 Muxes            |    <0.001 |       10 |     63400 |            0.02 |
|   Others                 |     0.000 |      501 |       --- |             --- |
| Signals                  |     0.002 |    22162 |       --- |             --- |
| Block RAM                |     0.004 |        9 |       135 |            6.67 |
| PLL                      |     0.103 |        1 |         6 |           16.67 |
| I/O                      |    <0.001 |        3 |       285 |            1.05 |
| Static Power             |     0.085 |          |           |                 |
| Total                    |     0.259 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.096 |       0.080 |      0.016 |
| Vccaux    |       1.800 |     0.070 |       0.052 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_out1_clk_wiz_0                                                                         | clk_wiz/inst/clk_out1_clk_wiz_0                                      |             6.7 |
| clkfbout_clk_wiz_0                                                                         | clk_wiz/inst/clkfbout_clk_wiz_0                                      |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| sys_clk_p                                                                                  | sys_clk                                                              |             5.0 |
| sys_clk_p                                                                                  | sys_clk_p                                                            |             5.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| Network_FPGA             |     0.174 |
|   clk_wiz                |     0.104 |
|     inst                 |     0.104 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
|   ila                    |     0.007 |
|     inst                 |     0.007 |
|       ila_core_inst      |     0.007 |
|   net                    |     0.059 |
|     node0                |     0.006 |
|       PE                 |     0.004 |
|       Router_0           |     0.002 |
|     node1                |     0.003 |
|       Router_0           |     0.003 |
|     node10               |     0.004 |
|       Router_0           |     0.004 |
|     node11               |     0.004 |
|       Router_0           |     0.004 |
|     node12               |     0.003 |
|       Router_0           |     0.003 |
|     node13               |     0.003 |
|       Router_0           |     0.003 |
|     node14               |     0.003 |
|       Router_0           |     0.003 |
|     node15               |     0.002 |
|       Router_0           |     0.002 |
|     node2                |     0.003 |
|       Router_0           |     0.003 |
|     node3                |     0.003 |
|       Router_0           |     0.003 |
|     node4                |     0.004 |
|       Router_0           |     0.004 |
|     node5                |     0.004 |
|       Router_0           |     0.004 |
|     node6                |     0.004 |
|       Router_0           |     0.004 |
|     node7                |     0.004 |
|       Router_0           |     0.004 |
|     node8                |     0.004 |
|       Router_0           |     0.004 |
|     node9                |     0.004 |
|       Router_0           |     0.004 |
+--------------------------+-----------+


