// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="hud_gen,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7s100-fgga676-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.040000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=10,HLS_SYN_DSP=4,HLS_SYN_FF=1059,HLS_SYN_LUT=3206,HLS_VERSION=2019_2}" *)

module hud_gen (
        ap_clk,
        ap_rst_n,
        op_TDATA,
        op_TVALID,
        op_TREADY,
        op_TKEEP,
        op_TSTRB,
        op_TUSER,
        op_TLAST,
        op_TID,
        op_TDEST,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state6 = 3'd4;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output  [31:0] op_TDATA;
output   op_TVALID;
input   op_TREADY;
output  [3:0] op_TKEEP;
output  [3:0] op_TSTRB;
output  [0:0] op_TUSER;
output  [0:0] op_TLAST;
output  [0:0] op_TID;
output  [0:0] op_TDEST;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] row;
wire   [31:0] column;
wire   [31:0] char_1;
wire   [31:0] char_2;
reg   [6:0] display_0_address0;
reg    display_0_ce0;
wire   [24:0] display_0_q0;
reg   [6:0] display_1_address0;
reg    display_1_ce0;
wire   [24:0] display_1_q0;
reg   [6:0] display_2_address0;
reg    display_2_ce0;
wire   [24:0] display_2_q0;
reg   [6:0] display_3_address0;
reg    display_3_ce0;
wire   [24:0] display_3_q0;
reg   [6:0] display_4_address0;
reg    display_4_ce0;
wire   [24:0] display_4_q0;
reg   [6:0] display_5_address0;
reg    display_5_ce0;
wire   [24:0] display_5_q0;
reg   [6:0] display_6_address0;
reg    display_6_ce0;
wire   [24:0] display_6_q0;
reg   [6:0] display_7_address0;
reg    display_7_ce0;
wire   [24:0] display_7_q0;
reg   [6:0] display_8_address0;
reg    display_8_ce0;
wire   [24:0] display_8_q0;
reg   [6:0] display_9_address0;
reg    display_9_ce0;
wire   [24:0] display_9_q0;
reg    op_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln38_reg_1848;
reg   [0:0] icmp_ln38_reg_1848_pp0_iter1_reg;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] icmp_ln38_reg_1848_pp0_iter2_reg;
reg   [63:0] indvar_flatten_reg_451;
reg   [30:0] y_0_reg_462;
reg   [30:0] x_0_reg_473;
reg   [31:0] column_read_reg_1719;
wire   [31:0] add_ln45_fu_646_p2;
reg   [31:0] add_ln45_reg_1724;
wire   [31:0] add_ln52_fu_652_p2;
reg   [31:0] add_ln52_reg_1729;
wire   [31:0] add_ln52_1_fu_658_p2;
reg   [31:0] add_ln52_1_reg_1735;
wire   [31:0] add_ln53_fu_664_p2;
reg   [31:0] add_ln53_reg_1741;
wire   [31:0] add_ln73_fu_670_p2;
reg   [31:0] add_ln73_reg_1746;
wire   [31:0] select_ln78_fu_724_p3;
reg   [31:0] select_ln78_reg_1751;
wire   [31:0] add_ln78_fu_732_p2;
reg   [31:0] add_ln78_reg_1757;
wire   [0:0] icmp_ln80_fu_738_p2;
reg   [0:0] icmp_ln80_reg_1763;
wire   [0:0] icmp_ln82_fu_744_p2;
reg   [0:0] icmp_ln82_reg_1767;
wire   [0:0] icmp_ln84_fu_750_p2;
reg   [0:0] icmp_ln84_reg_1771;
wire   [0:0] icmp_ln86_fu_756_p2;
reg   [0:0] icmp_ln86_reg_1775;
wire   [0:0] icmp_ln88_fu_762_p2;
reg   [0:0] icmp_ln88_reg_1779;
wire   [0:0] icmp_ln90_fu_768_p2;
reg   [0:0] icmp_ln90_reg_1783;
wire   [0:0] icmp_ln92_fu_774_p2;
reg   [0:0] icmp_ln92_reg_1787;
wire   [0:0] icmp_ln94_fu_780_p2;
reg   [0:0] icmp_ln94_reg_1791;
wire   [0:0] icmp_ln96_fu_786_p2;
reg   [0:0] icmp_ln96_reg_1795;
wire   [0:0] icmp_ln98_fu_792_p2;
reg   [0:0] icmp_ln98_reg_1799;
wire   [0:0] icmp_ln128_fu_798_p2;
reg   [0:0] icmp_ln128_reg_1803;
wire   [0:0] icmp_ln130_fu_804_p2;
reg   [0:0] icmp_ln130_reg_1807;
wire   [0:0] icmp_ln132_fu_810_p2;
reg   [0:0] icmp_ln132_reg_1811;
wire   [0:0] icmp_ln134_fu_816_p2;
reg   [0:0] icmp_ln134_reg_1815;
wire   [0:0] icmp_ln136_fu_822_p2;
reg   [0:0] icmp_ln136_reg_1819;
wire   [0:0] icmp_ln138_fu_828_p2;
reg   [0:0] icmp_ln138_reg_1823;
wire   [0:0] icmp_ln140_fu_834_p2;
reg   [0:0] icmp_ln140_reg_1827;
wire   [0:0] icmp_ln142_fu_840_p2;
reg   [0:0] icmp_ln142_reg_1831;
wire   [0:0] icmp_ln144_fu_846_p2;
reg   [0:0] icmp_ln144_reg_1835;
wire   [0:0] icmp_ln146_fu_852_p2;
reg   [0:0] icmp_ln146_reg_1839;
wire   [63:0] bound_fu_866_p2;
reg   [63:0] bound_reg_1843;
wire   [0:0] icmp_ln38_fu_951_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_state4_io;
wire    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_state5_io;
reg    ap_block_pp0_stage0_11001;
wire   [63:0] add_ln38_fu_956_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] select_ln38_1_fu_1020_p3;
reg   [0:0] select_ln38_1_reg_1857;
wire   [0:0] select_ln38_2_fu_1044_p3;
reg   [0:0] select_ln38_2_reg_1861;
wire   [30:0] select_ln38_3_fu_1057_p3;
reg   [30:0] select_ln38_3_reg_1865;
wire   [0:0] icmp_ln41_fu_1071_p2;
reg   [0:0] icmp_ln41_reg_1870;
wire   [0:0] icmp_ln45_fu_1077_p2;
reg   [0:0] icmp_ln45_reg_1874;
wire   [0:0] and_ln69_fu_1094_p2;
reg   [0:0] and_ln69_reg_1878;
wire   [0:0] and_ln73_fu_1105_p2;
reg   [0:0] and_ln73_reg_1882;
wire   [0:0] and_ln79_fu_1123_p2;
reg   [0:0] and_ln79_reg_1886;
wire   [0:0] and_ln127_fu_1141_p2;
reg   [0:0] and_ln127_reg_1890;
wire   [0:0] icmp_ln151_fu_1201_p2;
reg   [0:0] icmp_ln151_reg_1944;
wire   [0:0] and_ln152_fu_1233_p2;
reg   [0:0] and_ln152_reg_1948;
wire   [0:0] icmp_ln104_fu_1357_p2;
reg   [0:0] icmp_ln104_reg_2002;
wire   [0:0] and_ln105_fu_1389_p2;
reg   [0:0] and_ln105_reg_2006;
wire   [0:0] and_ln53_fu_1459_p2;
reg   [0:0] and_ln53_reg_2010;
wire   [30:0] x_fu_1569_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg   [30:0] ap_phi_mux_y_0_phi_fu_466_p4;
reg   [24:0] ap_phi_mux_p_0203_0_21_in_phi_fu_487_p22;
wire   [24:0] ap_phi_reg_pp0_iter1_p_0203_0_21_in_reg_484;
reg   [24:0] ap_phi_mux_p_0203_0_11_in_phi_fu_525_p22;
wire   [24:0] ap_phi_reg_pp0_iter1_p_0203_0_11_in_reg_522;
wire  signed [63:0] sext_ln129_fu_1187_p1;
wire  signed [63:0] sext_ln81_fu_1343_p1;
reg   [31:0] line_2_1_fu_144;
wire   [31:0] line_2_fu_1292_p2;
wire   [31:0] select_ln53_5_fu_1497_p3;
reg   [31:0] line_1_fu_148;
wire   [31:0] line_fu_1448_p2;
wire   [31:0] select_ln53_1_fu_1465_p3;
reg   [31:0] count_line_2_1_fu_152;
wire   [31:0] count_line_2_2_fu_1271_p3;
wire   [31:0] select_ln53_7_fu_1513_p3;
reg   [31:0] pixel_2_1_fu_156;
wire   [31:0] pixel_2_2_fu_1263_p3;
wire   [31:0] select_ln53_6_fu_1505_p3;
reg   [31:0] count_line_1_fu_160;
wire   [31:0] count_line_2_6_fu_1427_p3;
wire   [31:0] select_ln53_3_fu_1481_p3;
reg   [31:0] pixel_1_fu_164;
wire   [31:0] pixel_2_5_fu_1419_p3;
wire   [31:0] select_ln53_2_fu_1473_p3;
reg   [31:0] count_pixel_2_1_fu_168;
wire   [31:0] count_pixel_2_fu_1207_p2;
wire   [31:0] select_ln53_8_fu_1521_p3;
reg   [31:0] count_pixel_1_fu_172;
wire   [31:0] count_pixel_fu_1363_p2;
wire   [31:0] select_ln53_4_fu_1489_p3;
reg   [31:0] tmp_data_V_fu_176;
wire   [31:0] zext_ln151_fu_1579_p1;
wire   [31:0] zext_ln104_fu_1588_p1;
wire   [31:0] select_ln53_fu_1593_p3;
reg   [0:0] tmp_last_V_fu_180;
reg   [0:0] tmp_user_V_fu_184;
wire    ap_block_pp0_stage0_01001;
wire   [31:0] zext_ln38_2_fu_1052_p1;
wire   [31:0] sub_ln78_fu_684_p2;
wire   [30:0] lshr_ln78_1_fu_690_p4;
wire   [31:0] zext_ln78_fu_700_p1;
wire   [30:0] lshr_ln78_2_fu_710_p4;
wire   [0:0] tmp_fu_676_p3;
wire   [31:0] sub_ln78_1_fu_704_p2;
wire   [31:0] zext_ln78_1_fu_720_p1;
wire   [31:0] bound_fu_866_p0;
wire   [31:0] bound_fu_866_p1;
wire   [0:0] icmp_ln52_fu_886_p2;
wire   [0:0] icmp_ln52_1_fu_892_p2;
wire   [31:0] zext_ln38_fu_882_p1;
wire   [0:0] icmp_ln52_2_fu_904_p2;
wire   [0:0] icmp_ln52_3_fu_909_p2;
wire   [0:0] and_ln52_fu_898_p2;
wire   [0:0] and_ln52_1_fu_914_p2;
wire   [0:0] icmp_ln78_fu_926_p2;
wire   [0:0] icmp_ln78_1_fu_931_p2;
wire   [31:0] zext_ln40_fu_942_p1;
wire   [0:0] icmp_ln40_fu_946_p2;
wire   [30:0] y_fu_962_p2;
wire   [0:0] icmp_ln52_4_fu_980_p2;
wire   [0:0] icmp_ln52_5_fu_986_p2;
wire   [31:0] zext_ln38_1_fu_976_p1;
wire   [0:0] icmp_ln52_6_fu_998_p2;
wire   [0:0] icmp_ln52_7_fu_1003_p2;
wire   [0:0] and_ln52_2_fu_992_p2;
wire   [0:0] and_ln52_3_fu_1008_p2;
wire   [0:0] or_ln52_fu_920_p2;
wire   [0:0] or_ln52_1_fu_1014_p2;
wire   [0:0] icmp_ln78_2_fu_1028_p2;
wire   [0:0] icmp_ln78_3_fu_1033_p2;
wire   [0:0] and_ln78_fu_936_p2;
wire   [0:0] and_ln78_1_fu_1038_p2;
wire   [30:0] select_ln38_fu_968_p3;
wire   [30:0] or_ln41_fu_1065_p2;
wire   [0:0] icmp_ln53_fu_1082_p2;
wire   [0:0] icmp_ln69_fu_1088_p2;
wire   [0:0] icmp_ln73_fu_1100_p2;
wire   [0:0] grp_fu_590_p2;
wire   [0:0] icmp_ln79_fu_1111_p2;
wire   [0:0] icmp_ln79_1_fu_1117_p2;
wire   [0:0] icmp_ln127_fu_1129_p2;
wire   [0:0] icmp_ln127_1_fu_1135_p2;
wire   [4:0] trunc_ln129_1_fu_1151_p1;
wire   [6:0] trunc_ln129_2_fu_1163_p1;
wire   [7:0] sext_ln129_1_cast_fu_1155_p3;
wire   [7:0] sext_ln129_2_cast_fu_1167_p3;
wire   [7:0] trunc_ln129_fu_1147_p1;
wire   [7:0] add_ln129_fu_1175_p2;
wire   [7:0] add_ln129_1_fu_1181_p2;
wire   [0:0] icmp_ln152_fu_1221_p2;
wire   [0:0] icmp_ln152_1_fu_1227_p2;
wire   [0:0] icmp_ln158_fu_1239_p2;
wire   [0:0] and_ln158_fu_1245_p2;
wire   [31:0] pixel_2_fu_1257_p2;
wire   [31:0] count_line_2_fu_1251_p2;
wire   [4:0] trunc_ln81_1_fu_1307_p1;
wire   [6:0] trunc_ln81_2_fu_1319_p1;
wire   [7:0] sext_ln81_1_cast_fu_1311_p3;
wire   [7:0] sext_ln81_2_cast_fu_1323_p3;
wire   [7:0] trunc_ln81_fu_1303_p1;
wire   [7:0] add_ln81_fu_1331_p2;
wire   [7:0] add_ln81_1_fu_1337_p2;
wire   [0:0] icmp_ln105_fu_1377_p2;
wire   [0:0] icmp_ln105_1_fu_1383_p2;
wire   [0:0] icmp_ln111_fu_1395_p2;
wire   [0:0] and_ln111_fu_1401_p2;
wire   [31:0] pixel_fu_1413_p2;
wire   [31:0] count_line_fu_1407_p2;
wire  signed [30:0] sext_ln301_1_fu_1575_p1;
wire  signed [30:0] sext_ln301_fu_1584_p1;
wire    ap_CS_fsm_state6;
wire    regslice_both_op_V_data_V_U_apdone_blk;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    op_TVALID_int;
wire    op_TREADY_int;
wire    regslice_both_op_V_data_V_U_vld_out;
wire    regslice_both_op_V_keep_V_U_apdone_blk;
wire    regslice_both_op_V_keep_V_U_ack_in_dummy;
wire    regslice_both_op_V_keep_V_U_vld_out;
wire    regslice_both_op_V_strb_V_U_apdone_blk;
wire    regslice_both_op_V_strb_V_U_ack_in_dummy;
wire    regslice_both_op_V_strb_V_U_vld_out;
wire    regslice_both_op_V_user_V_U_apdone_blk;
wire    regslice_both_op_V_user_V_U_ack_in_dummy;
wire    regslice_both_op_V_user_V_U_vld_out;
wire    regslice_both_op_V_last_V_U_apdone_blk;
wire    regslice_both_op_V_last_V_U_ack_in_dummy;
wire    regslice_both_op_V_last_V_U_vld_out;
wire    regslice_both_op_V_id_V_U_apdone_blk;
wire    regslice_both_op_V_id_V_U_ack_in_dummy;
wire    regslice_both_op_V_id_V_U_vld_out;
wire    regslice_both_op_V_dest_V_U_apdone_blk;
wire    regslice_both_op_V_dest_V_U_ack_in_dummy;
wire    regslice_both_op_V_dest_V_U_vld_out;
wire   [63:0] bound_fu_866_p00;
wire   [63:0] bound_fu_866_p10;
reg    ap_condition_1469;
reg    ap_condition_1473;
reg    ap_condition_1466;
reg    ap_condition_1479;
reg    ap_condition_1483;
reg    ap_condition_1487;
reg    ap_condition_1491;
reg    ap_condition_1495;
reg    ap_condition_1499;
reg    ap_condition_1503;
reg    ap_condition_1507;
reg    ap_condition_1511;
reg    ap_condition_1515;
reg    ap_condition_1519;
reg    ap_condition_1523;
reg    ap_condition_1527;
reg    ap_condition_1531;
reg    ap_condition_1535;
reg    ap_condition_1539;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

hud_gen_display_0 #(
    .DataWidth( 25 ),
    .AddressRange( 110 ),
    .AddressWidth( 7 ))
display_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(display_0_address0),
    .ce0(display_0_ce0),
    .q0(display_0_q0)
);

hud_gen_display_1 #(
    .DataWidth( 25 ),
    .AddressRange( 110 ),
    .AddressWidth( 7 ))
display_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(display_1_address0),
    .ce0(display_1_ce0),
    .q0(display_1_q0)
);

hud_gen_display_2 #(
    .DataWidth( 25 ),
    .AddressRange( 110 ),
    .AddressWidth( 7 ))
display_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(display_2_address0),
    .ce0(display_2_ce0),
    .q0(display_2_q0)
);

hud_gen_display_3 #(
    .DataWidth( 25 ),
    .AddressRange( 110 ),
    .AddressWidth( 7 ))
display_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(display_3_address0),
    .ce0(display_3_ce0),
    .q0(display_3_q0)
);

hud_gen_display_4 #(
    .DataWidth( 25 ),
    .AddressRange( 110 ),
    .AddressWidth( 7 ))
display_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(display_4_address0),
    .ce0(display_4_ce0),
    .q0(display_4_q0)
);

hud_gen_display_5 #(
    .DataWidth( 25 ),
    .AddressRange( 110 ),
    .AddressWidth( 7 ))
display_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(display_5_address0),
    .ce0(display_5_ce0),
    .q0(display_5_q0)
);

hud_gen_display_6 #(
    .DataWidth( 25 ),
    .AddressRange( 110 ),
    .AddressWidth( 7 ))
display_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(display_6_address0),
    .ce0(display_6_ce0),
    .q0(display_6_q0)
);

hud_gen_display_7 #(
    .DataWidth( 25 ),
    .AddressRange( 110 ),
    .AddressWidth( 7 ))
display_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(display_7_address0),
    .ce0(display_7_ce0),
    .q0(display_7_q0)
);

hud_gen_display_8 #(
    .DataWidth( 25 ),
    .AddressRange( 110 ),
    .AddressWidth( 7 ))
display_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(display_8_address0),
    .ce0(display_8_ce0),
    .q0(display_8_q0)
);

hud_gen_display_9 #(
    .DataWidth( 25 ),
    .AddressRange( 110 ),
    .AddressWidth( 7 ))
display_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(display_9_address0),
    .ce0(display_9_ce0),
    .q0(display_9_q0)
);

hud_gen_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
hud_gen_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .row(row),
    .column(column),
    .char_1(char_1),
    .char_2(char_2)
);

regslice_both #(
    .DataWidth( 32 ))
regslice_both_op_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(tmp_data_V_fu_176),
    .vld_in(op_TVALID_int),
    .ack_in(op_TREADY_int),
    .data_out(op_TDATA),
    .vld_out(regslice_both_op_V_data_V_U_vld_out),
    .ack_out(op_TREADY),
    .apdone_blk(regslice_both_op_V_data_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 4 ))
regslice_both_op_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd0),
    .vld_in(op_TVALID_int),
    .ack_in(regslice_both_op_V_keep_V_U_ack_in_dummy),
    .data_out(op_TKEEP),
    .vld_out(regslice_both_op_V_keep_V_U_vld_out),
    .ack_out(op_TREADY),
    .apdone_blk(regslice_both_op_V_keep_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 4 ))
regslice_both_op_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd0),
    .vld_in(op_TVALID_int),
    .ack_in(regslice_both_op_V_strb_V_U_ack_in_dummy),
    .data_out(op_TSTRB),
    .vld_out(regslice_both_op_V_strb_V_U_vld_out),
    .ack_out(op_TREADY),
    .apdone_blk(regslice_both_op_V_strb_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_op_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(tmp_user_V_fu_184),
    .vld_in(op_TVALID_int),
    .ack_in(regslice_both_op_V_user_V_U_ack_in_dummy),
    .data_out(op_TUSER),
    .vld_out(regslice_both_op_V_user_V_U_vld_out),
    .ack_out(op_TREADY),
    .apdone_blk(regslice_both_op_V_user_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_op_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(tmp_last_V_fu_180),
    .vld_in(op_TVALID_int),
    .ack_in(regslice_both_op_V_last_V_U_ack_in_dummy),
    .data_out(op_TLAST),
    .vld_out(regslice_both_op_V_last_V_U_vld_out),
    .ack_out(op_TREADY),
    .apdone_blk(regslice_both_op_V_last_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_op_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(1'd0),
    .vld_in(op_TVALID_int),
    .ack_in(regslice_both_op_V_id_V_U_ack_in_dummy),
    .data_out(op_TID),
    .vld_out(regslice_both_op_V_id_V_U_vld_out),
    .ack_out(op_TREADY),
    .apdone_blk(regslice_both_op_V_id_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_op_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(1'd0),
    .vld_in(op_TVALID_int),
    .ack_in(regslice_both_op_V_dest_V_U_ack_in_dummy),
    .data_out(op_TDEST),
    .vld_out(regslice_both_op_V_dest_V_U_vld_out),
    .ack_out(op_TREADY),
    .apdone_blk(regslice_both_op_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln38_1_fu_1020_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        count_line_1_fu_160 <= select_ln53_3_fu_1481_p3;
    end else if (((icmp_ln104_fu_1357_p2 == 1'd1) & (1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln105_fu_1389_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        count_line_1_fu_160 <= count_line_2_6_fu_1427_p3;
    end else if ((((1'd1 == and_ln105_fu_1389_p2) & (icmp_ln104_fu_1357_p2 == 1'd1) & (1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        count_line_1_fu_160 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln38_1_fu_1020_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        count_line_2_1_fu_152 <= select_ln53_7_fu_1513_p3;
    end else if (((icmp_ln151_fu_1201_p2 == 1'd1) & (1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln152_fu_1233_p2) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        count_line_2_1_fu_152 <= count_line_2_2_fu_1271_p3;
    end else if ((((1'd1 == and_ln152_fu_1233_p2) & (icmp_ln151_fu_1201_p2 == 1'd1) & (1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        count_line_2_1_fu_152 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln38_1_fu_1020_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        count_pixel_1_fu_172 <= select_ln53_4_fu_1489_p3;
    end else if (((1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln104_fu_1357_p2 == 1'd0) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        count_pixel_1_fu_172 <= count_pixel_fu_1363_p2;
    end else if ((((icmp_ln104_fu_1357_p2 == 1'd1) & (1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        count_pixel_1_fu_172 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln38_1_fu_1020_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        count_pixel_2_1_fu_168 <= select_ln53_8_fu_1521_p3;
    end else if (((1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln151_fu_1201_p2 == 1'd0) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        count_pixel_2_1_fu_168 <= count_pixel_2_fu_1207_p2;
    end else if ((((icmp_ln151_fu_1201_p2 == 1'd1) & (1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        count_pixel_2_1_fu_168 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        indvar_flatten_reg_451 <= add_ln38_fu_956_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_451 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln38_1_fu_1020_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        line_1_fu_148 <= select_ln53_1_fu_1465_p3;
    end else if (((1'd1 == and_ln105_fu_1389_p2) & (icmp_ln104_fu_1357_p2 == 1'd1) & (1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        line_1_fu_148 <= line_fu_1448_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        line_1_fu_148 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln38_1_fu_1020_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        line_2_1_fu_144 <= select_ln53_5_fu_1497_p3;
    end else if (((1'd1 == and_ln152_fu_1233_p2) & (icmp_ln151_fu_1201_p2 == 1'd1) & (1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        line_2_1_fu_144 <= line_2_fu_1292_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        line_2_1_fu_144 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln38_1_fu_1020_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        pixel_1_fu_164 <= select_ln53_2_fu_1473_p3;
    end else if (((icmp_ln104_fu_1357_p2 == 1'd1) & (1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln105_fu_1389_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        pixel_1_fu_164 <= pixel_2_5_fu_1419_p3;
    end else if ((((1'd1 == and_ln105_fu_1389_p2) & (icmp_ln104_fu_1357_p2 == 1'd1) & (1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        pixel_1_fu_164 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln38_1_fu_1020_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        pixel_2_1_fu_156 <= select_ln53_6_fu_1505_p3;
    end else if (((icmp_ln151_fu_1201_p2 == 1'd1) & (1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln152_fu_1233_p2) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        pixel_2_1_fu_156 <= pixel_2_2_fu_1263_p3;
    end else if ((((1'd1 == and_ln152_fu_1233_p2) & (icmp_ln151_fu_1201_p2 == 1'd1) & (1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        pixel_2_1_fu_156 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln38_1_reg_1857 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0))) begin
                tmp_data_V_fu_176[30 : 0] <= select_ln53_fu_1593_p3[30 : 0];
    end else if ((((1'd1 == and_ln69_reg_1878) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((1'd1 == and_ln73_reg_1882) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)))) begin
                tmp_data_V_fu_176[0] <= 1'b1;
        tmp_data_V_fu_176[1] <= 1'b1;
        tmp_data_V_fu_176[2] <= 1'b1;
        tmp_data_V_fu_176[3] <= 1'b1;
        tmp_data_V_fu_176[4] <= 1'b1;
        tmp_data_V_fu_176[5] <= 1'b1;
        tmp_data_V_fu_176[6] <= 1'b1;
        tmp_data_V_fu_176[7] <= 1'b1;
        tmp_data_V_fu_176[8] <= 1'b0;
        tmp_data_V_fu_176[9] <= 1'b0;
        tmp_data_V_fu_176[10] <= 1'b0;
        tmp_data_V_fu_176[11] <= 1'b0;
        tmp_data_V_fu_176[12] <= 1'b0;
        tmp_data_V_fu_176[13] <= 1'b0;
        tmp_data_V_fu_176[14] <= 1'b0;
        tmp_data_V_fu_176[15] <= 1'b0;
        tmp_data_V_fu_176[16] <= 1'b0;
        tmp_data_V_fu_176[17] <= 1'b0;
        tmp_data_V_fu_176[18] <= 1'b0;
        tmp_data_V_fu_176[19] <= 1'b0;
        tmp_data_V_fu_176[20] <= 1'b0;
        tmp_data_V_fu_176[21] <= 1'b0;
        tmp_data_V_fu_176[22] <= 1'b0;
        tmp_data_V_fu_176[23] <= 1'b0;
        tmp_data_V_fu_176[24] <= 1'b1;
        tmp_data_V_fu_176[25] <= 1'b1;
        tmp_data_V_fu_176[26] <= 1'b1;
        tmp_data_V_fu_176[27] <= 1'b1;
        tmp_data_V_fu_176[28] <= 1'b1;
        tmp_data_V_fu_176[29] <= 1'b1;
        tmp_data_V_fu_176[30] <= 1'b1;
    end else if ((((1'd1 == and_ln105_reg_2006) & (icmp_ln104_reg_2002 == 1'd1) & (1'd1 == and_ln79_reg_1886) & (select_ln38_2_reg_1861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((icmp_ln104_reg_2002 == 1'd1) & (1'd1 == and_ln79_reg_1886) & (select_ln38_2_reg_1861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln105_reg_2006) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((1'd1 == and_ln79_reg_1886) & (select_ln38_2_reg_1861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln104_reg_2002 == 1'd0) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)))) begin
                tmp_data_V_fu_176[30 : 0] <= zext_ln104_fu_1588_p1[30 : 0];
    end else if ((((1'd1 == and_ln152_reg_1948) & (icmp_ln151_reg_1944 == 1'd1) & (1'd1 == and_ln127_reg_1890) & (select_ln38_2_reg_1861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((icmp_ln151_reg_1944 == 1'd1) & (1'd1 == and_ln127_reg_1890) & (select_ln38_2_reg_1861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln152_reg_1948) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((1'd1 == and_ln127_reg_1890) & (select_ln38_2_reg_1861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln151_reg_1944 == 1'd0) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)))) begin
                tmp_data_V_fu_176[30 : 0] <= zext_ln151_fu_1579_p1[30 : 0];
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_2_reg_1861 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((select_ln38_2_reg_1861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln127_reg_1890) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)))) begin
                tmp_data_V_fu_176[0] <= 1'b0;
        tmp_data_V_fu_176[1] <= 1'b0;
        tmp_data_V_fu_176[2] <= 1'b0;
        tmp_data_V_fu_176[3] <= 1'b0;
        tmp_data_V_fu_176[4] <= 1'b0;
        tmp_data_V_fu_176[5] <= 1'b0;
        tmp_data_V_fu_176[6] <= 1'b0;
        tmp_data_V_fu_176[7] <= 1'b0;
        tmp_data_V_fu_176[8] <= 1'b0;
        tmp_data_V_fu_176[9] <= 1'b0;
        tmp_data_V_fu_176[10] <= 1'b0;
        tmp_data_V_fu_176[11] <= 1'b0;
        tmp_data_V_fu_176[12] <= 1'b0;
        tmp_data_V_fu_176[13] <= 1'b0;
        tmp_data_V_fu_176[14] <= 1'b0;
        tmp_data_V_fu_176[15] <= 1'b0;
        tmp_data_V_fu_176[16] <= 1'b0;
        tmp_data_V_fu_176[17] <= 1'b0;
        tmp_data_V_fu_176[18] <= 1'b0;
        tmp_data_V_fu_176[19] <= 1'b0;
        tmp_data_V_fu_176[20] <= 1'b0;
        tmp_data_V_fu_176[21] <= 1'b0;
        tmp_data_V_fu_176[22] <= 1'b0;
        tmp_data_V_fu_176[23] <= 1'b0;
        tmp_data_V_fu_176[24] <= 1'b0;
        tmp_data_V_fu_176[25] <= 1'b0;
        tmp_data_V_fu_176[26] <= 1'b0;
        tmp_data_V_fu_176[27] <= 1'b0;
        tmp_data_V_fu_176[28] <= 1'b0;
        tmp_data_V_fu_176[29] <= 1'b0;
        tmp_data_V_fu_176[30] <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_reg_1874 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln41_reg_1870 == 1'd0))) begin
        tmp_last_V_fu_180 <= 1'd1;
    end else if ((((select_ln38_1_reg_1857 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0)) | ((1'd1 == and_ln69_reg_1878) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((1'd1 == and_ln73_reg_1882) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_2_reg_1861 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((1'd1 == and_ln105_reg_2006) & (icmp_ln104_reg_2002 == 1'd1) & (1'd1 == and_ln79_reg_1886) & (select_ln38_2_reg_1861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((icmp_ln104_reg_2002 == 1'd1) & (1'd1 == and_ln79_reg_1886) & (select_ln38_2_reg_1861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln105_reg_2006) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((1'd1 == and_ln79_reg_1886) & (select_ln38_2_reg_1861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln104_reg_2002 == 1'd0) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((select_ln38_2_reg_1861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln127_reg_1890) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((1'd1 == and_ln152_reg_1948) & (icmp_ln151_reg_1944 == 1'd1) & (1'd1 == and_ln127_reg_1890) & (select_ln38_2_reg_1861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((icmp_ln151_reg_1944 == 1'd1) & (1'd1 == and_ln127_reg_1890) & (select_ln38_2_reg_1861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln152_reg_1948) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((1'd1 == and_ln127_reg_1890) & (select_ln38_2_reg_1861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln151_reg_1944 == 1'd0) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)))) begin
        tmp_last_V_fu_180 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_reg_1870 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_user_V_fu_184 <= 1'd1;
    end else if ((((select_ln38_1_reg_1857 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0)) | ((1'd1 == and_ln69_reg_1878) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((1'd1 == and_ln73_reg_1882) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_2_reg_1861 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((1'd1 == and_ln105_reg_2006) & (icmp_ln104_reg_2002 == 1'd1) & (1'd1 == and_ln79_reg_1886) & (select_ln38_2_reg_1861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((icmp_ln104_reg_2002 == 1'd1) & (1'd1 == and_ln79_reg_1886) & (select_ln38_2_reg_1861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln105_reg_2006) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((1'd1 == and_ln79_reg_1886) & (select_ln38_2_reg_1861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln104_reg_2002 == 1'd0) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((select_ln38_2_reg_1861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln127_reg_1890) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((1'd1 == and_ln152_reg_1948) & (icmp_ln151_reg_1944 == 1'd1) & (1'd1 == and_ln127_reg_1890) & (select_ln38_2_reg_1861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((icmp_ln151_reg_1944 == 1'd1) & (1'd1 == and_ln127_reg_1890) & (select_ln38_2_reg_1861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln152_reg_1948) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)) | ((1'd1 == and_ln127_reg_1890) & (select_ln38_2_reg_1861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln151_reg_1944 == 1'd0) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0)))) begin
        tmp_user_V_fu_184 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        x_0_reg_473 <= x_fu_1569_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        x_0_reg_473 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln38_reg_1848 == 1'd0))) begin
        y_0_reg_462 <= select_ln38_3_reg_1865;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        y_0_reg_462 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        add_ln45_reg_1724 <= add_ln45_fu_646_p2;
        add_ln52_1_reg_1735 <= add_ln52_1_fu_658_p2;
        add_ln52_reg_1729 <= add_ln52_fu_652_p2;
        add_ln53_reg_1741 <= add_ln53_fu_664_p2;
        add_ln73_reg_1746 <= add_ln73_fu_670_p2;
        add_ln78_reg_1757 <= add_ln78_fu_732_p2;
        bound_reg_1843 <= bound_fu_866_p2;
        column_read_reg_1719 <= column;
        icmp_ln128_reg_1803 <= icmp_ln128_fu_798_p2;
        icmp_ln130_reg_1807 <= icmp_ln130_fu_804_p2;
        icmp_ln132_reg_1811 <= icmp_ln132_fu_810_p2;
        icmp_ln134_reg_1815 <= icmp_ln134_fu_816_p2;
        icmp_ln136_reg_1819 <= icmp_ln136_fu_822_p2;
        icmp_ln138_reg_1823 <= icmp_ln138_fu_828_p2;
        icmp_ln140_reg_1827 <= icmp_ln140_fu_834_p2;
        icmp_ln142_reg_1831 <= icmp_ln142_fu_840_p2;
        icmp_ln144_reg_1835 <= icmp_ln144_fu_846_p2;
        icmp_ln146_reg_1839 <= icmp_ln146_fu_852_p2;
        icmp_ln80_reg_1763 <= icmp_ln80_fu_738_p2;
        icmp_ln82_reg_1767 <= icmp_ln82_fu_744_p2;
        icmp_ln84_reg_1771 <= icmp_ln84_fu_750_p2;
        icmp_ln86_reg_1775 <= icmp_ln86_fu_756_p2;
        icmp_ln88_reg_1779 <= icmp_ln88_fu_762_p2;
        icmp_ln90_reg_1783 <= icmp_ln90_fu_768_p2;
        icmp_ln92_reg_1787 <= icmp_ln92_fu_774_p2;
        icmp_ln94_reg_1791 <= icmp_ln94_fu_780_p2;
        icmp_ln96_reg_1795 <= icmp_ln96_fu_786_p2;
        icmp_ln98_reg_1799 <= icmp_ln98_fu_792_p2;
        select_ln78_reg_1751 <= select_ln78_fu_724_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_1357_p2 == 1'd1) & (1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        and_ln105_reg_2006 <= and_ln105_fu_1389_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        and_ln127_reg_1890 <= and_ln127_fu_1141_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_fu_1201_p2 == 1'd1) & (1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        and_ln152_reg_1948 <= and_ln152_fu_1233_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln38_1_fu_1020_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        and_ln53_reg_2010 <= and_ln53_fu_1459_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        and_ln69_reg_1878 <= and_ln69_fu_1094_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        and_ln73_reg_1882 <= and_ln73_fu_1105_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        and_ln79_reg_1886 <= and_ln79_fu_1123_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        icmp_ln104_reg_2002 <= icmp_ln104_fu_1357_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        icmp_ln151_reg_1944 <= icmp_ln151_fu_1201_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln38_reg_1848 <= icmp_ln38_fu_951_p2;
        icmp_ln38_reg_1848_pp0_iter1_reg <= icmp_ln38_reg_1848;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln38_reg_1848_pp0_iter2_reg <= icmp_ln38_reg_1848_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        icmp_ln41_reg_1870 <= icmp_ln41_fu_1071_p2;
        select_ln38_1_reg_1857 <= select_ln38_1_fu_1020_p3;
        select_ln38_2_reg_1861 <= select_ln38_2_fu_1044_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        icmp_ln45_reg_1874 <= icmp_ln45_fu_1077_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln38_fu_951_p2 == 1'd0))) begin
        select_ln38_3_reg_1865 <= select_ln38_3_fu_1057_p3;
    end
end

always @ (*) begin
    if ((icmp_ln38_fu_951_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (regslice_both_op_V_data_V_U_apdone_blk == 1'b0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln79_reg_1886) & (select_ln38_2_reg_1861 == 1'd1) & (icmp_ln98_reg_1799 == 1'd1) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln96_reg_1795 == 1'd0) & (icmp_ln94_reg_1791 == 1'd0) & (icmp_ln92_reg_1787 == 1'd0) & (icmp_ln90_reg_1783 == 1'd0) & (icmp_ln88_reg_1779 == 1'd0) & (icmp_ln86_reg_1775 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0))) begin
        ap_phi_mux_p_0203_0_11_in_phi_fu_525_p22 = display_9_q0;
    end else if (((1'd1 == and_ln79_reg_1886) & (select_ln38_2_reg_1861 == 1'd1) & (icmp_ln96_reg_1795 == 1'd1) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln94_reg_1791 == 1'd0) & (icmp_ln92_reg_1787 == 1'd0) & (icmp_ln90_reg_1783 == 1'd0) & (icmp_ln88_reg_1779 == 1'd0) & (icmp_ln86_reg_1775 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0))) begin
        ap_phi_mux_p_0203_0_11_in_phi_fu_525_p22 = display_8_q0;
    end else if (((1'd1 == and_ln79_reg_1886) & (select_ln38_2_reg_1861 == 1'd1) & (icmp_ln94_reg_1791 == 1'd1) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln92_reg_1787 == 1'd0) & (icmp_ln90_reg_1783 == 1'd0) & (icmp_ln88_reg_1779 == 1'd0) & (icmp_ln86_reg_1775 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0))) begin
        ap_phi_mux_p_0203_0_11_in_phi_fu_525_p22 = display_7_q0;
    end else if (((1'd1 == and_ln79_reg_1886) & (select_ln38_2_reg_1861 == 1'd1) & (icmp_ln92_reg_1787 == 1'd1) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln90_reg_1783 == 1'd0) & (icmp_ln88_reg_1779 == 1'd0) & (icmp_ln86_reg_1775 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0))) begin
        ap_phi_mux_p_0203_0_11_in_phi_fu_525_p22 = display_6_q0;
    end else if (((1'd1 == and_ln79_reg_1886) & (select_ln38_2_reg_1861 == 1'd1) & (icmp_ln90_reg_1783 == 1'd1) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln88_reg_1779 == 1'd0) & (icmp_ln86_reg_1775 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0))) begin
        ap_phi_mux_p_0203_0_11_in_phi_fu_525_p22 = display_5_q0;
    end else if (((1'd1 == and_ln79_reg_1886) & (select_ln38_2_reg_1861 == 1'd1) & (icmp_ln88_reg_1779 == 1'd1) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln86_reg_1775 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0))) begin
        ap_phi_mux_p_0203_0_11_in_phi_fu_525_p22 = display_4_q0;
    end else if (((1'd1 == and_ln79_reg_1886) & (select_ln38_2_reg_1861 == 1'd1) & (icmp_ln86_reg_1775 == 1'd1) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0))) begin
        ap_phi_mux_p_0203_0_11_in_phi_fu_525_p22 = display_3_q0;
    end else if (((1'd1 == and_ln79_reg_1886) & (select_ln38_2_reg_1861 == 1'd1) & (icmp_ln84_reg_1771 == 1'd1) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0))) begin
        ap_phi_mux_p_0203_0_11_in_phi_fu_525_p22 = display_2_q0;
    end else if (((1'd1 == and_ln79_reg_1886) & (select_ln38_2_reg_1861 == 1'd1) & (icmp_ln82_reg_1767 == 1'd1) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0))) begin
        ap_phi_mux_p_0203_0_11_in_phi_fu_525_p22 = display_1_q0;
    end else if ((((1'd1 == and_ln79_reg_1886) & (select_ln38_2_reg_1861 == 1'd1) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln98_reg_1799 == 1'd0) & (icmp_ln96_reg_1795 == 1'd0) & (icmp_ln94_reg_1791 == 1'd0) & (icmp_ln92_reg_1787 == 1'd0) & (icmp_ln90_reg_1783 == 1'd0) & (icmp_ln88_reg_1779 == 1'd0) & (icmp_ln86_reg_1775 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0)) | ((1'd1 == and_ln79_reg_1886) & (select_ln38_2_reg_1861 == 1'd1) & (icmp_ln80_reg_1763 == 1'd1) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0)))) begin
        ap_phi_mux_p_0203_0_11_in_phi_fu_525_p22 = display_0_q0;
    end else begin
        ap_phi_mux_p_0203_0_11_in_phi_fu_525_p22 = ap_phi_reg_pp0_iter1_p_0203_0_11_in_reg_522;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln127_reg_1890) & (select_ln38_2_reg_1861 == 1'd1) & (icmp_ln146_reg_1839 == 1'd1) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln144_reg_1835 == 1'd0) & (icmp_ln142_reg_1831 == 1'd0) & (icmp_ln140_reg_1827 == 1'd0) & (icmp_ln138_reg_1823 == 1'd0) & (icmp_ln136_reg_1819 == 1'd0) & (icmp_ln134_reg_1815 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0))) begin
        ap_phi_mux_p_0203_0_21_in_phi_fu_487_p22 = display_9_q0;
    end else if (((1'd1 == and_ln127_reg_1890) & (select_ln38_2_reg_1861 == 1'd1) & (icmp_ln144_reg_1835 == 1'd1) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln142_reg_1831 == 1'd0) & (icmp_ln140_reg_1827 == 1'd0) & (icmp_ln138_reg_1823 == 1'd0) & (icmp_ln136_reg_1819 == 1'd0) & (icmp_ln134_reg_1815 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0))) begin
        ap_phi_mux_p_0203_0_21_in_phi_fu_487_p22 = display_8_q0;
    end else if (((1'd1 == and_ln127_reg_1890) & (select_ln38_2_reg_1861 == 1'd1) & (icmp_ln142_reg_1831 == 1'd1) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln140_reg_1827 == 1'd0) & (icmp_ln138_reg_1823 == 1'd0) & (icmp_ln136_reg_1819 == 1'd0) & (icmp_ln134_reg_1815 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0))) begin
        ap_phi_mux_p_0203_0_21_in_phi_fu_487_p22 = display_7_q0;
    end else if (((1'd1 == and_ln127_reg_1890) & (select_ln38_2_reg_1861 == 1'd1) & (icmp_ln140_reg_1827 == 1'd1) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln138_reg_1823 == 1'd0) & (icmp_ln136_reg_1819 == 1'd0) & (icmp_ln134_reg_1815 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0))) begin
        ap_phi_mux_p_0203_0_21_in_phi_fu_487_p22 = display_6_q0;
    end else if (((1'd1 == and_ln127_reg_1890) & (select_ln38_2_reg_1861 == 1'd1) & (icmp_ln138_reg_1823 == 1'd1) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln136_reg_1819 == 1'd0) & (icmp_ln134_reg_1815 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0))) begin
        ap_phi_mux_p_0203_0_21_in_phi_fu_487_p22 = display_5_q0;
    end else if (((1'd1 == and_ln127_reg_1890) & (select_ln38_2_reg_1861 == 1'd1) & (icmp_ln136_reg_1819 == 1'd1) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln134_reg_1815 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0))) begin
        ap_phi_mux_p_0203_0_21_in_phi_fu_487_p22 = display_4_q0;
    end else if (((1'd1 == and_ln127_reg_1890) & (select_ln38_2_reg_1861 == 1'd1) & (icmp_ln134_reg_1815 == 1'd1) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0))) begin
        ap_phi_mux_p_0203_0_21_in_phi_fu_487_p22 = display_3_q0;
    end else if (((1'd1 == and_ln127_reg_1890) & (select_ln38_2_reg_1861 == 1'd1) & (icmp_ln132_reg_1811 == 1'd1) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0))) begin
        ap_phi_mux_p_0203_0_21_in_phi_fu_487_p22 = display_2_q0;
    end else if (((1'd1 == and_ln127_reg_1890) & (select_ln38_2_reg_1861 == 1'd1) & (icmp_ln130_reg_1807 == 1'd1) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0))) begin
        ap_phi_mux_p_0203_0_21_in_phi_fu_487_p22 = display_1_q0;
    end else if ((((1'd1 == and_ln127_reg_1890) & (select_ln38_2_reg_1861 == 1'd1) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln146_reg_1839 == 1'd0) & (icmp_ln144_reg_1835 == 1'd0) & (icmp_ln142_reg_1831 == 1'd0) & (icmp_ln140_reg_1827 == 1'd0) & (icmp_ln138_reg_1823 == 1'd0) & (icmp_ln136_reg_1819 == 1'd0) & (icmp_ln134_reg_1815 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0)) | ((1'd1 == and_ln127_reg_1890) & (select_ln38_2_reg_1861 == 1'd1) & (icmp_ln128_reg_1803 == 1'd1) & (1'd0 == and_ln79_reg_1886) & (1'd0 == and_ln73_reg_1882) & (1'd0 == and_ln69_reg_1878) & (icmp_ln45_reg_1874 == 1'd0) & (icmp_ln41_reg_1870 == 1'd0) & (select_ln38_1_reg_1857 == 1'd0) & (icmp_ln38_reg_1848 == 1'd0)))) begin
        ap_phi_mux_p_0203_0_21_in_phi_fu_487_p22 = display_0_q0;
    end else begin
        ap_phi_mux_p_0203_0_21_in_phi_fu_487_p22 = ap_phi_reg_pp0_iter1_p_0203_0_21_in_reg_484;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln38_reg_1848 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_y_0_phi_fu_466_p4 = select_ln38_3_reg_1865;
    end else begin
        ap_phi_mux_y_0_phi_fu_466_p4 = y_0_reg_462;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (regslice_both_op_V_data_V_U_apdone_blk == 1'b0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln98_reg_1799 == 1'd0) & (icmp_ln96_reg_1795 == 1'd0) & (icmp_ln94_reg_1791 == 1'd0) & (icmp_ln92_reg_1787 == 1'd0) & (icmp_ln90_reg_1783 == 1'd0) & (icmp_ln88_reg_1779 == 1'd0) & (icmp_ln86_reg_1775 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln80_reg_1763 == 1'd1) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        display_0_address0 = sext_ln81_fu_1343_p1;
    end else if ((((1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln146_reg_1839 == 1'd0) & (icmp_ln144_reg_1835 == 1'd0) & (icmp_ln142_reg_1831 == 1'd0) & (icmp_ln140_reg_1827 == 1'd0) & (icmp_ln138_reg_1823 == 1'd0) & (icmp_ln136_reg_1819 == 1'd0) & (icmp_ln134_reg_1815 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (icmp_ln128_reg_1803 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        display_0_address0 = sext_ln129_fu_1187_p1;
    end else begin
        display_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln98_reg_1799 == 1'd0) & (icmp_ln96_reg_1795 == 1'd0) & (icmp_ln94_reg_1791 == 1'd0) & (icmp_ln92_reg_1787 == 1'd0) & (icmp_ln90_reg_1783 == 1'd0) & (icmp_ln88_reg_1779 == 1'd0) & (icmp_ln86_reg_1775 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0)) | ((1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln80_reg_1763 == 1'd1) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0)) | ((1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln146_reg_1839 == 1'd0) & (icmp_ln144_reg_1835 == 1'd0) & (icmp_ln142_reg_1831 == 1'd0) & (icmp_ln140_reg_1827 == 1'd0) & (icmp_ln138_reg_1823 == 1'd0) & (icmp_ln136_reg_1819 == 1'd0) & (icmp_ln134_reg_1815 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0)) | ((1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln128_reg_1803 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0)))) begin
        display_0_ce0 = 1'b1;
    end else begin
        display_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1466)) begin
        if ((1'b1 == ap_condition_1473)) begin
            display_1_address0 = sext_ln81_fu_1343_p1;
        end else if ((1'b1 == ap_condition_1469)) begin
            display_1_address0 = sext_ln129_fu_1187_p1;
        end else begin
            display_1_address0 = 'bx;
        end
    end else begin
        display_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln82_reg_1767 == 1'd1) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0)) | ((1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln130_reg_1807 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0)))) begin
        display_1_ce0 = 1'b1;
    end else begin
        display_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1466)) begin
        if ((1'b1 == ap_condition_1483)) begin
            display_2_address0 = sext_ln81_fu_1343_p1;
        end else if ((1'b1 == ap_condition_1479)) begin
            display_2_address0 = sext_ln129_fu_1187_p1;
        end else begin
            display_2_address0 = 'bx;
        end
    end else begin
        display_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln84_reg_1771 == 1'd1) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0)) | ((1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln132_reg_1811 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0)))) begin
        display_2_ce0 = 1'b1;
    end else begin
        display_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1466)) begin
        if ((1'b1 == ap_condition_1491)) begin
            display_3_address0 = sext_ln81_fu_1343_p1;
        end else if ((1'b1 == ap_condition_1487)) begin
            display_3_address0 = sext_ln129_fu_1187_p1;
        end else begin
            display_3_address0 = 'bx;
        end
    end else begin
        display_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln86_reg_1775 == 1'd1) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0)) | ((1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln134_reg_1815 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0)))) begin
        display_3_ce0 = 1'b1;
    end else begin
        display_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1466)) begin
        if ((1'b1 == ap_condition_1499)) begin
            display_4_address0 = sext_ln81_fu_1343_p1;
        end else if ((1'b1 == ap_condition_1495)) begin
            display_4_address0 = sext_ln129_fu_1187_p1;
        end else begin
            display_4_address0 = 'bx;
        end
    end else begin
        display_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln88_reg_1779 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln86_reg_1775 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0)) | ((1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln136_reg_1819 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln134_reg_1815 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0)))) begin
        display_4_ce0 = 1'b1;
    end else begin
        display_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1466)) begin
        if ((1'b1 == ap_condition_1507)) begin
            display_5_address0 = sext_ln81_fu_1343_p1;
        end else if ((1'b1 == ap_condition_1503)) begin
            display_5_address0 = sext_ln129_fu_1187_p1;
        end else begin
            display_5_address0 = 'bx;
        end
    end else begin
        display_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln90_reg_1783 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln88_reg_1779 == 1'd0) & (icmp_ln86_reg_1775 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0)) | ((1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln138_reg_1823 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln136_reg_1819 == 1'd0) & (icmp_ln134_reg_1815 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0)))) begin
        display_5_ce0 = 1'b1;
    end else begin
        display_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1466)) begin
        if ((1'b1 == ap_condition_1515)) begin
            display_6_address0 = sext_ln81_fu_1343_p1;
        end else if ((1'b1 == ap_condition_1511)) begin
            display_6_address0 = sext_ln129_fu_1187_p1;
        end else begin
            display_6_address0 = 'bx;
        end
    end else begin
        display_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln92_reg_1787 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln90_reg_1783 == 1'd0) & (icmp_ln88_reg_1779 == 1'd0) & (icmp_ln86_reg_1775 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0)) | ((1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln140_reg_1827 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln138_reg_1823 == 1'd0) & (icmp_ln136_reg_1819 == 1'd0) & (icmp_ln134_reg_1815 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0)))) begin
        display_6_ce0 = 1'b1;
    end else begin
        display_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1466)) begin
        if ((1'b1 == ap_condition_1523)) begin
            display_7_address0 = sext_ln81_fu_1343_p1;
        end else if ((1'b1 == ap_condition_1519)) begin
            display_7_address0 = sext_ln129_fu_1187_p1;
        end else begin
            display_7_address0 = 'bx;
        end
    end else begin
        display_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln94_reg_1791 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln92_reg_1787 == 1'd0) & (icmp_ln90_reg_1783 == 1'd0) & (icmp_ln88_reg_1779 == 1'd0) & (icmp_ln86_reg_1775 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0)) | ((1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln142_reg_1831 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln140_reg_1827 == 1'd0) & (icmp_ln138_reg_1823 == 1'd0) & (icmp_ln136_reg_1819 == 1'd0) & (icmp_ln134_reg_1815 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0)))) begin
        display_7_ce0 = 1'b1;
    end else begin
        display_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1466)) begin
        if ((1'b1 == ap_condition_1531)) begin
            display_8_address0 = sext_ln81_fu_1343_p1;
        end else if ((1'b1 == ap_condition_1527)) begin
            display_8_address0 = sext_ln129_fu_1187_p1;
        end else begin
            display_8_address0 = 'bx;
        end
    end else begin
        display_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln96_reg_1795 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln94_reg_1791 == 1'd0) & (icmp_ln92_reg_1787 == 1'd0) & (icmp_ln90_reg_1783 == 1'd0) & (icmp_ln88_reg_1779 == 1'd0) & (icmp_ln86_reg_1775 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0)) | ((1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln144_reg_1835 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln142_reg_1831 == 1'd0) & (icmp_ln140_reg_1827 == 1'd0) & (icmp_ln138_reg_1823 == 1'd0) & (icmp_ln136_reg_1819 == 1'd0) & (icmp_ln134_reg_1815 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0)))) begin
        display_8_ce0 = 1'b1;
    end else begin
        display_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1466)) begin
        if ((1'b1 == ap_condition_1539)) begin
            display_9_address0 = sext_ln81_fu_1343_p1;
        end else if ((1'b1 == ap_condition_1535)) begin
            display_9_address0 = sext_ln129_fu_1187_p1;
        end else begin
            display_9_address0 = 'bx;
        end
    end else begin
        display_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln79_fu_1123_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln98_reg_1799 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln96_reg_1795 == 1'd0) & (icmp_ln94_reg_1791 == 1'd0) & (icmp_ln92_reg_1787 == 1'd0) & (icmp_ln90_reg_1783 == 1'd0) & (icmp_ln88_reg_1779 == 1'd0) & (icmp_ln86_reg_1775 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0)) | ((1'd1 == and_ln127_fu_1141_p2) & (select_ln38_2_fu_1044_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln146_reg_1839 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln79_fu_1123_p2) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (icmp_ln144_reg_1835 == 1'd0) & (icmp_ln142_reg_1831 == 1'd0) & (icmp_ln140_reg_1827 == 1'd0) & (icmp_ln138_reg_1823 == 1'd0) & (icmp_ln136_reg_1819 == 1'd0) & (icmp_ln134_reg_1815 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0)))) begin
        display_9_ce0 = 1'b1;
    end else begin
        display_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln38_reg_1848_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln38_reg_1848_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        op_TDATA_blk_n = op_TREADY_int;
    end else begin
        op_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln38_reg_1848_pp0_iter1_reg == 1'd0))) begin
        op_TVALID_int = 1'b1;
    end else begin
        op_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln38_fu_951_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln38_fu_951_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (regslice_both_op_V_data_V_U_apdone_blk == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln129_1_fu_1181_p2 = (trunc_ln129_fu_1147_p1 + add_ln129_fu_1175_p2);

assign add_ln129_fu_1175_p2 = (sext_ln129_1_cast_fu_1155_p3 + sext_ln129_2_cast_fu_1167_p3);

assign add_ln38_fu_956_p2 = (indvar_flatten_reg_451 + 64'd1);

assign add_ln45_fu_646_p2 = ($signed(column) + $signed(32'd4294967295));

assign add_ln52_1_fu_658_p2 = ($signed(row) + $signed(32'd4294967286));

assign add_ln52_fu_652_p2 = ($signed(row) + $signed(32'd4294967281));

assign add_ln53_fu_664_p2 = ($signed(column) + $signed(32'd4294967286));

assign add_ln73_fu_670_p2 = ($signed(column) + $signed(32'd4294967281));

assign add_ln78_fu_732_p2 = (select_ln78_fu_724_p3 + 32'd110);

assign add_ln81_1_fu_1337_p2 = (trunc_ln81_fu_1303_p1 + add_ln81_fu_1331_p2);

assign add_ln81_fu_1331_p2 = (sext_ln81_1_cast_fu_1311_p3 + sext_ln81_2_cast_fu_1323_p3);

assign and_ln105_fu_1389_p2 = (icmp_ln105_fu_1377_p2 & icmp_ln105_1_fu_1383_p2);

assign and_ln111_fu_1401_p2 = (icmp_ln111_fu_1395_p2 & icmp_ln105_fu_1377_p2);

assign and_ln127_fu_1141_p2 = (icmp_ln127_fu_1129_p2 & icmp_ln127_1_fu_1135_p2);

assign and_ln152_fu_1233_p2 = (icmp_ln152_fu_1221_p2 & icmp_ln152_1_fu_1227_p2);

assign and_ln158_fu_1245_p2 = (icmp_ln158_fu_1239_p2 & icmp_ln152_fu_1221_p2);

assign and_ln52_1_fu_914_p2 = (icmp_ln52_3_fu_909_p2 & icmp_ln52_2_fu_904_p2);

assign and_ln52_2_fu_992_p2 = (icmp_ln52_5_fu_986_p2 & icmp_ln52_4_fu_980_p2);

assign and_ln52_3_fu_1008_p2 = (icmp_ln52_7_fu_1003_p2 & icmp_ln52_6_fu_998_p2);

assign and_ln52_fu_898_p2 = (icmp_ln52_fu_886_p2 & icmp_ln52_1_fu_892_p2);

assign and_ln53_fu_1459_p2 = (icmp_ln53_fu_1082_p2 & grp_fu_590_p2);

assign and_ln69_fu_1094_p2 = (icmp_ln69_fu_1088_p2 & icmp_ln53_fu_1082_p2);

assign and_ln73_fu_1105_p2 = (icmp_ln73_fu_1100_p2 & grp_fu_590_p2);

assign and_ln78_1_fu_1038_p2 = (icmp_ln78_3_fu_1033_p2 & icmp_ln78_2_fu_1028_p2);

assign and_ln78_fu_936_p2 = (icmp_ln78_fu_926_p2 & icmp_ln78_1_fu_931_p2);

assign and_ln79_fu_1123_p2 = (icmp_ln79_fu_1111_p2 & icmp_ln79_1_fu_1117_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b1 == ap_block_state5_io) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b1 == ap_block_state4_io) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b1 == ap_block_state5_io) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b1 == ap_block_state4_io) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = ((op_TREADY_int == 1'b0) & (icmp_ln38_reg_1848_pp0_iter1_reg == 1'd0));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((op_TREADY_int == 1'b0) & (icmp_ln38_reg_1848_pp0_iter2_reg == 1'd0));
end

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1466 = ((select_ln38_2_fu_1044_p3 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln73_fu_1105_p2) & (1'd0 == and_ln69_fu_1094_p2) & (icmp_ln45_fu_1077_p2 == 1'd0) & (icmp_ln41_fu_1071_p2 == 1'd0) & (select_ln38_1_fu_1020_p3 == 1'd0) & (icmp_ln38_fu_951_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_1469 = ((1'd1 == and_ln127_fu_1141_p2) & (icmp_ln130_reg_1807 == 1'd1) & (1'd0 == and_ln79_fu_1123_p2) & (icmp_ln128_reg_1803 == 1'd0));
end

always @ (*) begin
    ap_condition_1473 = ((1'd1 == and_ln79_fu_1123_p2) & (icmp_ln82_reg_1767 == 1'd1) & (icmp_ln80_reg_1763 == 1'd0));
end

always @ (*) begin
    ap_condition_1479 = ((1'd1 == and_ln127_fu_1141_p2) & (icmp_ln132_reg_1811 == 1'd1) & (1'd0 == and_ln79_fu_1123_p2) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0));
end

always @ (*) begin
    ap_condition_1483 = ((1'd1 == and_ln79_fu_1123_p2) & (icmp_ln84_reg_1771 == 1'd1) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0));
end

always @ (*) begin
    ap_condition_1487 = ((1'd1 == and_ln127_fu_1141_p2) & (icmp_ln134_reg_1815 == 1'd1) & (1'd0 == and_ln79_fu_1123_p2) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0));
end

always @ (*) begin
    ap_condition_1491 = ((1'd1 == and_ln79_fu_1123_p2) & (icmp_ln86_reg_1775 == 1'd1) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0));
end

always @ (*) begin
    ap_condition_1495 = ((1'd1 == and_ln127_fu_1141_p2) & (icmp_ln136_reg_1819 == 1'd1) & (1'd0 == and_ln79_fu_1123_p2) & (icmp_ln134_reg_1815 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0));
end

always @ (*) begin
    ap_condition_1499 = ((1'd1 == and_ln79_fu_1123_p2) & (icmp_ln88_reg_1779 == 1'd1) & (icmp_ln86_reg_1775 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0));
end

always @ (*) begin
    ap_condition_1503 = ((1'd1 == and_ln127_fu_1141_p2) & (icmp_ln138_reg_1823 == 1'd1) & (1'd0 == and_ln79_fu_1123_p2) & (icmp_ln136_reg_1819 == 1'd0) & (icmp_ln134_reg_1815 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0));
end

always @ (*) begin
    ap_condition_1507 = ((1'd1 == and_ln79_fu_1123_p2) & (icmp_ln90_reg_1783 == 1'd1) & (icmp_ln88_reg_1779 == 1'd0) & (icmp_ln86_reg_1775 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0));
end

always @ (*) begin
    ap_condition_1511 = ((1'd1 == and_ln127_fu_1141_p2) & (icmp_ln140_reg_1827 == 1'd1) & (1'd0 == and_ln79_fu_1123_p2) & (icmp_ln138_reg_1823 == 1'd0) & (icmp_ln136_reg_1819 == 1'd0) & (icmp_ln134_reg_1815 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0));
end

always @ (*) begin
    ap_condition_1515 = ((1'd1 == and_ln79_fu_1123_p2) & (icmp_ln92_reg_1787 == 1'd1) & (icmp_ln90_reg_1783 == 1'd0) & (icmp_ln88_reg_1779 == 1'd0) & (icmp_ln86_reg_1775 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0));
end

always @ (*) begin
    ap_condition_1519 = ((1'd1 == and_ln127_fu_1141_p2) & (icmp_ln142_reg_1831 == 1'd1) & (1'd0 == and_ln79_fu_1123_p2) & (icmp_ln140_reg_1827 == 1'd0) & (icmp_ln138_reg_1823 == 1'd0) & (icmp_ln136_reg_1819 == 1'd0) & (icmp_ln134_reg_1815 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0));
end

always @ (*) begin
    ap_condition_1523 = ((1'd1 == and_ln79_fu_1123_p2) & (icmp_ln94_reg_1791 == 1'd1) & (icmp_ln92_reg_1787 == 1'd0) & (icmp_ln90_reg_1783 == 1'd0) & (icmp_ln88_reg_1779 == 1'd0) & (icmp_ln86_reg_1775 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0));
end

always @ (*) begin
    ap_condition_1527 = ((1'd1 == and_ln127_fu_1141_p2) & (icmp_ln144_reg_1835 == 1'd1) & (1'd0 == and_ln79_fu_1123_p2) & (icmp_ln142_reg_1831 == 1'd0) & (icmp_ln140_reg_1827 == 1'd0) & (icmp_ln138_reg_1823 == 1'd0) & (icmp_ln136_reg_1819 == 1'd0) & (icmp_ln134_reg_1815 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0));
end

always @ (*) begin
    ap_condition_1531 = ((1'd1 == and_ln79_fu_1123_p2) & (icmp_ln96_reg_1795 == 1'd1) & (icmp_ln94_reg_1791 == 1'd0) & (icmp_ln92_reg_1787 == 1'd0) & (icmp_ln90_reg_1783 == 1'd0) & (icmp_ln88_reg_1779 == 1'd0) & (icmp_ln86_reg_1775 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0));
end

always @ (*) begin
    ap_condition_1535 = ((1'd1 == and_ln127_fu_1141_p2) & (icmp_ln146_reg_1839 == 1'd1) & (1'd0 == and_ln79_fu_1123_p2) & (icmp_ln144_reg_1835 == 1'd0) & (icmp_ln142_reg_1831 == 1'd0) & (icmp_ln140_reg_1827 == 1'd0) & (icmp_ln138_reg_1823 == 1'd0) & (icmp_ln136_reg_1819 == 1'd0) & (icmp_ln134_reg_1815 == 1'd0) & (icmp_ln132_reg_1811 == 1'd0) & (icmp_ln130_reg_1807 == 1'd0) & (icmp_ln128_reg_1803 == 1'd0));
end

always @ (*) begin
    ap_condition_1539 = ((1'd1 == and_ln79_fu_1123_p2) & (icmp_ln98_reg_1799 == 1'd1) & (icmp_ln96_reg_1795 == 1'd0) & (icmp_ln94_reg_1791 == 1'd0) & (icmp_ln92_reg_1787 == 1'd0) & (icmp_ln90_reg_1783 == 1'd0) & (icmp_ln88_reg_1779 == 1'd0) & (icmp_ln86_reg_1775 == 1'd0) & (icmp_ln84_reg_1771 == 1'd0) & (icmp_ln82_reg_1767 == 1'd0) & (icmp_ln80_reg_1763 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter1_p_0203_0_11_in_reg_522 = 'bx;

assign ap_phi_reg_pp0_iter1_p_0203_0_21_in_reg_484 = 'bx;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bound_fu_866_p0 = bound_fu_866_p00;

assign bound_fu_866_p00 = column;

assign bound_fu_866_p1 = bound_fu_866_p10;

assign bound_fu_866_p10 = row;

assign bound_fu_866_p2 = (bound_fu_866_p0 * bound_fu_866_p1);

assign count_line_2_2_fu_1271_p3 = ((and_ln158_fu_1245_p2[0:0] === 1'b1) ? count_line_2_fu_1251_p2 : count_line_2_1_fu_152);

assign count_line_2_6_fu_1427_p3 = ((and_ln111_fu_1401_p2[0:0] === 1'b1) ? count_line_fu_1407_p2 : count_line_1_fu_160);

assign count_line_2_fu_1251_p2 = (count_line_2_1_fu_152 + 32'd1);

assign count_line_fu_1407_p2 = (count_line_1_fu_160 + 32'd1);

assign count_pixel_2_fu_1207_p2 = (count_pixel_2_1_fu_168 + 32'd1);

assign count_pixel_fu_1363_p2 = (count_pixel_1_fu_172 + 32'd1);

assign grp_fu_590_p2 = (($signed(zext_ln38_2_fu_1052_p1) < $signed(add_ln53_reg_1741)) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_1357_p2 = ((count_pixel_1_fu_172 == 32'd9) ? 1'b1 : 1'b0);

assign icmp_ln105_1_fu_1383_p2 = ((count_line_1_fu_160 == 32'd9) ? 1'b1 : 1'b0);

assign icmp_ln105_fu_1377_p2 = ((pixel_1_fu_164 == 32'd9) ? 1'b1 : 1'b0);

assign icmp_ln111_fu_1395_p2 = (($signed(count_line_1_fu_160) < $signed(32'd9)) ? 1'b1 : 1'b0);

assign icmp_ln127_1_fu_1135_p2 = ((select_ln38_fu_968_p3 < 31'd250) ? 1'b1 : 1'b0);

assign icmp_ln127_fu_1129_p2 = ((select_ln38_fu_968_p3 > 31'd149) ? 1'b1 : 1'b0);

assign icmp_ln128_fu_798_p2 = ((char_2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_fu_804_p2 = ((char_2 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln132_fu_810_p2 = ((char_2 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln134_fu_816_p2 = ((char_2 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln136_fu_822_p2 = ((char_2 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln138_fu_828_p2 = ((char_2 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln140_fu_834_p2 = ((char_2 == 32'd6) ? 1'b1 : 1'b0);

assign icmp_ln142_fu_840_p2 = ((char_2 == 32'd7) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_846_p2 = ((char_2 == 32'd8) ? 1'b1 : 1'b0);

assign icmp_ln146_fu_852_p2 = ((char_2 == 32'd9) ? 1'b1 : 1'b0);

assign icmp_ln151_fu_1201_p2 = ((count_pixel_2_1_fu_168 == 32'd9) ? 1'b1 : 1'b0);

assign icmp_ln152_1_fu_1227_p2 = ((count_line_2_1_fu_152 == 32'd9) ? 1'b1 : 1'b0);

assign icmp_ln152_fu_1221_p2 = ((pixel_2_1_fu_156 == 32'd9) ? 1'b1 : 1'b0);

assign icmp_ln158_fu_1239_p2 = (($signed(count_line_2_1_fu_152) < $signed(32'd9)) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_951_p2 = ((indvar_flatten_reg_451 == bound_reg_1843) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_946_p2 = (($signed(zext_ln40_fu_942_p1) < $signed(column_read_reg_1719)) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_1071_p2 = ((or_ln41_fu_1065_p2 == 31'd0) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_1077_p2 = ((zext_ln38_2_fu_1052_p1 == add_ln45_reg_1724) ? 1'b1 : 1'b0);

assign icmp_ln52_1_fu_892_p2 = ((ap_phi_mux_y_0_phi_fu_466_p4 < 31'd15) ? 1'b1 : 1'b0);

assign icmp_ln52_2_fu_904_p2 = (($signed(zext_ln38_fu_882_p1) > $signed(add_ln52_reg_1729)) ? 1'b1 : 1'b0);

assign icmp_ln52_3_fu_909_p2 = (($signed(zext_ln38_fu_882_p1) < $signed(add_ln52_1_reg_1735)) ? 1'b1 : 1'b0);

assign icmp_ln52_4_fu_980_p2 = ((y_fu_962_p2 > 31'd10) ? 1'b1 : 1'b0);

assign icmp_ln52_5_fu_986_p2 = ((y_fu_962_p2 < 31'd15) ? 1'b1 : 1'b0);

assign icmp_ln52_6_fu_998_p2 = (($signed(zext_ln38_1_fu_976_p1) > $signed(add_ln52_reg_1729)) ? 1'b1 : 1'b0);

assign icmp_ln52_7_fu_1003_p2 = (($signed(zext_ln38_1_fu_976_p1) < $signed(add_ln52_1_reg_1735)) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_886_p2 = ((ap_phi_mux_y_0_phi_fu_466_p4 > 31'd10) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_1082_p2 = ((select_ln38_fu_968_p3 > 31'd10) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_1088_p2 = ((select_ln38_fu_968_p3 < 31'd15) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_1100_p2 = (($signed(zext_ln38_2_fu_1052_p1) > $signed(add_ln73_reg_1746)) ? 1'b1 : 1'b0);

assign icmp_ln78_1_fu_931_p2 = (($signed(zext_ln38_fu_882_p1) < $signed(add_ln78_reg_1757)) ? 1'b1 : 1'b0);

assign icmp_ln78_2_fu_1028_p2 = (($signed(zext_ln38_1_fu_976_p1) > $signed(select_ln78_reg_1751)) ? 1'b1 : 1'b0);

assign icmp_ln78_3_fu_1033_p2 = (($signed(zext_ln38_1_fu_976_p1) < $signed(add_ln78_reg_1757)) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_926_p2 = (($signed(zext_ln38_fu_882_p1) > $signed(select_ln78_reg_1751)) ? 1'b1 : 1'b0);

assign icmp_ln79_1_fu_1117_p2 = ((select_ln38_fu_968_p3 < 31'd130) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_1111_p2 = ((select_ln38_fu_968_p3 > 31'd29) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_738_p2 = ((char_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln82_fu_744_p2 = ((char_1 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln84_fu_750_p2 = ((char_1 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_756_p2 = ((char_1 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln88_fu_762_p2 = ((char_1 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_768_p2 = ((char_1 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_774_p2 = ((char_1 == 32'd6) ? 1'b1 : 1'b0);

assign icmp_ln94_fu_780_p2 = ((char_1 == 32'd7) ? 1'b1 : 1'b0);

assign icmp_ln96_fu_786_p2 = ((char_1 == 32'd8) ? 1'b1 : 1'b0);

assign icmp_ln98_fu_792_p2 = ((char_1 == 32'd9) ? 1'b1 : 1'b0);

assign line_2_fu_1292_p2 = (line_2_1_fu_144 + 32'd1);

assign line_fu_1448_p2 = (line_1_fu_148 + 32'd1);

assign lshr_ln78_1_fu_690_p4 = {{sub_ln78_fu_684_p2[31:1]}};

assign lshr_ln78_2_fu_710_p4 = {{row[31:1]}};

assign op_TVALID = regslice_both_op_V_data_V_U_vld_out;

assign or_ln41_fu_1065_p2 = (select_ln38_fu_968_p3 | select_ln38_3_fu_1057_p3);

assign or_ln52_1_fu_1014_p2 = (and_ln52_3_fu_1008_p2 | and_ln52_2_fu_992_p2);

assign or_ln52_fu_920_p2 = (and_ln52_fu_898_p2 | and_ln52_1_fu_914_p2);

assign pixel_2_2_fu_1263_p3 = ((and_ln158_fu_1245_p2[0:0] === 1'b1) ? 32'd0 : pixel_2_fu_1257_p2);

assign pixel_2_5_fu_1419_p3 = ((and_ln111_fu_1401_p2[0:0] === 1'b1) ? 32'd0 : pixel_fu_1413_p2);

assign pixel_2_fu_1257_p2 = (pixel_2_1_fu_156 + 32'd1);

assign pixel_fu_1413_p2 = (pixel_1_fu_164 + 32'd1);

assign select_ln38_1_fu_1020_p3 = ((icmp_ln40_fu_946_p2[0:0] === 1'b1) ? or_ln52_fu_920_p2 : or_ln52_1_fu_1014_p2);

assign select_ln38_2_fu_1044_p3 = ((icmp_ln40_fu_946_p2[0:0] === 1'b1) ? and_ln78_fu_936_p2 : and_ln78_1_fu_1038_p2);

assign select_ln38_3_fu_1057_p3 = ((icmp_ln40_fu_946_p2[0:0] === 1'b1) ? ap_phi_mux_y_0_phi_fu_466_p4 : y_fu_962_p2);

assign select_ln38_fu_968_p3 = ((icmp_ln40_fu_946_p2[0:0] === 1'b1) ? x_0_reg_473 : 31'd0);

assign select_ln53_1_fu_1465_p3 = ((and_ln53_fu_1459_p2[0:0] === 1'b1) ? 32'd0 : line_1_fu_148);

assign select_ln53_2_fu_1473_p3 = ((and_ln53_fu_1459_p2[0:0] === 1'b1) ? 32'd0 : pixel_1_fu_164);

assign select_ln53_3_fu_1481_p3 = ((and_ln53_fu_1459_p2[0:0] === 1'b1) ? 32'd0 : count_line_1_fu_160);

assign select_ln53_4_fu_1489_p3 = ((and_ln53_fu_1459_p2[0:0] === 1'b1) ? 32'd0 : count_pixel_1_fu_172);

assign select_ln53_5_fu_1497_p3 = ((and_ln53_fu_1459_p2[0:0] === 1'b1) ? 32'd0 : line_2_1_fu_144);

assign select_ln53_6_fu_1505_p3 = ((and_ln53_fu_1459_p2[0:0] === 1'b1) ? 32'd0 : pixel_2_1_fu_156);

assign select_ln53_7_fu_1513_p3 = ((and_ln53_fu_1459_p2[0:0] === 1'b1) ? 32'd0 : count_line_2_1_fu_152);

assign select_ln53_8_fu_1521_p3 = ((and_ln53_fu_1459_p2[0:0] === 1'b1) ? 32'd0 : count_pixel_2_1_fu_168);

assign select_ln53_fu_1593_p3 = ((and_ln53_reg_2010[0:0] === 1'b1) ? 32'd2130706687 : 32'd0);

assign select_ln78_fu_724_p3 = ((tmp_fu_676_p3[0:0] === 1'b1) ? sub_ln78_1_fu_704_p2 : zext_ln78_1_fu_720_p1);

assign sext_ln129_1_cast_fu_1155_p3 = {{trunc_ln129_1_fu_1151_p1}, {3'd0}};

assign sext_ln129_2_cast_fu_1167_p3 = {{trunc_ln129_2_fu_1163_p1}, {1'd0}};

assign sext_ln129_fu_1187_p1 = $signed(add_ln129_1_fu_1181_p2);

assign sext_ln301_1_fu_1575_p1 = $signed(ap_phi_mux_p_0203_0_21_in_phi_fu_487_p22);

assign sext_ln301_fu_1584_p1 = $signed(ap_phi_mux_p_0203_0_11_in_phi_fu_525_p22);

assign sext_ln81_1_cast_fu_1311_p3 = {{trunc_ln81_1_fu_1307_p1}, {3'd0}};

assign sext_ln81_2_cast_fu_1323_p3 = {{trunc_ln81_2_fu_1319_p1}, {1'd0}};

assign sext_ln81_fu_1343_p1 = $signed(add_ln81_1_fu_1337_p2);

assign sub_ln78_1_fu_704_p2 = (32'd0 - zext_ln78_fu_700_p1);

assign sub_ln78_fu_684_p2 = (32'd0 - row);

assign tmp_fu_676_p3 = row[32'd31];

assign trunc_ln129_1_fu_1151_p1 = line_2_1_fu_144[4:0];

assign trunc_ln129_2_fu_1163_p1 = line_2_1_fu_144[6:0];

assign trunc_ln129_fu_1147_p1 = pixel_2_1_fu_156[7:0];

assign trunc_ln81_1_fu_1307_p1 = line_1_fu_148[4:0];

assign trunc_ln81_2_fu_1319_p1 = line_1_fu_148[6:0];

assign trunc_ln81_fu_1303_p1 = pixel_1_fu_164[7:0];

assign x_fu_1569_p2 = (select_ln38_fu_968_p3 + 31'd1);

assign y_fu_962_p2 = (ap_phi_mux_y_0_phi_fu_466_p4 + 31'd1);

assign zext_ln104_fu_1588_p1 = $unsigned(sext_ln301_fu_1584_p1);

assign zext_ln151_fu_1579_p1 = $unsigned(sext_ln301_1_fu_1575_p1);

assign zext_ln38_1_fu_976_p1 = y_fu_962_p2;

assign zext_ln38_2_fu_1052_p1 = select_ln38_fu_968_p3;

assign zext_ln38_fu_882_p1 = ap_phi_mux_y_0_phi_fu_466_p4;

assign zext_ln40_fu_942_p1 = x_0_reg_473;

assign zext_ln78_1_fu_720_p1 = lshr_ln78_2_fu_710_p4;

assign zext_ln78_fu_700_p1 = lshr_ln78_1_fu_690_p4;

always @ (posedge ap_clk) begin
    tmp_data_V_fu_176[31] <= 1'b0;
end

endmodule //hud_gen
