WARNING: [v++ 60-2507] Dispatch failed to load the system diagram library librdi_system_diagram. Diagrams will not be produced.
  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/mask_allowed 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/mask_allowed/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/mask_allowed'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.hpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.hpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface_tb.cpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=ControlMemInterface' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xck26-sfvc784-2LV-c' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/mask_allowed/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2.21 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.73 seconds; current allocated memory: 445.031 MB.
INFO: [HLS 200-10] Analyzing design file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.37 seconds. Elapsed time: 0.7 seconds; current allocated memory: 446.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 222 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/mask_allowed/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 222 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/mask_allowed/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 220 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/mask_allowed/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/mask_allowed/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/mask_allowed/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/mask_allowed/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/mask_allowed/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 589 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/mask_allowed/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 445 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/mask_allowed/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 445 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/mask_allowed/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 288 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/mask_allowed/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 288 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/mask_allowed/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 288 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/mask_allowed/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 288 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/mask_allowed/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/mask_allowed/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface/mask_allowed/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-178] Inlining function 'init_mem_space(ControlMemSpace&)' into 'ControlMemInterface(ControlMemSpace&, ControlReg, unsigned int, unsigned int&, bool, bool, bool, bool)' (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'ctrl_read(ControlMemSpace const&, ControlReg)' into 'ControlMemInterface(ControlMemSpace&, ControlReg, unsigned int, unsigned int&, bool, bool, bool, bool)' (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'ctrl_write(ControlMemSpace&, ControlReg, unsigned int)' into 'ControlMemInterface(ControlMemSpace&, ControlReg, unsigned int, unsigned int&, bool, bool, bool, bool)' (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:110:0)
INFO: [HLS 214-241] Aggregating scalar variable 'mem' with compact=bit mode in 800-bits (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:110:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.51 seconds. CPU system time: 0.5 seconds. Elapsed time: 6.74 seconds; current allocated memory: 448.309 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 448.309 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 448.730 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 448.762 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 470.727 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 462.723 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ControlMemInterface' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ControlMemInterface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 462.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 462.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ControlMemInterface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ControlMemInterface/mem' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ControlMemInterface/address' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ControlMemInterface/data_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ControlMemInterface/data_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ControlMemInterface/read_control' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ControlMemInterface/write_control' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ControlMemInterface/chip_enable' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ControlMemInterface/reset_n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ControlMemInterface' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ControlMemInterface'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 463.059 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 469.234 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.34 seconds; current allocated memory: 470.871 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ControlMemInterface.
INFO: [VLOG 209-307] Generating Verilog RTL for ControlMemInterface.
INFO: [HLS 200-789] **** Estimated Fmax: 520.48 MHz
INFO: [HLS 200-112] Total CPU user time: 4.62 seconds. Total CPU system time: 1.5 seconds. Total elapsed time: 11.06 seconds; peak allocated memory: 470.871 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 14s
