# Simple-MIPS
## Introduction
This is my little project for learning verilog, systemverilog and computer organization.
    
The idea of this project is from a book called <自己动手写CPU>(Write CPU by yourself).     
If you can read Chinese, You can find more information from author's blog :) http://blog.csdn.net/leishangwen    

## Product Specification
1. Support at least add/sub/jump/beq/lw/sw instructions  
2. Contain fully forwarding data path to deal with RAW dependency
3. Branch prediction happens in ID stage
