<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <p/>
        <h1 align="center">Power Report for design sb with the following settings:</h1>
        <p/>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Vendor:</td>
                <td>Microsemi Corporation</td>
            </tr>
            <tr>
                <td>Program:</td>
                <td>Microsemi Libero Software, Release v12.6 (Version 12.900.20.24)</td>
            </tr>
            <tr>
                <td/>
                <td>Copyright (C) 1989-</td>
            </tr>
            <tr>
                <td>Date:</td>
                <td>Wed Jun 23 22:15:29 2021</td>
            </tr>
            <tr>
                <td>Version:</td>
                <td>3.0</td>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design:</td>
                <td>sb</td>
            </tr>
            <tr>
                <td>Family:</td>
                <td>SmartFusion2</td>
            </tr>
            <tr>
                <td>Die:</td>
                <td>M2S010</td>
            </tr>
            <tr>
                <td>Package:</td>
                <td>400 VF</td>
            </tr>
            <tr>
                <td>Temperature Range:</td>
                <td>COM</td>
            </tr>
            <tr>
                <td>Voltage Range:</td>
                <td>COM</td>
            </tr>
            <tr>
                <td>Operating Conditions:</td>
                <td>Typical</td>
            </tr>
            <tr>
                <td>Operating Mode:</td>
                <td>Active</td>
            </tr>
            <tr>
                <td>Process:</td>
                <td>Typical</td>
            </tr>
            <tr>
                <td>Data Source:</td>
                <td>Production</td>
            </tr>
        </table>
        <p/>
        <h2>Power Summary</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Power (mW)</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>Total Power</td>
                <td>    42.532</td>
                <td>    100.0%</td>
            </tr>
            <tr>
                <td>Static Power</td>
                <td>    12.367</td>
                <td>     29.1%</td>
            </tr>
            <tr>
                <td>Dynamic Power</td>
                <td>    30.165</td>
                <td>     70.9%</td>
            </tr>
        </table>
        <p/>
        <h2>Breakdown by Rail</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Power (mW)</th>
                <th>Voltage (V)</th>
                <th>Current (mA)</th>
            </tr>
            <tr>
                <td>Rail VDD</td>
                <td>    11.927</td>
                <td>     1.200</td>
                <td>     9.939</td>
            </tr>
            <tr>
                <td>Rail VDDI 3.3</td>
                <td>     3.480</td>
                <td>     3.300</td>
                <td>     1.054</td>
            </tr>
            <tr>
                <td>Rail CCC_NE1_PLL_VDDA</td>
                <td>     9.000</td>
                <td>     3.300</td>
                <td>     2.727</td>
            </tr>
            <tr>
                <td>Rail MDDR_PLL_VDDA</td>
                <td>     5.000</td>
                <td>     3.300</td>
                <td>     1.515</td>
            </tr>
            <tr>
                <td>Rail VPP</td>
                <td>    13.125</td>
                <td>     2.500</td>
                <td>     5.250</td>
            </tr>
        </table>
        <p/>
        <h2>Breakdown by Clock</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Power (mW)</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_42_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_42_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_42_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_42_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_42_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_38_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_38_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_38_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_38_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_38_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_33_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_33_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_33_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_33_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_33_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_61_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_61_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_61_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_61_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_61_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_35_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_35_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_35_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_35_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_35_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_31_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_31_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_31_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_31_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_31_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_32_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_32_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_32_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_32_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_32_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_39_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_39_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_39_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_39_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_39_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_40_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_40_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_40_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_40_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_40_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_37_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_37_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_37_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_37_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_37_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_51_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_51_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_51_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_51_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_51_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_46_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_46_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_46_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_46_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_46_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_45_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_45_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_45_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_45_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_45_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_44_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_44_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_44_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_44_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_44_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_43_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_43_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_43_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_43_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_43_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_47_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_47_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_47_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_47_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_47_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_49_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_49_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_49_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_49_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_49_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_34_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_34_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_34_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_34_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_34_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_48_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_48_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_48_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_48_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_48_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_41_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_41_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_41_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_41_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_41_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_36_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_36_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_36_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_36_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_36_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_60_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_60_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_60_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_60_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_60_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_58_i_i_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_58_i_i_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_58_i_i_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_58_i_i_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_58_i_i_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_57_i_i_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_57_i_i_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_57_i_i_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_57_i_i_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_57_i_i_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_56_i_i_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_56_i_i_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_56_i_i_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_56_i_i_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_56_i_i_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_53_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_53_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_53_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_53_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_53_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_52_0_a2_0_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_52_0_a2_0_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_52_0_a2_0_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_52_0_a2_0_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_52_0_a2_0_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_37:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_37:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_37:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_37:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_37:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_49:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_49:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_49:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_49:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_49:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_48:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_48:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_48:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_48:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_48:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_47_i_i_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_47_i_i_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_47_i_i_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_47_i_i_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_47_i_i_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_55:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_55:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_55:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_55:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_55:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_32_i_i_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_32_i_i_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_32_i_i_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_32_i_i_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_32_i_i_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_34:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_34:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_34:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_34:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_34:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_36:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_36:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_36:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_36:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_36:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_56:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_56:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_56:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_56:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_56:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_33:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_33:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_33:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_33:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_33:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_60:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_60:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_60:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_60:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_60:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNIJ7VC[11]:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNIJ7VC[11]:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNIJ7VC[11]:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNIJ7VC[11]:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNIJ7VC[11]:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNIK8VC[12]:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNIK8VC[12]:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNIK8VC[12]:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNIK8VC[12]:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNIK8VC[12]:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_59:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_59:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_59:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_59:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_59:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_35:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_35:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_35:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_35:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_35:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNINBVC[15]:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNINBVC[15]:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNINBVC[15]:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNINBVC[15]:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNINBVC[15]:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_43:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_43:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_43:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_43:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_43:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_40:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_40:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_40:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_40:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_40:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_53_i_i_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_53_i_i_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_53_i_i_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_53_i_i_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_53_i_i_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_52_i_i_a2:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_52_i_i_a2:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_52_i_i_a2:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_52_i_i_a2:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_52_i_i_a2:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_51:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_51:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_51:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_51:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_51:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNI48CK[3]:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNI48CK[3]:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNI48CK[3]:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNI48CK[3]:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNI48CK[3]:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_58:Y (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_58:Y (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_58:Y (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_58:Y (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_58:Y (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1 (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1 (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1 (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1 (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1 (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_CLK_OUT (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_CLK_OUT (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_CLK_OUT (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_CLK_OUT (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_CLK_OUT (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
        </table>
        <p/>
        <h2>Breakdown by Type</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Power (mW)</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>Type Gate</td>
                <td>     9.000</td>
                <td>     21.2%</td>
            </tr>
            <tr>
                <td>Type Core Static</td>
                <td>     8.262</td>
                <td>     19.4%</td>
            </tr>
            <tr>
                <td>Type Banks Static</td>
                <td>     3.480</td>
                <td>      8.2%</td>
            </tr>
            <tr>
                <td>Type VPP Static</td>
                <td>     0.625</td>
                <td>      1.5%</td>
            </tr>
            <tr>
                <td>Type Built-in Blocks</td>
                <td>    21.165</td>
                <td>     49.8%</td>
            </tr>
        </table>
        <p/>
    </body>
</html>
