<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Twi Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Twi Struct Reference<div class="ingroups"><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo; <a class="el" href="group___s_a_m3_x_a___t_w_i.html">Two-wire Interface</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> hardware registers.  
 <a href="struct_twi.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component__twi_8h_source.html">component_twi.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a88da0154df8c5b2683c0e07f7c33930e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#a88da0154df8c5b2683c0e07f7c33930e">TWI_CR</a></td></tr>
<tr class="memdesc:a88da0154df8c5b2683c0e07f7c33930e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x00) Control Register  <a href="#a88da0154df8c5b2683c0e07f7c33930e">More...</a><br /></td></tr>
<tr class="separator:a88da0154df8c5b2683c0e07f7c33930e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abffc6a8ef743cfc2e955fd2e52cdc56a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#abffc6a8ef743cfc2e955fd2e52cdc56a">TWI_MMR</a></td></tr>
<tr class="memdesc:abffc6a8ef743cfc2e955fd2e52cdc56a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x04) Master Mode Register  <a href="#abffc6a8ef743cfc2e955fd2e52cdc56a">More...</a><br /></td></tr>
<tr class="separator:abffc6a8ef743cfc2e955fd2e52cdc56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a419876d39763a67dc029ff1d3c70b220"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#a419876d39763a67dc029ff1d3c70b220">TWI_SMR</a></td></tr>
<tr class="memdesc:a419876d39763a67dc029ff1d3c70b220"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x08) Slave Mode Register  <a href="#a419876d39763a67dc029ff1d3c70b220">More...</a><br /></td></tr>
<tr class="separator:a419876d39763a67dc029ff1d3c70b220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b1a7791da3d1974d05a378c46d81e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#a40b1a7791da3d1974d05a378c46d81e7">TWI_IADR</a></td></tr>
<tr class="memdesc:a40b1a7791da3d1974d05a378c46d81e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x0C) Internal Address Register  <a href="#a40b1a7791da3d1974d05a378c46d81e7">More...</a><br /></td></tr>
<tr class="separator:a40b1a7791da3d1974d05a378c46d81e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa62472350dea944422c1aacacbceef4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#aaa62472350dea944422c1aacacbceef4">TWI_CWGR</a></td></tr>
<tr class="memdesc:aaa62472350dea944422c1aacacbceef4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x10) Clock Waveform Generator Register  <a href="#aaa62472350dea944422c1aacacbceef4">More...</a><br /></td></tr>
<tr class="separator:aaa62472350dea944422c1aacacbceef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a120637b5a5ec2330f2f0165852737b0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#a120637b5a5ec2330f2f0165852737b0b">Reserved1</a> [3]</td></tr>
<tr class="separator:a120637b5a5ec2330f2f0165852737b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b47330e59f8688288e934383b65772c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#a5b47330e59f8688288e934383b65772c">TWI_SR</a></td></tr>
<tr class="memdesc:a5b47330e59f8688288e934383b65772c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x20) Status Register  <a href="#a5b47330e59f8688288e934383b65772c">More...</a><br /></td></tr>
<tr class="separator:a5b47330e59f8688288e934383b65772c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e6cbf614588f82da6493e1d7c324c93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#a2e6cbf614588f82da6493e1d7c324c93">TWI_IER</a></td></tr>
<tr class="memdesc:a2e6cbf614588f82da6493e1d7c324c93"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x24) Interrupt Enable Register  <a href="#a2e6cbf614588f82da6493e1d7c324c93">More...</a><br /></td></tr>
<tr class="separator:a2e6cbf614588f82da6493e1d7c324c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76da5ed48944b9fe9cb3499044939ea3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#a76da5ed48944b9fe9cb3499044939ea3">TWI_IDR</a></td></tr>
<tr class="memdesc:a76da5ed48944b9fe9cb3499044939ea3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x28) Interrupt Disable Register  <a href="#a76da5ed48944b9fe9cb3499044939ea3">More...</a><br /></td></tr>
<tr class="separator:a76da5ed48944b9fe9cb3499044939ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a353f607d5bb080271e34c41ecac94a03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#a353f607d5bb080271e34c41ecac94a03">TWI_IMR</a></td></tr>
<tr class="memdesc:a353f607d5bb080271e34c41ecac94a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x2C) Interrupt Mask Register  <a href="#a353f607d5bb080271e34c41ecac94a03">More...</a><br /></td></tr>
<tr class="separator:a353f607d5bb080271e34c41ecac94a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ca38aaed628f9c039e0b6907a843d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#a51ca38aaed628f9c039e0b6907a843d9">TWI_RHR</a></td></tr>
<tr class="memdesc:a51ca38aaed628f9c039e0b6907a843d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x30) Receive Holding Register  <a href="#a51ca38aaed628f9c039e0b6907a843d9">More...</a><br /></td></tr>
<tr class="separator:a51ca38aaed628f9c039e0b6907a843d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b31b6e18cf8b6f529768bb2192fabf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#ac0b31b6e18cf8b6f529768bb2192fabf">TWI_THR</a></td></tr>
<tr class="memdesc:ac0b31b6e18cf8b6f529768bb2192fabf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x34) Transmit Holding Register  <a href="#ac0b31b6e18cf8b6f529768bb2192fabf">More...</a><br /></td></tr>
<tr class="separator:ac0b31b6e18cf8b6f529768bb2192fabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e9677f162cba380dfb7e5944b81680"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#ad8e9677f162cba380dfb7e5944b81680">Reserved2</a> [50]</td></tr>
<tr class="separator:ad8e9677f162cba380dfb7e5944b81680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a960321463c19c35b3e8e06e194d6a7eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#a960321463c19c35b3e8e06e194d6a7eb">TWI_RPR</a></td></tr>
<tr class="memdesc:a960321463c19c35b3e8e06e194d6a7eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x100) Receive Pointer Register  <a href="#a960321463c19c35b3e8e06e194d6a7eb">More...</a><br /></td></tr>
<tr class="separator:a960321463c19c35b3e8e06e194d6a7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96711cf2e5a3f32959d3b8ac9bf481c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#a96711cf2e5a3f32959d3b8ac9bf481c6">TWI_RCR</a></td></tr>
<tr class="memdesc:a96711cf2e5a3f32959d3b8ac9bf481c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x104) Receive Counter Register  <a href="#a96711cf2e5a3f32959d3b8ac9bf481c6">More...</a><br /></td></tr>
<tr class="separator:a96711cf2e5a3f32959d3b8ac9bf481c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf56555c97f410b1668214a8abb1608e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#aaf56555c97f410b1668214a8abb1608e">TWI_TPR</a></td></tr>
<tr class="memdesc:aaf56555c97f410b1668214a8abb1608e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x108) Transmit Pointer Register  <a href="#aaf56555c97f410b1668214a8abb1608e">More...</a><br /></td></tr>
<tr class="separator:aaf56555c97f410b1668214a8abb1608e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac754e29be382cfa74dcd82fb630c8583"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#ac754e29be382cfa74dcd82fb630c8583">TWI_TCR</a></td></tr>
<tr class="memdesc:ac754e29be382cfa74dcd82fb630c8583"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x10C) Transmit Counter Register  <a href="#ac754e29be382cfa74dcd82fb630c8583">More...</a><br /></td></tr>
<tr class="separator:ac754e29be382cfa74dcd82fb630c8583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8fed1704d98cd65ade470687b257764"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#ad8fed1704d98cd65ade470687b257764">TWI_RNPR</a></td></tr>
<tr class="memdesc:ad8fed1704d98cd65ade470687b257764"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x110) Receive Next Pointer Register  <a href="#ad8fed1704d98cd65ade470687b257764">More...</a><br /></td></tr>
<tr class="separator:ad8fed1704d98cd65ade470687b257764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af19f2dbccf4d5817372d3ddc02bc3651"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#af19f2dbccf4d5817372d3ddc02bc3651">TWI_RNCR</a></td></tr>
<tr class="memdesc:af19f2dbccf4d5817372d3ddc02bc3651"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x114) Receive Next Counter Register  <a href="#af19f2dbccf4d5817372d3ddc02bc3651">More...</a><br /></td></tr>
<tr class="separator:af19f2dbccf4d5817372d3ddc02bc3651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5995e4b4fd504171e3161be0b7d3d7ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#a5995e4b4fd504171e3161be0b7d3d7ba">TWI_TNPR</a></td></tr>
<tr class="memdesc:a5995e4b4fd504171e3161be0b7d3d7ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x118) Transmit Next Pointer Register  <a href="#a5995e4b4fd504171e3161be0b7d3d7ba">More...</a><br /></td></tr>
<tr class="separator:a5995e4b4fd504171e3161be0b7d3d7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe75fcda14d8b0d3536053f85dd3627"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#a6fe75fcda14d8b0d3536053f85dd3627">TWI_TNCR</a></td></tr>
<tr class="memdesc:a6fe75fcda14d8b0d3536053f85dd3627"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x11C) Transmit Next Counter Register  <a href="#a6fe75fcda14d8b0d3536053f85dd3627">More...</a><br /></td></tr>
<tr class="separator:a6fe75fcda14d8b0d3536053f85dd3627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38fe66b35890684b53be3b9cf439a945"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#a38fe66b35890684b53be3b9cf439a945">TWI_PTCR</a></td></tr>
<tr class="memdesc:a38fe66b35890684b53be3b9cf439a945"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x120) Transfer Control Register  <a href="#a38fe66b35890684b53be3b9cf439a945">More...</a><br /></td></tr>
<tr class="separator:a38fe66b35890684b53be3b9cf439a945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69122f739fe4694d1fd5b9c2bda46051"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.html#a69122f739fe4694d1fd5b9c2bda46051">TWI_PTSR</a></td></tr>
<tr class="memdesc:a69122f739fe4694d1fd5b9c2bda46051"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x124) Transfer Status Register  <a href="#a69122f739fe4694d1fd5b9c2bda46051">More...</a><br /></td></tr>
<tr class="separator:a69122f739fe4694d1fd5b9c2bda46051"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00046">46</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a120637b5a5ec2330f2f0165852737b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a120637b5a5ec2330f2f0165852737b0b">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00052">52</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="ad8e9677f162cba380dfb7e5944b81680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8e9677f162cba380dfb7e5944b81680">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[50]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00059">59</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="a88da0154df8c5b2683c0e07f7c33930e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88da0154df8c5b2683c0e07f7c33930e">&#9670;&nbsp;</a></span>TWI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> TWI_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x00) Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00047">47</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="aaa62472350dea944422c1aacacbceef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa62472350dea944422c1aacacbceef4">&#9670;&nbsp;</a></span>TWI_CWGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_CWGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x10) Clock Waveform Generator Register </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00051">51</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="a40b1a7791da3d1974d05a378c46d81e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40b1a7791da3d1974d05a378c46d81e7">&#9670;&nbsp;</a></span>TWI_IADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_IADR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x0C) Internal Address Register </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00050">50</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="a76da5ed48944b9fe9cb3499044939ea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76da5ed48944b9fe9cb3499044939ea3">&#9670;&nbsp;</a></span>TWI_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> TWI_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x28) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00055">55</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="a2e6cbf614588f82da6493e1d7c324c93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e6cbf614588f82da6493e1d7c324c93">&#9670;&nbsp;</a></span>TWI_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> TWI_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x24) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00054">54</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="a353f607d5bb080271e34c41ecac94a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a353f607d5bb080271e34c41ecac94a03">&#9670;&nbsp;</a></span>TWI_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> TWI_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x2C) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00056">56</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="abffc6a8ef743cfc2e955fd2e52cdc56a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abffc6a8ef743cfc2e955fd2e52cdc56a">&#9670;&nbsp;</a></span>TWI_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_MMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x04) Master Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00048">48</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="a38fe66b35890684b53be3b9cf439a945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38fe66b35890684b53be3b9cf439a945">&#9670;&nbsp;</a></span>TWI_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> TWI_PTCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x120) Transfer Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00068">68</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="a69122f739fe4694d1fd5b9c2bda46051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69122f739fe4694d1fd5b9c2bda46051">&#9670;&nbsp;</a></span>TWI_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> TWI_PTSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x124) Transfer Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00069">69</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="a96711cf2e5a3f32959d3b8ac9bf481c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96711cf2e5a3f32959d3b8ac9bf481c6">&#9670;&nbsp;</a></span>TWI_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_RCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x104) Receive Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00061">61</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="a51ca38aaed628f9c039e0b6907a843d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51ca38aaed628f9c039e0b6907a843d9">&#9670;&nbsp;</a></span>TWI_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> TWI_RHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x30) Receive Holding Register </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00057">57</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="af19f2dbccf4d5817372d3ddc02bc3651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af19f2dbccf4d5817372d3ddc02bc3651">&#9670;&nbsp;</a></span>TWI_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_RNCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x114) Receive Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00065">65</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="ad8fed1704d98cd65ade470687b257764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8fed1704d98cd65ade470687b257764">&#9670;&nbsp;</a></span>TWI_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_RNPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x110) Receive Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00064">64</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="a960321463c19c35b3e8e06e194d6a7eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a960321463c19c35b3e8e06e194d6a7eb">&#9670;&nbsp;</a></span>TWI_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_RPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x100) Receive Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00060">60</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="a419876d39763a67dc029ff1d3c70b220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a419876d39763a67dc029ff1d3c70b220">&#9670;&nbsp;</a></span>TWI_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_SMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x08) Slave Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00049">49</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="a5b47330e59f8688288e934383b65772c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b47330e59f8688288e934383b65772c">&#9670;&nbsp;</a></span>TWI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> TWI_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x20) Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00053">53</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="ac754e29be382cfa74dcd82fb630c8583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac754e29be382cfa74dcd82fb630c8583">&#9670;&nbsp;</a></span>TWI_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x10C) Transmit Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00063">63</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="ac0b31b6e18cf8b6f529768bb2192fabf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0b31b6e18cf8b6f529768bb2192fabf">&#9670;&nbsp;</a></span>TWI_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> TWI_THR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x34) Transmit Holding Register </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00058">58</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="a6fe75fcda14d8b0d3536053f85dd3627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fe75fcda14d8b0d3536053f85dd3627">&#9670;&nbsp;</a></span>TWI_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_TNCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x11C) Transmit Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00067">67</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="a5995e4b4fd504171e3161be0b7d3d7ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5995e4b4fd504171e3161be0b7d3d7ba">&#9670;&nbsp;</a></span>TWI_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_TNPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x118) Transmit Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00066">66</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<a id="aaf56555c97f410b1668214a8abb1608e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf56555c97f410b1668214a8abb1608e">&#9670;&nbsp;</a></span>TWI_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_TPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.html" title="Twi hardware registers. ">Twi</a> Offset: 0x108) Transmit Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="component__twi_8h_source.html#l00062">62</a> of file <a class="el" href="component__twi_8h_source.html">component_twi.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__twi_8h_source.html">component_twi.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:22 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
