<profile>

<section name = "Vitis HLS Report for 'fiat_25519_carry_square'" level="0">
<item name = "Date">Fri May 10 12:37:21 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D3</item>
<item name = "Solution">comb_16 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">75, 75, 0.750 us, 0.750 us, 76, 76, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_443">fiat_25519_carry_square_Pipeline_1, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_450">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_467">fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, 4, 4, 40.000 ns, 40.000 ns, 4, 4, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_481">fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, 4, 4, 40.000 ns, 40.000 ns, 4, 4, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_507">fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, 8, 8, 80.000 ns, 80.000 ns, 8, 8, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_549">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 13, 13, 0.130 us, 0.130 us, 13, 13, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2061, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 148, 2155, 5030, 0</column>
<column name="Memory">0, -, 438, 17, 0</column>
<column name="Multiplexer">-, -, -, 1249, -</column>
<column name="Register">-, -, 2895, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 5, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_443">fiat_25519_carry_square_Pipeline_1, 0, 0, 18, 130, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_450">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 0, 0, 331, 73, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_549">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 0, 0, 37, 73, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_467">fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, 0, 12, 47, 489, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_481">fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, 0, 32, 262, 1248, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_507">fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, 0, 0, 454, 1460, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 4, 0, 830, 694, 0</column>
<column name="mul_32ns_32ns_63_1_1_U101">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U102">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U103">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U104">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U105">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U106">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U107">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U108">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U109">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U110">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U111">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U112">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U113">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U114">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U115">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U116">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U117">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U118">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U119">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U120">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U121">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U122">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U123">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U124">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32s_6ns_32_1_1_U126">mul_32s_6ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U125">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U127">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_39ns_6ns_44_1_1_U128">mul_39ns_6ns_44_1_1, 0, 2, 0, 27, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="arr_U">arr_RAM_AUTO_1R1W, 0, 128, 4, 0, 4, 64, 1, 256</column>
<column name="arr_1_U">arr_RAM_AUTO_1R1W, 0, 128, 4, 0, 4, 64, 1, 256</column>
<column name="arr_2_U">arr_RAM_AUTO_1R1W, 0, 128, 4, 0, 4, 64, 1, 256</column>
<column name="out1_w_U">out1_w_RAM_AUTO_1R1W, 0, 54, 5, 0, 10, 27, 1, 270</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln113_1_fu_1266_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_2_fu_1300_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_3_fu_1374_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_4_fu_1408_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_5_fu_1442_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_6_fu_1476_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_7_fu_1510_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_8_fu_1540_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_9_fu_1607_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln113_fu_1232_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln114_1_fu_1644_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln114_2_fu_1326_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln114_fu_1620_p2">+, 0, 0, 51, 44, 44</column>
<column name="add_ln115_1_fu_1677_p2">+, 0, 0, 34, 27, 27</column>
<column name="add_ln115_2_fu_1332_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln115_fu_1657_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln116_fu_1338_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln117_fu_1555_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln118_fu_1560_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln119_fu_1566_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln120_fu_1572_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln121_fu_1578_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln122_1_fu_1584_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln122_fu_1589_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln30_1_fu_792_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_2_fu_883_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_3_fu_890_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_4_fu_897_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_5_fu_904_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_6_fu_911_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_7_fu_918_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_fu_767_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln50_1_fu_1027_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln50_2_fu_1033_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln50_3_fu_1047_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln50_4_fu_1057_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln50_5_fu_1344_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln50_fu_1021_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_state11_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">162, 36, 1, 36</column>
<column name="arr_1_address0">37, 7, 2, 14</column>
<column name="arr_1_address1">31, 6, 2, 12</column>
<column name="arr_1_ce0">20, 4, 1, 4</column>
<column name="arr_1_ce1">14, 3, 1, 3</column>
<column name="arr_1_d0">31, 6, 64, 384</column>
<column name="arr_1_d1">20, 4, 64, 256</column>
<column name="arr_1_we0">20, 4, 1, 4</column>
<column name="arr_2_address0">31, 6, 2, 12</column>
<column name="arr_2_address1">31, 6, 2, 12</column>
<column name="arr_2_ce0">20, 4, 1, 4</column>
<column name="arr_2_ce1">14, 3, 1, 3</column>
<column name="arr_2_d0">31, 6, 64, 384</column>
<column name="arr_2_d1">20, 4, 64, 256</column>
<column name="arr_2_we0">20, 4, 1, 4</column>
<column name="arr_address0">37, 7, 2, 14</column>
<column name="arr_address1">43, 8, 2, 16</column>
<column name="arr_ce0">20, 4, 1, 4</column>
<column name="arr_ce1">14, 3, 1, 3</column>
<column name="arr_d0">31, 6, 64, 384</column>
<column name="arr_d1">20, 4, 64, 256</column>
<column name="arr_we0">20, 4, 1, 4</column>
<column name="grp_fu_557_p0">20, 4, 32, 128</column>
<column name="grp_fu_557_p1">20, 4, 32, 128</column>
<column name="grp_fu_561_p0">14, 3, 32, 96</column>
<column name="grp_fu_561_p1">14, 3, 32, 96</column>
<column name="grp_fu_565_p0">14, 3, 32, 96</column>
<column name="grp_fu_565_p1">14, 3, 32, 96</column>
<column name="grp_fu_573_p0">26, 5, 32, 160</column>
<column name="grp_fu_573_p1">26, 5, 32, 160</column>
<column name="grp_fu_577_p0">14, 3, 32, 96</column>
<column name="grp_fu_577_p1">14, 3, 32, 96</column>
<column name="grp_fu_581_p0">14, 3, 32, 96</column>
<column name="grp_fu_581_p1">14, 3, 32, 96</column>
<column name="grp_fu_585_p0">14, 3, 32, 96</column>
<column name="grp_fu_585_p1">14, 3, 32, 96</column>
<column name="grp_fu_668_p0">20, 4, 32, 128</column>
<column name="grp_fu_668_p1">14, 3, 7, 21</column>
<column name="mem_ARADDR">14, 3, 64, 192</column>
<column name="mem_ARLEN">14, 3, 32, 96</column>
<column name="mem_ARVALID">14, 3, 1, 3</column>
<column name="mem_AWADDR">14, 3, 64, 192</column>
<column name="mem_AWLEN">14, 3, 32, 96</column>
<column name="mem_AWVALID">14, 3, 1, 3</column>
<column name="mem_BREADY">14, 3, 1, 3</column>
<column name="mem_RREADY">9, 2, 1, 2</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
<column name="out1_w_address0">37, 7, 4, 28</column>
<column name="out1_w_address1">31, 6, 4, 24</column>
<column name="out1_w_ce0">14, 3, 1, 3</column>
<column name="out1_w_d0">31, 6, 27, 162</column>
<column name="out1_w_d1">31, 6, 27, 162</column>
<column name="reg_706">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln114_2_reg_2207">25, 0, 25, 0</column>
<column name="add_ln115_2_reg_2213">26, 0, 26, 0</column>
<column name="add_ln116_reg_2218">25, 0, 25, 0</column>
<column name="add_ln117_reg_2228">26, 0, 26, 0</column>
<column name="add_ln118_reg_2233">25, 0, 25, 0</column>
<column name="add_ln119_reg_2238">26, 0, 26, 0</column>
<column name="add_ln120_reg_2243">25, 0, 25, 0</column>
<column name="add_ln121_reg_2248">26, 0, 26, 0</column>
<column name="add_ln122_reg_2253">25, 0, 25, 0</column>
<column name="add_ln50_4_reg_2072">64, 0, 64, 0</column>
<column name="ap_CS_fsm">35, 0, 35, 0</column>
<column name="arr_1_load_5_reg_2175">64, 0, 64, 0</column>
<column name="arr_2_load_5_reg_2180">64, 0, 64, 0</column>
<column name="arr_load_4_reg_2035">64, 0, 64, 0</column>
<column name="conv17_reg_1903">32, 0, 64, 32</column>
<column name="empty_27_reg_1961">31, 0, 31, 0</column>
<column name="empty_28_reg_1975">31, 0, 31, 0</column>
<column name="empty_29_reg_1898">31, 0, 31, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_443_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_450_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_549_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_467_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_481_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_507_ap_start_reg">1, 0, 1, 0</column>
<column name="lshr_ln113_3_reg_2197">39, 0, 39, 0</column>
<column name="mul157_reg_2022">64, 0, 64, 0</column>
<column name="mul202_reg_2080">64, 0, 64, 0</column>
<column name="mul211_reg_2017">64, 0, 64, 0</column>
<column name="mul221_reg_2085">64, 0, 64, 0</column>
<column name="mul229_reg_2090">64, 0, 64, 0</column>
<column name="mul237_reg_2095">64, 0, 64, 0</column>
<column name="mul244_reg_2046">32, 0, 32, 0</column>
<column name="mul246_reg_2100">64, 0, 64, 0</column>
<column name="mul254_reg_2105">64, 0, 64, 0</column>
<column name="mul262_reg_2110">64, 0, 64, 0</column>
<column name="mul290_reg_2125">64, 0, 64, 0</column>
<column name="mul299_reg_2130">64, 0, 64, 0</column>
<column name="mul316_reg_2052">32, 0, 32, 0</column>
<column name="mul318_reg_2140">64, 0, 64, 0</column>
<column name="mul325_reg_2145">64, 0, 64, 0</column>
<column name="mul344_reg_2155">64, 0, 64, 0</column>
<column name="mul353_reg_2160">64, 0, 64, 0</column>
<column name="mul360_reg_2165">64, 0, 64, 0</column>
<column name="mul369_reg_2170">64, 0, 64, 0</column>
<column name="mul4_reg_2115">63, 0, 64, 1</column>
<column name="mul5_reg_2120">63, 0, 64, 1</column>
<column name="mul6_reg_2135">63, 0, 64, 1</column>
<column name="mul7_reg_2150">63, 0, 64, 1</column>
<column name="reg_689">32, 0, 32, 0</column>
<column name="reg_694">64, 0, 64, 0</column>
<column name="reg_700">64, 0, 64, 0</column>
<column name="reg_706">64, 0, 64, 0</column>
<column name="tmp_reg_2258">1, 0, 1, 0</column>
<column name="trunc_ln113_17_reg_2223">39, 0, 39, 0</column>
<column name="trunc_ln113_9_reg_2202">26, 0, 26, 0</column>
<column name="trunc_ln113_reg_2191">26, 0, 26, 0</column>
<column name="trunc_ln17_1_reg_1848">62, 0, 62, 0</column>
<column name="trunc_ln2_reg_1854">62, 0, 62, 0</column>
<column name="trunc_ln50_1_reg_2012">31, 0, 31, 0</column>
<column name="trunc_ln50_2_reg_2057">25, 0, 25, 0</column>
<column name="trunc_ln50_3_reg_2062">25, 0, 25, 0</column>
<column name="trunc_ln50_4_reg_2067">25, 0, 25, 0</column>
<column name="trunc_ln50_reg_1947">31, 0, 31, 0</column>
<column name="zext_ln30_10_reg_1986">32, 0, 63, 31</column>
<column name="zext_ln30_11_reg_2000">32, 0, 63, 31</column>
<column name="zext_ln30_2_reg_1980">32, 0, 64, 32</column>
<column name="zext_ln30_4_reg_1992">32, 0, 64, 32</column>
<column name="zext_ln30_6_reg_2005">32, 0, 64, 32</column>
<column name="zext_ln30_8_reg_1934">32, 0, 63, 31</column>
<column name="zext_ln30_reg_1911">32, 0, 64, 32</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
