INFO-FLOW: Workspace D:/1_EE5332/assignment_2/fft32/solution1 opened at Mon Feb 17 15:33:40 +0530 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.103 sec.
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.153 sec.
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.156 sec.
Command     ap_source done; 0.156 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.269 sec.
Execute   set_part xc7z010clg400-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z010 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "F:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.pp.0.cpp" 
INFO-FLOW: exec F:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Xilinx/Vivado/2018.2/common/technology/autopilot -I F:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.pp.0.cpp
Command       clang done; 4.369 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "F:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.pp.0.cpp"  -o "D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Xilinx/Vivado/2018.2/common/technology/autopilot -I F:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.pp.0.cpp -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/useless.bc
Command       clang done; 1.476 sec.
INFO-FLOW: GCC PP time: 5 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++98 -directive=D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.708 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++98 -directive=D:/1_EE5332/assignment_2/fft32/solution1/solution1.json 
INFO-FLOW: exec F:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/1_EE5332/assignment_2/fft32/solution1/solution1.json -quiet -fix-errors D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.658 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/xilinx-dataflow-lawyer.fft.pp.0.cpp.diag.yml D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/xilinx-dataflow-lawyer.fft.pp.0.cpp.out.log 2> D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/xilinx-dataflow-lawyer.fft.pp.0.cpp.err.log 
Command       ap_eval done; 1.357 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec F:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.243 sec.
INFO-FLOW: tidy-3.1 time 5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.426 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "F:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.pragma.2.cpp" 
INFO-FLOW: exec F:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Xilinx/Vivado/2018.2/common/technology/autopilot -I F:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.pragma.2.cpp
Command       clang done; 1.047 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "F:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.bc" 
INFO-FLOW: exec F:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Xilinx/Vivado/2018.2/common/technology/autopilot -I F:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.bc
Command       clang done; 1.5 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/fft.g.bc -hls-opt -except-internalize FFT -LF:/Xilinx/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 13.77 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 101.895 ; gain = 45.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 101.895 ; gain = 45.699
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/a.pp.bc -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 2.023 sec.
Execute         llvm-ld D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LF:/Xilinx/Vivado/2018.2/win64/lib -lfloatconversion -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 2.637 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top FFT -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/a.g.0.bc -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 2.886 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 203.840 ; gain = 147.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/a.g.1.bc -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60) automatically.
Command         transform done; 0.783 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 232.973 ; gain = 176.777
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/a.g.1.bc to D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/a.o.1.bc -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'data_OUT' (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:44) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'data_IN' (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:44) into a 32-bit variable.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60) automatically.
Command         transform done; 1.159 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:26:46) to (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:26:40) in function 'FFT0'... converting 4 basic blocks.
Command         transform done; 0.272 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 290.363 ; gain = 234.168
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/a.o.2.bc -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.721 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 293.742 ; gain = 237.547
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 11.101 sec.
Command     elaborate done; 43.98 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
Execute       ap_set_top_model FFT 
Execute       get_model_list FFT -filter all-wo-channel -topdown 
Execute       preproc_iomode -model FFT 
Command       preproc_iomode done; 0.133 sec.
Execute       preproc_iomode -model FFT0 
Execute       get_model_list FFT -filter all-wo-channel 
INFO-FLOW: Model list for configure: FFT0 FFT
INFO-FLOW: Configuring Module : FFT0 ...
Execute       set_default_model FFT0 
Execute       apply_spec_resource_limit FFT0 
INFO-FLOW: Configuring Module : FFT ...
Execute       set_default_model FFT 
Execute       apply_spec_resource_limit FFT 
INFO-FLOW: Model list for preprocess: FFT0 FFT
INFO-FLOW: Preprocessing Module: FFT0 ...
Execute       set_default_model FFT0 
Execute       cdfg_preprocess -model FFT0 
Execute       rtl_gen_preprocess FFT0 
INFO-FLOW: Preprocessing Module: FFT ...
Execute       set_default_model FFT 
Execute       cdfg_preprocess -model FFT 
Execute       rtl_gen_preprocess FFT 
INFO-FLOW: Model list for synthesis: FFT0 FFT
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT0 
Execute       schedule -model FFT0 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.779ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2_i_i_cast', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30) (3.36 ns)
	'sub' operation ('__Val2__', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30) (3.02 ns)
	'sub' operation ('complex<ap_fixed<16, 8, 5, 3, 0> >._M_real.V', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31) (2.08 ns)
	'store' operation (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31) of variable 'complex<ap_fixed<16, 8, 5, 3, 0> >._M_real.V', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31 on array 'data_OUT_M_real_V' (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.975 sec.
INFO: [HLS 200-111]  Elapsed time: 47.203 seconds; current allocated memory: 245.406 MB.
Execute       report -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT0.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
Command       report done; 0.213 sec.
Execute       db_write -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT0.sched.adb -f 
Command       db_write done; 0.121 sec.
INFO-FLOW: Finish scheduling FFT0.
Execute       set_default_model FFT0 
Execute       bind -model FFT0 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=FFT0
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.145 sec.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 245.672 MB.
Execute       report -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT0.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT0.bind.adb -f 
INFO-FLOW: Finish binding FFT0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT 
Execute       schedule -model FFT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 245.932 MB.
Execute       report -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.sched.adb -f 
INFO-FLOW: Finish scheduling FFT.
Execute       set_default_model FFT 
Execute       bind -model FFT 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=FFT
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 246.179 MB.
Execute       report -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.bind.adb -f 
INFO-FLOW: Finish binding FFT.
Execute       get_model_list FFT -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess FFT0 
Execute       rtl_gen_preprocess FFT 
INFO-FLOW: Model list for RTL generation: FFT0 FFT
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model FFT0 -vendor xilinx -mg_file D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT0.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'FFT_mul_mul_16s_10s_24_1_1' to 'FFT_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_mac_mulsub_16s_9s_24s_24_1_1' to 'FFT_mac_mulsub_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_mac_muladd_9s_16s_24s_24_1_1' to 'FFT_mac_muladd_9sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_mac_muladd_9sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_mac_mulsub_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_mul_mul_16s_1bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
Command       create_rtl_model done; 0.524 sec.
INFO: [HLS 200-111]  Elapsed time: 0.839 seconds; current allocated memory: 246.698 MB.
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/1_EE5332/assignment_2/fft32/solution1/syn/systemc/FFT0 -synmodules FFT0 FFT 
Command       gen_rtl done; 0.103 sec.
Execute       gen_rtl FFT0 -style xilinx -f -lang vhdl -o D:/1_EE5332/assignment_2/fft32/solution1/syn/vhdl/FFT0 
Execute       gen_rtl FFT0 -style xilinx -f -lang vlog -o D:/1_EE5332/assignment_2/fft32/solution1/syn/verilog/FFT0 
Execute       gen_tb_info FFT0 -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT0 -p D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db 
Execute       report -model FFT0 -o D:/1_EE5332/assignment_2/fft32/solution1/syn/report/FFT0_csynth.rpt -f 
Execute       report -model FFT0 -o D:/1_EE5332/assignment_2/fft32/solution1/syn/report/FFT0_csynth.xml -f -x 
Execute       report -model FFT0 -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT0.verbose.rpt -verbose -f 
Command       report done; 0.104 sec.
Execute       db_write -model FFT0 -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT0.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model FFT -vendor xilinx -mg_file D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real_V' to 'FFT_data_OUT0_M_reOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag_V' to 'FFT_data_OUT0_M_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real_V' to 'FFT_data_OUT1_M_rg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag_V' to 'FFT_data_OUT1_M_ihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_real_V' to 'FFT_data_OUT2_M_ribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_imag_V' to 'FFT_data_OUT2_M_ijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_real_V' to 'FFT_data_OUT3_M_rkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_imag_V' to 'FFT_data_OUT3_M_ilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_real_V' to 'FFT_data_OUT4_M_rmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_imag_V' to 'FFT_data_OUT4_M_incg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 247.796 MB.
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/1_EE5332/assignment_2/fft32/solution1/syn/systemc/FFT -synmodules FFT0 FFT 
Execute       gen_rtl FFT -istop -style xilinx -f -lang vhdl -o D:/1_EE5332/assignment_2/fft32/solution1/syn/vhdl/FFT 
Execute       gen_rtl FFT -istop -style xilinx -f -lang vlog -o D:/1_EE5332/assignment_2/fft32/solution1/syn/verilog/FFT 
Execute       export_constraint_db -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.constraint.tcl -f -tool general 
Execute       report -model FFT -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.design.xml -verbose -f -dv 
Execute       report -model FFT -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info FFT -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT -p D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db 
Command       gen_tb_info done; 0.177 sec.
Execute       report -model FFT -o D:/1_EE5332/assignment_2/fft32/solution1/syn/report/FFT_csynth.rpt -f 
Execute       report -model FFT -o D:/1_EE5332/assignment_2/fft32/solution1/syn/report/FFT_csynth.xml -f -x 
Execute       report -model FFT -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.verbose.rpt -verbose -f 
Execute       db_write -model FFT -o D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.adb -f 
Execute       sc_get_clocks FFT 
Execute       sc_get_portdomain FFT 
INFO-FLOW: Model list for RTL component generation: FFT0 FFT
INFO-FLOW: Handling components in module [FFT0] ... 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT0.compgen.tcl 
INFO-FLOW: Found component FFT_mul_mul_16s_1bkb.
INFO-FLOW: Append model FFT_mul_mul_16s_1bkb
INFO-FLOW: Found component FFT_mac_mulsub_16cud.
INFO-FLOW: Append model FFT_mac_mulsub_16cud
INFO-FLOW: Found component FFT_mac_muladd_9sdEe.
INFO-FLOW: Append model FFT_mac_muladd_9sdEe
INFO-FLOW: Found component FFT0_W_M_real_V.
INFO-FLOW: Append model FFT0_W_M_real_V
INFO-FLOW: Found component FFT0_W_M_imag_V.
INFO-FLOW: Append model FFT0_W_M_imag_V
INFO-FLOW: Handling components in module [FFT] ... 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.compgen.tcl 
INFO-FLOW: Found component FFT_xin_M_real_V.
INFO-FLOW: Append model FFT_xin_M_real_V
INFO-FLOW: Found component FFT_rev_32.
INFO-FLOW: Append model FFT_rev_32
INFO-FLOW: Append model FFT0
INFO-FLOW: Append model FFT
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: FFT_mul_mul_16s_1bkb FFT_mac_mulsub_16cud FFT_mac_muladd_9sdEe FFT0_W_M_real_V FFT0_W_M_imag_V FFT_xin_M_real_V FFT_rev_32 FFT0 FFT
INFO-FLOW: To file: write model FFT_mul_mul_16s_1bkb
INFO-FLOW: To file: write model FFT_mac_mulsub_16cud
INFO-FLOW: To file: write model FFT_mac_muladd_9sdEe
INFO-FLOW: To file: write model FFT0_W_M_real_V
INFO-FLOW: To file: write model FFT0_W_M_imag_V
INFO-FLOW: To file: write model FFT_xin_M_real_V
INFO-FLOW: To file: write model FFT_rev_32
INFO-FLOW: To file: write model FFT0
INFO-FLOW: To file: write model FFT
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Command             ap_source done; 0.145 sec.
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.224 sec.
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.689 sec.
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.714 sec.
Command       ap_source done; 0.714 sec.
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT0.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'FFT0_W_M_real_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT0_W_M_imag_V_rom' using distributed ROMs.
Command       ap_source done; 0.245 sec.
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'FFT_xin_M_real_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'FFT_rev_32_rom' using distributed ROMs.
Execute       get_config_sdx -target 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.108 sec.
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.152 sec.
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.157 sec.
Command       ap_source done; 0.157 sec.
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT0.compgen.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.compgen.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT0.compgen.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.compgen.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT0.compgen.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.compgen.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.constraint.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.constraint.tcl 
Execute       sc_get_clocks FFT 
Execute       source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:52 . Memory (MB): peak = 306.340 ; gain = 250.145
INFO: [SYSC 207-301] Generating SystemC RTL for FFT.
INFO: [VHDL 208-304] Generating VHDL RTL for FFT.
INFO: [VLOG 209-307] Generating Verilog RTL for FFT.
Command     autosyn done; 7.514 sec.
Command   csynth_design done; 51.5 sec.
Command ap_source done; 51.859 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/1_EE5332/assignment_2/fft32/solution1 opened at Mon Feb 17 15:35:09 +0530 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.146 sec.
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.149 sec.
Command     ap_source done; 0.149 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.261 sec.
Execute   cosim_design -trace_level all 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.132 sec.
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.135 sec.
Command     ap_source done; 0.135 sec.
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     is_encrypted D:/1_EE5332/teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/out_cpp.txt 
Execute     is_encrypted D:/1_EE5332/teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/inp_cpp.txt 
Execute     is_encrypted D:/1_EE5332/teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft_tb.cpp 
Execute     is_encrypted D:/1_EE5332/teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     get_default_platform 
INFO-FLOW: TB processing: D:/1_EE5332/teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft_tb.cpp D:/1_EE5332/assignment_2/fft32/solution1/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp
INFO-FLOW: Marker-Pragma convertor: D:/1_EE5332/assignment_2/fft32/solution1/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp D:/1_EE5332/assignment_2/fft32/solution1/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: ./sim/autowrap/testbench/fft_tb.cpp_pre.cpp.tb.cpp.line ./sim/autowrap/testbench/fft_tb.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: D:/1_EE5332/teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp D:/1_EE5332/assignment_2/fft32/solution1/./sim/autowrap/testbench/fft.cpp_pre.cpp
INFO-FLOW: Marker-Pragma convertor: D:/1_EE5332/assignment_2/fft32/solution1/./sim/autowrap/testbench/fft.cpp_pre.cpp D:/1_EE5332/assignment_2/fft32/solution1/./sim/autowrap/testbench/fft.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: ./sim/autowrap/testbench/fft.cpp_pre.cpp.tb.cpp.line ./sim/autowrap/testbench/fft.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     get_default_platform 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.152 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     get_default_platform 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 68.788 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 128.892 sec.
Command ap_source done; 129.157 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/1_EE5332/assignment_2/fft32/solution1 opened at Mon Feb 17 15:37:49 +0530 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.148 sec.
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.151 sec.
Command     ap_source done; 0.151 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.262 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.135 sec.
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.138 sec.
Command     ap_source done; 0.138 sec.
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.139 sec.
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.142 sec.
Command     ap_source done; 0.142 sec.
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT0.compgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.compgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT0.compgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.compgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT0.compgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.compgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.constraint.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.constraint.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.constraint.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.constraint.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/1_EE5332/assignment_2/fft32/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.14 sec.
Execute         source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.143 sec.
Command     ap_source done; 0.143 sec.
Execute     source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source F:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Command   export_design done; 34.798 sec.
Command ap_source done; 35.064 sec.
Execute cleanup_all 
