$timescale 1 ps $end
$scope module test $end
$var wire 1 ! clk $end
$var wire 1 " psel $end
$var wire 1 # penable $end
$var wire 1 $ pready $end
$var wire 32 % paddr $end
$var wire 32 & pwdata $end
$var wire 1 + pwrite $end
$enddefinitions $end
$dumpvars
0!
0"
0#
0$
b0 %
b0 &
0+
$end
#5000
1!
1"
b00000000000000000000000000100000 %  // PADDR = 0x20
// 黃金參考: 應寫入資料 0x04 (b...0100)
// 實際波形: PWDATA 顯示為 0x08 (b...1000)
// 這是因為位元 d3 和 d2 發生了短路互換
b00000000000000000000000000001000 &  // PWDATA = 0x08
1+
#10000
0!
#15000
1!
1#
#25000
1!
1$
