.TH "error.h" 3 "Viernes, 14 de Septiembre de 2018" "Ejercicio 1 - TP 5" \" -*- nroff -*-
.ad l
.nh
.SH NAME
error.h \- 
.SH SYNOPSIS
.br
.PP
.SS "'defines'"

.in +1c
.ti -1c
.RI "#define \fBoffsetof\fP(s,  m)   (int) &(((s *) 0)\->m)"
.br
.ti -1c
.RI "#define \fBCOMPILE_TIME_ASSERT\fP(pred)"
.br
.in -1c
.SS "Enumeraciones"

.in +1c
.ti -1c
.RI "enum \fBErrorCode_t\fP { \fBLPC_OK\fP =0, \fBERR_FAILED\fP = -1, \fBERR_TIME_OUT\fP = -2, \fBERR_BUSY\fP = -3, \fBERR_ISP_BASE\fP = 0x00000000, \fBERR_ISP_INVALID_COMMAND\fP = ERR_ISP_BASE + 1, \fBERR_ISP_SRC_ADDR_ERROR\fP, \fBERR_ISP_DST_ADDR_ERROR\fP, \fBERR_ISP_SRC_ADDR_NOT_MAPPED\fP, \fBERR_ISP_DST_ADDR_NOT_MAPPED\fP, \fBERR_ISP_COUNT_ERROR\fP, \fBERR_ISP_INVALID_SECTOR\fP, \fBERR_ISP_SECTOR_NOT_BLANK\fP, \fBERR_ISP_SECTOR_NOT_PREPARED_FOR_WRITE_OPERATION\fP, \fBERR_ISP_COMPARE_ERROR\fP, \fBERR_ISP_BUSY\fP, \fBERR_ISP_PARAM_ERROR\fP, \fBERR_ISP_ADDR_ERROR\fP, \fBERR_ISP_ADDR_NOT_MAPPED\fP, \fBERR_ISP_CMD_LOCKED\fP, \fBERR_ISP_INVALID_CODE\fP, \fBERR_ISP_INVALID_BAUD_RATE\fP, \fBERR_ISP_INVALID_STOP_BIT\fP, \fBERR_ISP_CODE_READ_PROTECTION_ENABLED\fP, \fBERR_ISP_INVALID_FLASH_UNIT\fP, \fBERR_ISP_USER_CODE_CHECKSUM\fP, \fBERR_ISP_SETTING_ACTIVE_PARTITION\fP, \fBERR_ISP_IRC_NO_POWER\fP, \fBERR_ISP_FLASH_NO_POWER\fP, \fBERR_ISP_EEPROM_NO_POWER\fP, \fBERR_ISP_EEPROM_NO_CLOCK\fP, \fBERR_ISP_FLASH_NO_CLOCK\fP, \fBERR_ISP_REINVOKE_ISP_CONFIG\fP, \fBERR_API_BASE\fP = 0x00010000, \fBERR_API_INVALID_PARAMS\fP = ERR_API_BASE + 1, \fBERR_API_INVALID_PARAM1\fP, \fBERR_API_INVALID_PARAM2\fP, \fBERR_API_INVALID_PARAM3\fP, \fBERR_API_MOD_INIT\fP, \fBERR_SPIFI_BASE\fP = 0x00020000, \fBERR_SPIFI_DEVICE_ERROR\fP =ERR_SPIFI_BASE+1, \fBERR_SPIFI_INTERNAL_ERROR\fP, \fBERR_SPIFI_TIMEOUT\fP, \fBERR_SPIFI_OPERAND_ERROR\fP, \fBERR_SPIFI_STATUS_PROBLEM\fP, \fBERR_SPIFI_UNKNOWN_EXT\fP, \fBERR_SPIFI_UNKNOWN_ID\fP, \fBERR_SPIFI_UNKNOWN_TYPE\fP, \fBERR_SPIFI_UNKNOWN_MFG\fP, \fBERR_SPIFI_NO_DEVICE\fP, \fBERR_SPIFI_ERASE_NEEDED\fP, \fBSEC_AES_NO_ERROR\fP =0, \fBERR_SEC_AES_BASE\fP = 0x00030000, \fBERR_SEC_AES_WRONG_CMD\fP =ERR_SEC_AES_BASE+1, \fBERR_SEC_AES_NOT_SUPPORTED\fP, \fBERR_SEC_AES_KEY_ALREADY_PROGRAMMED\fP, \fBERR_SEC_AES_DMA_CHANNEL_CFG\fP, \fBERR_SEC_AES_DMA_MUX_CFG\fP, \fBSEC_AES_DMA_BUSY\fP, \fBERR_USBD_BASE\fP = 0x00040000, \fBERR_USBD_INVALID_REQ\fP = ERR_USBD_BASE + 1, \fBERR_USBD_UNHANDLED\fP, \fBERR_USBD_STALL\fP, \fBERR_USBD_SEND_ZLP\fP, \fBERR_USBD_SEND_DATA\fP, \fBERR_USBD_BAD_DESC\fP, \fBERR_USBD_BAD_CFG_DESC\fP, \fBERR_USBD_BAD_INTF_DESC\fP, \fBERR_USBD_BAD_EP_DESC\fP, \fBERR_USBD_BAD_MEM_BUF\fP, \fBERR_USBD_TOO_MANY_CLASS_HDLR\fP, \fBERR_CGU_BASE\fP = 0x00050000, \fBERR_CGU_NOT_IMPL\fP =ERR_CGU_BASE+1, \fBERR_CGU_INVALID_PARAM\fP, \fBERR_CGU_INVALID_SLICE\fP, \fBERR_CGU_OUTPUT_GEN\fP, \fBERR_CGU_DIV_SRC\fP, \fBERR_CGU_DIV_VAL\fP, \fBERR_CGU_SRC\fP, \fBERR_I2C_BASE\fP = 0x00060000, \fBERR_I2C_BUSY\fP = ERR_I2C_BASE, \fBERR_I2C_NAK\fP, \fBERR_I2C_BUFFER_OVERFLOW\fP, \fBERR_I2C_BYTE_COUNT_ERR\fP, \fBERR_I2C_LOSS_OF_ARBRITRATION\fP, \fBERR_I2C_SLAVE_NOT_ADDRESSED\fP, \fBERR_I2C_LOSS_OF_ARBRITRATION_NAK_BIT\fP, \fBERR_I2C_GENERAL_FAILURE\fP, \fBERR_I2C_REGS_SET_TO_DEFAULT\fP, \fBERR_I2C_TIMEOUT\fP, \fBERR_I2C_BUFFER_UNDERFLOW\fP, \fBERR_I2C_PARAM\fP, \fBERR_OTP_BASE\fP = 0x00070000, \fBERR_OTP_WR_ENABLE_INVALID\fP = ERR_OTP_BASE+1, \fBERR_OTP_SOME_BITS_ALREADY_PROGRAMMED\fP, \fBERR_OTP_ALL_DATA_OR_MASK_ZERO\fP, \fBERR_OTP_WRITE_ACCESS_LOCKED\fP, \fBERR_OTP_READ_DATA_MISMATCH\fP, \fBERR_OTP_USB_ID_ENABLED\fP, \fBERR_OTP_ETH_MAC_ENABLED\fP, \fBERR_OTP_AES_KEYS_ENABLED\fP, \fBERR_OTP_ILLEGAL_BANK\fP, \fBERR_UART_BASE\fP = 0x00080000, \fBERR_UART_RXD_BUSY\fP = ERR_UART_BASE+1, \fBERR_UART_TXD_BUSY\fP, \fBERR_UART_OVERRUN_FRAME_PARITY_NOISE\fP, \fBERR_UART_UNDERRUN\fP, \fBERR_UART_PARAM\fP, \fBERR_UART_BAUDRATE\fP, \fBERR_CAN_BASE\fP = 0x00090000, \fBERR_CAN_BAD_MEM_BUF\fP = ERR_CAN_BASE+1, \fBERR_CAN_INIT_FAIL\fP, \fBERR_CANOPEN_INIT_FAIL\fP, \fBERR_SPIFI_LITE_BASE\fP = 0x000A0000, \fBERR_SPIFI_LITE_INVALID_ARGUMENTS\fP = ERR_SPIFI_LITE_BASE+1, \fBERR_SPIFI_LITE_BUSY\fP, \fBERR_SPIFI_LITE_MEMORY_MODE_ON\fP, \fBERR_SPIFI_LITE_MEMORY_MODE_OFF\fP, \fBERR_SPIFI_LITE_IN_DMA\fP, \fBERR_SPIFI_LITE_NOT_IN_DMA\fP, \fBPENDING_SPIFI_LITE\fP, \fBERR_CLK_BASE\fP = 0x000B0000, \fBERR_CLK_NOT_IMPL\fP =ERR_CLK_BASE+1, \fBERR_CLK_INVALID_PARAM\fP, \fBERR_CLK_INVALID_SLICE\fP, \fBERR_CLK_OUTPUT_GEN\fP, \fBERR_CLK_DIV_SRC\fP, \fBERR_CLK_DIV_VAL\fP, \fBERR_CLK_SRC\fP, \fBERR_CLK_PLL_FIN_TOO_SMALL\fP, \fBERR_CLK_PLL_FIN_TOO_LARGE\fP, \fBERR_CLK_PLL_FOUT_TOO_SMALL\fP, \fBERR_CLK_PLL_FOUT_TOO_LARGE\fP, \fBERR_CLK_PLL_NO_SOLUTION\fP, \fBERR_CLK_PLL_MIN_PCT\fP, \fBERR_CLK_PLL_MAX_PCT\fP, \fBERR_CLK_OSC_FREQ\fP, \fBERR_CLK_CFG\fP, \fBERR_CLK_TIMEOUT\fP, \fBERR_CLK_BASE_OFF\fP, \fBERR_CLK_OFF_DEADLOCK\fP, \fBERR_PWR_BASE\fP = 0x000C0000, \fBPWR_ERROR_ILLEGAL_MODE\fP =ERR_PWR_BASE+1, \fBPWR_ERROR_CLOCK_FREQ_TOO_HIGH\fP, \fBPWR_ERROR_INVALID_STATE\fP, \fBPWR_ERROR_INVALID_CFG\fP, \fBPWR_ERROR_PVT_DETECT\fP, \fBERR_DMA_BASE\fP = 0x000D0000, \fBERR_DMA_ERROR_INT\fP =ERR_DMA_BASE+1, \fBERR_DMA_CHANNEL_NUMBER\fP, \fBERR_DMA_CHANNEL_DISABLED\fP, \fBERR_DMA_BUSY\fP, \fBERR_DMA_NOT_ALIGNMENT\fP, \fBERR_DMA_PING_PONG_EN\fP, \fBERR_DMA_CHANNEL_VALID_PENDING\fP, \fBERR_DMA_PARAM\fP, \fBERR_DMA_QUEUE_EMPTY\fP, \fBERR_DMA_GENERAL\fP, \fBERR_SPI_BASE\fP = 0x000E0000, \fBERR_SPI_BUSY\fP =ERR_SPI_BASE, \fBERR_SPI_RXOVERRUN\fP, \fBERR_SPI_TXUNDERRUN\fP, \fBERR_SPI_SELNASSERT\fP, \fBERR_SPI_SELNDEASSERT\fP, \fBERR_SPI_CLKSTALL\fP, \fBERR_SPI_PARAM\fP, \fBERR_SPI_INVALID_LENGTH\fP, \fBERR_ADC_BASE\fP = 0x000F0000, \fBERR_ADC_OVERRUN\fP =ERR_ADC_BASE+1, \fBERR_ADC_INVALID_CHANNEL\fP, \fBERR_ADC_INVALID_SEQUENCE\fP, \fBERR_ADC_INVALID_SETUP\fP, \fBERR_ADC_PARAM\fP, \fBERR_ADC_INVALID_LENGTH\fP, \fBERR_ADC_NO_POWER\fP, \fBERR_DM_BASE\fP = 0x00100000, \fBERR_DM_NOT_ENTERED\fP =ERR_DM_BASE+1, \fBERR_DM_UNKNOWN_CMD\fP, \fBERR_DM_COMM_FAIL\fP }"
.br
.in -1c
.SH "Documentación de los 'defines'"
.PP 
.SS "#define COMPILE_TIME_ASSERT(pred)"
\fBValor:\fP
.PP
.nf
switch (0) { \
    case 0: \
    case pred:; }
.fi
.PP
Definición en la línea 268 del archivo error\&.h\&.
.SS "#define offsetof(s, m)   (int) &(((s *) 0)\->m)"

.PP
Definición en la línea 265 del archivo error\&.h\&.
.SH "Documentación de las enumeraciones"
.PP 
.SS "enum \fBErrorCode_t\fP"
Error code returned by Boot ROM drivers/library functions
.PP
Error codes are a 32-bit value with :
.IP "\(bu" 2
The 16 MSB contains the peripheral code number
.IP "\(bu" 2
The 16 LSB contains an error code number associated to that peripheral 
.PP

.PP
\fBValores de enumeraciones\fP
.in +1c
.TP
\fB\fILPC_OK \fP\fP
\fB0x00000000\fP enum value returned on Success 
.TP
\fB\fIERR_FAILED \fP\fP
\fB0xFFFFFFFF\fP enum value returned on general failure 
.TP
\fB\fIERR_TIME_OUT \fP\fP
\fB0xFFFFFFFE\fP enum value returned on general timeout 
.TP
\fB\fIERR_BUSY \fP\fP
\fB0xFFFFFFFD\fP enum value returned when resource is busy 
.TP
\fB\fIERR_ISP_BASE \fP\fP
.TP
\fB\fIERR_ISP_INVALID_COMMAND \fP\fP
.TP
\fB\fIERR_ISP_SRC_ADDR_ERROR \fP\fP
.TP
\fB\fIERR_ISP_DST_ADDR_ERROR \fP\fP
.TP
\fB\fIERR_ISP_SRC_ADDR_NOT_MAPPED \fP\fP
.TP
\fB\fIERR_ISP_DST_ADDR_NOT_MAPPED \fP\fP
.TP
\fB\fIERR_ISP_COUNT_ERROR \fP\fP
.TP
\fB\fIERR_ISP_INVALID_SECTOR \fP\fP
.TP
\fB\fIERR_ISP_SECTOR_NOT_BLANK \fP\fP
.TP
\fB\fIERR_ISP_SECTOR_NOT_PREPARED_FOR_WRITE_OPERATION \fP\fP
.TP
\fB\fIERR_ISP_COMPARE_ERROR \fP\fP
.TP
\fB\fIERR_ISP_BUSY \fP\fP
.TP
\fB\fIERR_ISP_PARAM_ERROR \fP\fP
.TP
\fB\fIERR_ISP_ADDR_ERROR \fP\fP
.TP
\fB\fIERR_ISP_ADDR_NOT_MAPPED \fP\fP
.TP
\fB\fIERR_ISP_CMD_LOCKED \fP\fP
.TP
\fB\fIERR_ISP_INVALID_CODE \fP\fP
.TP
\fB\fIERR_ISP_INVALID_BAUD_RATE \fP\fP
.TP
\fB\fIERR_ISP_INVALID_STOP_BIT \fP\fP
.TP
\fB\fIERR_ISP_CODE_READ_PROTECTION_ENABLED \fP\fP
.TP
\fB\fIERR_ISP_INVALID_FLASH_UNIT \fP\fP
.TP
\fB\fIERR_ISP_USER_CODE_CHECKSUM \fP\fP
.TP
\fB\fIERR_ISP_SETTING_ACTIVE_PARTITION \fP\fP
.TP
\fB\fIERR_ISP_IRC_NO_POWER \fP\fP
.TP
\fB\fIERR_ISP_FLASH_NO_POWER \fP\fP
.TP
\fB\fIERR_ISP_EEPROM_NO_POWER \fP\fP
.TP
\fB\fIERR_ISP_EEPROM_NO_CLOCK \fP\fP
.TP
\fB\fIERR_ISP_FLASH_NO_CLOCK \fP\fP
.TP
\fB\fIERR_ISP_REINVOKE_ISP_CONFIG \fP\fP
.TP
\fB\fIERR_API_BASE \fP\fP
.TP
\fB\fIERR_API_INVALID_PARAMS \fP\fP
\fB0x00010001\fP Invalid parameters 
.TP
\fB\fIERR_API_INVALID_PARAM1 \fP\fP
\fB0x00010002\fP PARAM1 is invalid 
.TP
\fB\fIERR_API_INVALID_PARAM2 \fP\fP
\fB0x00010003\fP PARAM2 is invalid 
.TP
\fB\fIERR_API_INVALID_PARAM3 \fP\fP
\fB0x00010004\fP PARAM3 is invalid 
.TP
\fB\fIERR_API_MOD_INIT \fP\fP
\fB0x00010005\fP API is called before module init 
.TP
\fB\fIERR_SPIFI_BASE \fP\fP
.TP
\fB\fIERR_SPIFI_DEVICE_ERROR \fP\fP
.TP
\fB\fIERR_SPIFI_INTERNAL_ERROR \fP\fP
.TP
\fB\fIERR_SPIFI_TIMEOUT \fP\fP
.TP
\fB\fIERR_SPIFI_OPERAND_ERROR \fP\fP
.TP
\fB\fIERR_SPIFI_STATUS_PROBLEM \fP\fP
.TP
\fB\fIERR_SPIFI_UNKNOWN_EXT \fP\fP
.TP
\fB\fIERR_SPIFI_UNKNOWN_ID \fP\fP
.TP
\fB\fIERR_SPIFI_UNKNOWN_TYPE \fP\fP
.TP
\fB\fIERR_SPIFI_UNKNOWN_MFG \fP\fP
.TP
\fB\fIERR_SPIFI_NO_DEVICE \fP\fP
.TP
\fB\fIERR_SPIFI_ERASE_NEEDED \fP\fP
.TP
\fB\fISEC_AES_NO_ERROR \fP\fP
.TP
\fB\fIERR_SEC_AES_BASE \fP\fP
.TP
\fB\fIERR_SEC_AES_WRONG_CMD \fP\fP
.TP
\fB\fIERR_SEC_AES_NOT_SUPPORTED \fP\fP
.TP
\fB\fIERR_SEC_AES_KEY_ALREADY_PROGRAMMED \fP\fP
.TP
\fB\fIERR_SEC_AES_DMA_CHANNEL_CFG \fP\fP
.TP
\fB\fIERR_SEC_AES_DMA_MUX_CFG \fP\fP
.TP
\fB\fISEC_AES_DMA_BUSY \fP\fP
.TP
\fB\fIERR_USBD_BASE \fP\fP
.TP
\fB\fIERR_USBD_INVALID_REQ \fP\fP
\fB0x00040001\fP invalid request 
.TP
\fB\fIERR_USBD_UNHANDLED \fP\fP
\fB0x00040002\fP Callback did not process the event 
.TP
\fB\fIERR_USBD_STALL \fP\fP
\fB0x00040003\fP Stall the endpoint on which the call back is called 
.TP
\fB\fIERR_USBD_SEND_ZLP \fP\fP
\fB0x00040004\fP Send ZLP packet on the endpoint on which the call back is called 
.TP
\fB\fIERR_USBD_SEND_DATA \fP\fP
\fB0x00040005\fP Send data packet on the endpoint on which the call back is called 
.TP
\fB\fIERR_USBD_BAD_DESC \fP\fP
\fB0x00040006\fP Bad descriptor 
.TP
\fB\fIERR_USBD_BAD_CFG_DESC \fP\fP
\fB0x00040007\fP Bad config descriptor 
.TP
\fB\fIERR_USBD_BAD_INTF_DESC \fP\fP
\fB0x00040008\fP Bad interface descriptor 
.TP
\fB\fIERR_USBD_BAD_EP_DESC \fP\fP
\fB0x00040009\fP Bad endpoint descriptor 
.TP
\fB\fIERR_USBD_BAD_MEM_BUF \fP\fP
\fB0x0004000a\fP Bad alignment of buffer passed\&. 
.TP
\fB\fIERR_USBD_TOO_MANY_CLASS_HDLR \fP\fP
\fB0x0004000b\fP Too many class handlers\&. 
.TP
\fB\fIERR_CGU_BASE \fP\fP
.TP
\fB\fIERR_CGU_NOT_IMPL \fP\fP
.TP
\fB\fIERR_CGU_INVALID_PARAM \fP\fP
.TP
\fB\fIERR_CGU_INVALID_SLICE \fP\fP
.TP
\fB\fIERR_CGU_OUTPUT_GEN \fP\fP
.TP
\fB\fIERR_CGU_DIV_SRC \fP\fP
.TP
\fB\fIERR_CGU_DIV_VAL \fP\fP
.TP
\fB\fIERR_CGU_SRC \fP\fP
.TP
\fB\fIERR_I2C_BASE \fP\fP
.TP
\fB\fIERR_I2C_BUSY \fP\fP
.TP
\fB\fIERR_I2C_NAK \fP\fP
.TP
\fB\fIERR_I2C_BUFFER_OVERFLOW \fP\fP
.TP
\fB\fIERR_I2C_BYTE_COUNT_ERR \fP\fP
.TP
\fB\fIERR_I2C_LOSS_OF_ARBRITRATION \fP\fP
.TP
\fB\fIERR_I2C_SLAVE_NOT_ADDRESSED \fP\fP
.TP
\fB\fIERR_I2C_LOSS_OF_ARBRITRATION_NAK_BIT \fP\fP
.TP
\fB\fIERR_I2C_GENERAL_FAILURE \fP\fP
.TP
\fB\fIERR_I2C_REGS_SET_TO_DEFAULT \fP\fP
.TP
\fB\fIERR_I2C_TIMEOUT \fP\fP
.TP
\fB\fIERR_I2C_BUFFER_UNDERFLOW \fP\fP
.TP
\fB\fIERR_I2C_PARAM \fP\fP
.TP
\fB\fIERR_OTP_BASE \fP\fP
.TP
\fB\fIERR_OTP_WR_ENABLE_INVALID \fP\fP
.TP
\fB\fIERR_OTP_SOME_BITS_ALREADY_PROGRAMMED \fP\fP
.TP
\fB\fIERR_OTP_ALL_DATA_OR_MASK_ZERO \fP\fP
.TP
\fB\fIERR_OTP_WRITE_ACCESS_LOCKED \fP\fP
.TP
\fB\fIERR_OTP_READ_DATA_MISMATCH \fP\fP
.TP
\fB\fIERR_OTP_USB_ID_ENABLED \fP\fP
.TP
\fB\fIERR_OTP_ETH_MAC_ENABLED \fP\fP
.TP
\fB\fIERR_OTP_AES_KEYS_ENABLED \fP\fP
.TP
\fB\fIERR_OTP_ILLEGAL_BANK \fP\fP
.TP
\fB\fIERR_UART_BASE \fP\fP
.TP
\fB\fIERR_UART_RXD_BUSY \fP\fP
.TP
\fB\fIERR_UART_TXD_BUSY \fP\fP
.TP
\fB\fIERR_UART_OVERRUN_FRAME_PARITY_NOISE \fP\fP
.TP
\fB\fIERR_UART_UNDERRUN \fP\fP
.TP
\fB\fIERR_UART_PARAM \fP\fP
.TP
\fB\fIERR_UART_BAUDRATE \fP\fP
.TP
\fB\fIERR_CAN_BASE \fP\fP
.TP
\fB\fIERR_CAN_BAD_MEM_BUF \fP\fP
.TP
\fB\fIERR_CAN_INIT_FAIL \fP\fP
.TP
\fB\fIERR_CANOPEN_INIT_FAIL \fP\fP
.TP
\fB\fIERR_SPIFI_LITE_BASE \fP\fP
.TP
\fB\fIERR_SPIFI_LITE_INVALID_ARGUMENTS \fP\fP
.TP
\fB\fIERR_SPIFI_LITE_BUSY \fP\fP
.TP
\fB\fIERR_SPIFI_LITE_MEMORY_MODE_ON \fP\fP
.TP
\fB\fIERR_SPIFI_LITE_MEMORY_MODE_OFF \fP\fP
.TP
\fB\fIERR_SPIFI_LITE_IN_DMA \fP\fP
.TP
\fB\fIERR_SPIFI_LITE_NOT_IN_DMA \fP\fP
.TP
\fB\fIPENDING_SPIFI_LITE \fP\fP
.TP
\fB\fIERR_CLK_BASE \fP\fP
.TP
\fB\fIERR_CLK_NOT_IMPL \fP\fP
.TP
\fB\fIERR_CLK_INVALID_PARAM \fP\fP
.TP
\fB\fIERR_CLK_INVALID_SLICE \fP\fP
.TP
\fB\fIERR_CLK_OUTPUT_GEN \fP\fP
.TP
\fB\fIERR_CLK_DIV_SRC \fP\fP
.TP
\fB\fIERR_CLK_DIV_VAL \fP\fP
.TP
\fB\fIERR_CLK_SRC \fP\fP
.TP
\fB\fIERR_CLK_PLL_FIN_TOO_SMALL \fP\fP
.TP
\fB\fIERR_CLK_PLL_FIN_TOO_LARGE \fP\fP
.TP
\fB\fIERR_CLK_PLL_FOUT_TOO_SMALL \fP\fP
.TP
\fB\fIERR_CLK_PLL_FOUT_TOO_LARGE \fP\fP
.TP
\fB\fIERR_CLK_PLL_NO_SOLUTION \fP\fP
.TP
\fB\fIERR_CLK_PLL_MIN_PCT \fP\fP
.TP
\fB\fIERR_CLK_PLL_MAX_PCT \fP\fP
.TP
\fB\fIERR_CLK_OSC_FREQ \fP\fP
.TP
\fB\fIERR_CLK_CFG \fP\fP
.TP
\fB\fIERR_CLK_TIMEOUT \fP\fP
.TP
\fB\fIERR_CLK_BASE_OFF \fP\fP
.TP
\fB\fIERR_CLK_OFF_DEADLOCK \fP\fP
.TP
\fB\fIERR_PWR_BASE \fP\fP
.TP
\fB\fIPWR_ERROR_ILLEGAL_MODE \fP\fP
.TP
\fB\fIPWR_ERROR_CLOCK_FREQ_TOO_HIGH \fP\fP
.TP
\fB\fIPWR_ERROR_INVALID_STATE \fP\fP
.TP
\fB\fIPWR_ERROR_INVALID_CFG \fP\fP
.TP
\fB\fIPWR_ERROR_PVT_DETECT \fP\fP
.TP
\fB\fIERR_DMA_BASE \fP\fP
.TP
\fB\fIERR_DMA_ERROR_INT \fP\fP
.TP
\fB\fIERR_DMA_CHANNEL_NUMBER \fP\fP
.TP
\fB\fIERR_DMA_CHANNEL_DISABLED \fP\fP
.TP
\fB\fIERR_DMA_BUSY \fP\fP
.TP
\fB\fIERR_DMA_NOT_ALIGNMENT \fP\fP
.TP
\fB\fIERR_DMA_PING_PONG_EN \fP\fP
.TP
\fB\fIERR_DMA_CHANNEL_VALID_PENDING \fP\fP
.TP
\fB\fIERR_DMA_PARAM \fP\fP
.TP
\fB\fIERR_DMA_QUEUE_EMPTY \fP\fP
.TP
\fB\fIERR_DMA_GENERAL \fP\fP
.TP
\fB\fIERR_SPI_BASE \fP\fP
.TP
\fB\fIERR_SPI_BUSY \fP\fP
.TP
\fB\fIERR_SPI_RXOVERRUN \fP\fP
.TP
\fB\fIERR_SPI_TXUNDERRUN \fP\fP
.TP
\fB\fIERR_SPI_SELNASSERT \fP\fP
.TP
\fB\fIERR_SPI_SELNDEASSERT \fP\fP
.TP
\fB\fIERR_SPI_CLKSTALL \fP\fP
.TP
\fB\fIERR_SPI_PARAM \fP\fP
.TP
\fB\fIERR_SPI_INVALID_LENGTH \fP\fP
.TP
\fB\fIERR_ADC_BASE \fP\fP
.TP
\fB\fIERR_ADC_OVERRUN \fP\fP
.TP
\fB\fIERR_ADC_INVALID_CHANNEL \fP\fP
.TP
\fB\fIERR_ADC_INVALID_SEQUENCE \fP\fP
.TP
\fB\fIERR_ADC_INVALID_SETUP \fP\fP
.TP
\fB\fIERR_ADC_PARAM \fP\fP
.TP
\fB\fIERR_ADC_INVALID_LENGTH \fP\fP
.TP
\fB\fIERR_ADC_NO_POWER \fP\fP
.TP
\fB\fIERR_DM_BASE \fP\fP
.TP
\fB\fIERR_DM_NOT_ENTERED \fP\fP
.TP
\fB\fIERR_DM_UNKNOWN_CMD \fP\fP
.TP
\fB\fIERR_DM_COMM_FAIL \fP\fP
.PP
Definición en la línea 46 del archivo error\&.h\&.
.SH "Autor"
.PP 
Generado automáticamente por Doxygen para Ejercicio 1 - TP 5 del código fuente\&.
