---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/llvm/scheduledagmilive
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `ScheduleDAGMILive` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>

<a href="/docs/api/classes/llvm/scheduledagmilive">ScheduleDAGMILive</a> is an implementation of <a href="/docs/api/classes/llvm/scheduledaginstrs">ScheduleDAGInstrs</a> that schedules machine instructions while updating <a href="/docs/api/classes/llvm/liveintervals">LiveIntervals</a> and tracking regpressure. <a href="#details">More...</a>

## Declaration

<CodeBlock>class llvm::ScheduleDAGMILive</CodeBlock>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="llvm/CodeGen/MachineScheduler.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h"
  isLocal="true" />
</IncludesList>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/scheduledagmi">ScheduleDAGMI</a></>}>
<a href="/docs/api/classes/llvm/scheduledagmi">ScheduleDAGMI</a> is an implementation of <a href="/docs/api/classes/llvm/scheduledaginstrs">ScheduleDAGInstrs</a> that simply schedules machine instructions according to the given <a href="/docs/api/classes/llvm/machineschedstrategy">MachineSchedStrategy</a> without much extra book-keeping. <a href="/docs/api/classes/llvm/scheduledagmi/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Derived Classes

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/gcniterativescheduler">GCNIterativeScheduler</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/gcnscheduledagmilive">GCNScheduleDAGMILive</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/sischeduledagmi">SIScheduleDAGMI</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/vliwmachinescheduler">VLIWMachineScheduler</a></>}>
Extend the standard <a href="/docs/api/classes/llvm/scheduledagmilive">ScheduleDAGMILive</a> to provide more context and override the top-level <a href="/docs/api/classes/llvm/vliwmachinescheduler/#ad25e72e64bc7ed157b69c60e85b4061e">schedule()</a> driver. <a href="/docs/api/classes/llvm/vliwmachinescheduler/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a67da2c9a62e43ae7b66bc5ca91f55a05">ScheduleDAGMILive</a> (MachineSchedContext &#42;C, std::unique&#95;ptr&lt; MachineSchedStrategy &gt; S)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Destructor Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#ada767569b82d6e57bf0b25f5d35d22df">~ScheduleDAGMILive</a> () override</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a7bb19d3e5b68421bc97c3c4b524e7888">computeCyclicCriticalPath</a> ()</>}>
Compute the cyclic critical path through the DAG. <a href="#a7bb19d3e5b68421bc97c3c4b524e7888">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a21c7721fcb12ebb55872b86d33e61e27">computeDFSResult</a> ()</>}>
Compute a DFSResult after DAG building is complete, and before any queue comparisons. <a href="#a21c7721fcb12ebb55872b86d33e61e27">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#add5e3e74f2db8e669b830ae35edc8c02">dump</a> () const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a34481791fdd8f5d9131431cb0a1a0c01">enterRegion</a> (MachineBasicBlock &#42;bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned regioninstrs) override</>}>
Implement the <a href="/docs/api/classes/llvm/scheduledaginstrs">ScheduleDAGInstrs</a> interface for handling the next scheduling region. <a href="#a34481791fdd8f5d9131431cb0a1a0c01">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/intervalpressure">IntervalPressure</a> &amp;</>}
  name={<><a href="#ad1a95fae69c6ef3a956f2450e417edcc">getBotPressure</a> () const</>}>
Get current register pressure for the bottom scheduled instructions. <a href="#ad1a95fae69c6ef3a956f2450e417edcc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/regpressuretracker">RegPressureTracker</a> &amp;</>}
  name={<><a href="#a642560b62069c00ff76aa0a3f27a54b0">getBotRPTracker</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/scheddfsresult">SchedDFSResult</a> &#42;</>}
  name={<><a href="#a9e08a30279df354627265dbf5fb9d473">getDFSResult</a> () const</>}>
Return a non-null DFS result if the scheduling strategy initialized it. <a href="#a9e08a30279df354627265dbf5fb9d473">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/pressurediff">PressureDiff</a> &amp;</>}
  name={<><a href="#a24c23a8dc39475b1e913e41f1249c9f7">getPressureDiff</a> (const SUnit &#42;SU)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/pressurediff">PressureDiff</a> &amp;</>}
  name={<><a href="#aa80e188af21b1d7b6ada57dc03a2581e">getPressureDiff</a> (const SUnit &#42;SU) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a href="/docs/api/classes/llvm/pressurechange">PressureChange</a> &gt; &amp;</>}
  name={<><a href="#af06cc7cea58d96c7e069499a976ca8a0">getRegionCriticalPSets</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/intervalpressure">IntervalPressure</a> &amp;</>}
  name={<><a href="#ac9bc3efdc06ed731273758563df1b9eb">getRegPressure</a> () const</>}>
Get register pressure for the entire scheduling region before scheduling. <a href="#ac9bc3efdc06ed731273758563df1b9eb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/bitvector">BitVector</a> &amp;</>}
  name={<><a href="#ae7868cdbf0bc5f751ca5de77b9d85831">getScheduledTrees</a> ()</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/intervalpressure">IntervalPressure</a> &amp;</>}
  name={<><a href="#aefb5c9c3ec4fdd43313202df94e3c3c1">getTopPressure</a> () const</>}>
Get current register pressure for the top scheduled instructions. <a href="#aefb5c9c3ec4fdd43313202df94e3c3c1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/regpressuretracker">RegPressureTracker</a> &amp;</>}
  name={<><a href="#aac50964e02990b51922da2dc47576b64">getTopRPTracker</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a91c62f0ae0c40d54d8dd13c703618af4">hasVRegLiveness</a> () const override</>}>
Return true if this DAG supports VReg liveness and RegPressure. <a href="#a91c62f0ae0c40d54d8dd13c703618af4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a87daf83eb223263e4c8766d10aa911be">isTrackingPressure</a> () const</>}>
Return true if register pressure tracking is enabled. <a href="#a87daf83eb223263e4c8766d10aa911be">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a1583ce23a69e8a1b4af8065e2019c75f">schedule</a> () override</>}>
Implement <a href="/docs/api/classes/llvm/scheduledaginstrs">ScheduleDAGInstrs</a> interface for scheduling a sequence of reorderable instructions. <a href="#a1583ce23a69e8a1b4af8065e2019c75f">More...</a>
</MembersIndexItem>

</MembersIndex>

## Protected Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a4be5ffcd4f76d433cc753be146a872b7">buildDAGWithRegPressure</a> ()</>}>
Call <a href="/docs/api/classes/llvm/scheduledaginstrs/#ab580983de4f7b69ebcca992be9cb3223">ScheduleDAGInstrs::buildSchedGraph</a> with register pressure tracking enabled. <a href="#a4be5ffcd4f76d433cc753be146a872b7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a920652e64042f72e913f81f9660b4f2f">collectVRegUses</a> (SUnit &amp;SU)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a3668b7c35103540be55d96cd68948f43">initQueues</a> (ArrayRef&lt; SUnit &#42; &gt; TopRoots, ArrayRef&lt; SUnit &#42; &gt; BotRoots)</>}>
Release ExitSU predecessors and setup scheduler queues. <a href="#a3668b7c35103540be55d96cd68948f43">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a86daf2b1fb72fdd9a8785a4042ac1457">initRegPressure</a> ()</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a04a2c04f918397dbac27a79e58807136">scheduleMI</a> (SUnit &#42;SU, bool IsTopNode)</>}>
Move an instruction and update register pressure. <a href="#a04a2c04f918397dbac27a79e58807136">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a91251ec06d557b21578095955b7b7fa7">updatePressureDiffs</a> (ArrayRef&lt; VRegMaskOrUnit &gt; LiveUses)</>}>
Update the <a href="/docs/api/classes/llvm/pressurediff">PressureDiff</a> array for liveness after scheduling this instruction. <a href="#a91251ec06d557b21578095955b7b7fa7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a556d08e5789e4c99bb9c24aa4e226f9b">updateScheduledPressure</a> (const SUnit &#42;SU, const std::vector&lt; unsigned &gt; &amp;NewMaxPressure)</>}>
</MembersIndexItem>

</MembersIndex>

## Protected Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/intervalpressure">IntervalPressure</a></>}
  name={<><a href="#a842d507c07056303d6aef3eb5acfe2b2">BotPressure</a></>}>
The bottom of the unscheduled zone. <a href="#a842d507c07056303d6aef3eb5acfe2b2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/regpressuretracker">RegPressureTracker</a></>}
  name={<><a href="#a461ba62db23baf1682449292b89e4fe1">BotRPTracker</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/scheddfsresult">SchedDFSResult</a> &#42;</>}
  name={<><a href="#a3000d2b281b2c4c46c1afb89e060ce04">DFSResult</a> = nullptr</>}>
Information about DAG subtrees. <a href="#a3000d2b281b2c4c46c1afb89e060ce04">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></>}
  name={<><a href="#ae8d156802e79e1d8f76dadc3e5d265b5">LiveRegionEnd</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/registerclassinfo">RegisterClassInfo</a> &#42;</>}
  name={<><a href="#a9539744d7a0c1681540a64e935b671dd">RegClassInfo</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::vector&lt; <a href="/docs/api/classes/llvm/pressurechange">PressureChange</a> &gt;</>}
  name={<><a href="#a4d37514645e531a608da1d7292057886">RegionCriticalPSets</a></>}>
List of pressure sets that exceed the target&#39;s pressure limit before scheduling, listed in increasing set <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a> order. <a href="#a4d37514645e531a608da1d7292057886">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/intervalpressure">IntervalPressure</a></>}
  name={<><a href="#af2d03740fbd63d159d9f7432bfb3de72">RegPressure</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/regpressuretracker">RegPressureTracker</a></>}
  name={<><a href="#abd3a9c68e31ad35d6468f200facdd0e3">RPTracker</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/bitvector">BitVector</a></>}
  name={<><a href="#aeaa92f00c361a14dd3da3992078894f1">ScheduledTrees</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3dfceb23c208cc886dcd2a82dab9d5c2">ShouldTrackLaneMasks</a> = false</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac46dc81cc2feaf48751834a3dd13e33a">ShouldTrackPressure</a> = false</>}>
<a href="/docs/api/classes/llvm/register">Register</a> pressure in this region computed by initRegPressure. <a href="#ac46dc81cc2feaf48751834a3dd13e33a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/pressurediffs">PressureDiffs</a></>}
  name={<><a href="#a6326ec771a59a9d13a860922f9e21b6c">SUPressureDiffs</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/intervalpressure">IntervalPressure</a></>}
  name={<><a href="#a5910374e4846726fd055b303893720c0">TopPressure</a></>}>
The top of the unscheduled zone. <a href="#a5910374e4846726fd055b303893720c0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/regpressuretracker">RegPressureTracker</a></>}
  name={<><a href="#af7781c87ae9e210811389a826d7d4835">TopRPTracker</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/#a1d9cbced9f5f0b7402f69721fd99597c">VReg2SUnitMultiMap</a></>}
  name={<><a href="#a173db28fde5f079ed3dce74bb078551e">VRegUses</a></>}>
Maps vregs to the SUnits of their uses in the current scheduling region. <a href="#a173db28fde5f079ed3dce74bb078551e">More...</a>
</MembersIndexItem>

</MembersIndex>

## Description {#details}

<a href="/docs/api/classes/llvm/scheduledagmilive">ScheduleDAGMILive</a> is an implementation of <a href="/docs/api/classes/llvm/scheduledaginstrs">ScheduleDAGInstrs</a> that schedules machine instructions while updating <a href="/docs/api/classes/llvm/liveintervals">LiveIntervals</a> and tracking regpressure.

Definition at line 407 of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.

<SectionDefinition>

## Public Constructors

### ScheduleDAGMILive() {#a67da2c9a62e43ae7b66bc5ca91f55a05}

<MemberDefinition
  prototype={<>llvm::ScheduleDAGMILive::ScheduleDAGMILive (<a href="/docs/api/structs/llvm/machineschedcontext">MachineSchedContext</a> &#42; C, std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/machineschedstrategy">MachineSchedStrategy</a> &gt; S)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00446">446</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Destructor

### ~ScheduleDAGMILive() {#ada767569b82d6e57bf0b25f5d35d22df}

<MemberDefinition
  prototype="ScheduleDAGMILive::~ScheduleDAGMILive ()">

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00452">452</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp/#l01184">1184</a> of file <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp">MachineScheduler.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### computeCyclicCriticalPath() {#a7bb19d3e5b68421bc97c3c4b524e7888}

<MemberDefinition
  prototype="unsigned ScheduleDAGMILive::computeCyclicCriticalPath ()">
Compute the cyclic critical path through the DAG.

Compute the max cyclic critical path through the DAG.

The scheduling DAG only provides the critical path for single block loops. To handle loops that span blocks, we could use the vreg path latencies provided by <a href="/docs/api/classes/llvm/machinetracemetrics">MachineTraceMetrics</a> instead. However, <a href="/docs/api/classes/llvm/machinetracemetrics">MachineTraceMetrics</a> is not currently available for use in the scheduler.

The cyclic path estimation identifies a def-use pair that crosses the back edge and considers the depth and height of the nodes. For example, consider the following instruction sequence where each instruction has unit latency and defines an eponymous virtual register:

a-&gt;b(a,c)-&gt;c(b)-&gt;d(c)-&gt;exit

The cyclic critical path is a two cycles: b-&gt;c-&gt;b The acyclic critical path is four cycles: a-&gt;b-&gt;c-&gt;d-&gt;exit LiveOutHeight = height(c) = len(c-&gt;d-&gt;exit) = 2 LiveOutDepth = depth(c) + 1 = len(a-&gt;b-&gt;c) + 1 = 3 LiveInHeight = height(b) + 1 = len(b-&gt;c-&gt;d-&gt;exit) + 1 = 4 LiveInDepth = depth(b) = len(a-&gt;b) = 1

LiveOutDepth - LiveInDepth = 3 - 1 = 2 LiveInHeight - LiveOutHeight = 4 - 2 = 2 CyclicCriticalPath = min(2, 2) = 2

This could be relevant to PostRA scheduling, but is currently implemented assuming <a href="/docs/api/classes/llvm/liveintervals">LiveIntervals</a>.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00504">504</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp/#l01574">1574</a> of file <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp">MachineScheduler.cpp</a>.
</MemberDefinition>

### computeDFSResult() {#a21c7721fcb12ebb55872b86d33e61e27}

<MemberDefinition
  prototype="void ScheduleDAGMILive::computeDFSResult ()">
Compute a DFSResult after DAG building is complete, and before any queue comparisons.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00484">484</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp/#l01538">1538</a> of file <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp">MachineScheduler.cpp</a>.
</MemberDefinition>

### dump() {#add5e3e74f2db8e669b830ae35edc8c02}

<MemberDefinition
  prototype="void ScheduleDAGMILive::dump () const"
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00506">506</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp/#l01422">1422</a> of file <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp">MachineScheduler.cpp</a>.
</MemberDefinition>

### enterRegion() {#a34481791fdd8f5d9131431cb0a1a0c01}

<MemberDefinition
  prototype={<>void ScheduleDAGMILive::enterRegion (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; bb, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> begin, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> end, unsigned regioninstrs)</>}
  labels = {["virtual"]}>
Implement the <a href="/docs/api/classes/llvm/scheduledaginstrs">ScheduleDAGInstrs</a> interface for handling the next scheduling region.

enterRegion - Called back from <a href="/docs/api/classes/anonymous-namespace-machinescheduler-cpp-/machinescheduler/#a8539983d1d0a8b07d92b91c16b9f7a5a">MachineScheduler::runOnMachineFunction</a> after crossing a scheduling boundary.

This covers all instructions in a block, while <a href="#a1583ce23a69e8a1b4af8065e2019c75f">schedule()</a> may only cover a subset.

&#91;begin, end) includes all instructions in the region, including the boundary itself and single-instruction regions that don&#39;t get scheduled.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00494">494</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp/#l01230">1230</a> of file <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp">MachineScheduler.cpp</a>.
</MemberDefinition>

### getBotPressure() {#ad1a95fae69c6ef3a956f2450e417edcc}

<MemberDefinition
  prototype={<>const IntervalPressure &amp; llvm::ScheduleDAGMILive::getBotPressure () const</>}
  labels = {["inline"]}>
Get current register pressure for the bottom scheduled instructions.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00465">465</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### getBotRPTracker() {#a642560b62069c00ff76aa0a3f27a54b0}

<MemberDefinition
  prototype={<>const RegPressureTracker &amp; llvm::ScheduleDAGMILive::getBotRPTracker () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00466">466</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### getDFSResult() {#a9e08a30279df354627265dbf5fb9d473}

<MemberDefinition
  prototype={<>const SchedDFSResult &#42; llvm::ScheduleDAGMILive::getDFSResult () const</>}
  labels = {["inline"]}>
Return a non-null DFS result if the scheduling strategy initialized it.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00487">487</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### getPressureDiff() {#a24c23a8dc39475b1e913e41f1249c9f7}

<MemberDefinition
  prototype={<>PressureDiff &amp; llvm::ScheduleDAGMILive::getPressureDiff (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; SU)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00475">475</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### getPressureDiff() {#aa80e188af21b1d7b6ada57dc03a2581e}

<MemberDefinition
  prototype={<>const PressureDiff &amp; llvm::ScheduleDAGMILive::getPressureDiff (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; SU) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00478">478</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### getRegionCriticalPSets() {#af06cc7cea58d96c7e069499a976ca8a0}

<MemberDefinition
  prototype={<>const std::vector&lt; PressureChange &gt; &amp; llvm::ScheduleDAGMILive::getRegionCriticalPSets () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00471">471</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### getRegPressure() {#ac9bc3efdc06ed731273758563df1b9eb}

<MemberDefinition
  prototype={<>const IntervalPressure &amp; llvm::ScheduleDAGMILive::getRegPressure () const</>}
  labels = {["inline"]}>
Get register pressure for the entire scheduling region before scheduling.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00469">469</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### getScheduledTrees() {#ae7868cdbf0bc5f751ca5de77b9d85831}

<MemberDefinition
  prototype={<>BitVector &amp; llvm::ScheduleDAGMILive::getScheduledTrees ()</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00489">489</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### getTopPressure() {#aefb5c9c3ec4fdd43313202df94e3c3c1}

<MemberDefinition
  prototype={<>const IntervalPressure &amp; llvm::ScheduleDAGMILive::getTopPressure () const</>}
  labels = {["inline"]}>
Get current register pressure for the top scheduled instructions.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00461">461</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### getTopRPTracker() {#aac50964e02990b51922da2dc47576b64}

<MemberDefinition
  prototype={<>const RegPressureTracker &amp; llvm::ScheduleDAGMILive::getTopRPTracker () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00462">462</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### hasVRegLiveness() {#a91c62f0ae0c40d54d8dd13c703618af4}

<MemberDefinition
  prototype="bool llvm::ScheduleDAGMILive::hasVRegLiveness () const"
  labels = {["inline", "virtual"]}>
Return true if this DAG supports VReg liveness and RegPressure.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00455">455</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### isTrackingPressure() {#a87daf83eb223263e4c8766d10aa911be}

<MemberDefinition
  prototype="bool llvm::ScheduleDAGMILive::isTrackingPressure () const"
  labels = {["inline"]}>
Return true if register pressure tracking is enabled.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00458">458</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### schedule() {#a1583ce23a69e8a1b4af8065e2019c75f}

<MemberDefinition
  prototype="void ScheduleDAGMILive::schedule ()"
  labels = {["virtual"]}>
Implement <a href="/docs/api/classes/llvm/scheduledaginstrs">ScheduleDAGInstrs</a> interface for scheduling a sequence of reorderable instructions.

schedule - Called back from <a href="/docs/api/classes/anonymous-namespace-machinescheduler-cpp-/machinescheduler/#a8539983d1d0a8b07d92b91c16b9f7a5a">MachineScheduler::runOnMachineFunction</a> after setting up the current scheduling region.

&#91;RegionBegin, RegionEnd) only includes instructions that have DAG nodes, not scheduling boundaries.

This is a skeletal driver, with all the functionality pushed into helpers, so that it can be easily extended by experimental schedulers. Generally, implementing <a href="/docs/api/classes/llvm/machineschedstrategy">MachineSchedStrategy</a> should be sufficient to implement a new scheduling algorithm. However, if a scheduler further subclasses <a href="/docs/api/classes/llvm/scheduledagmilive">ScheduleDAGMILive</a> then it will want to override this virtual method in order to update any specialized state.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00501">501</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp/#l01455">1455</a> of file <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp">MachineScheduler.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Protected Member Functions

### buildDAGWithRegPressure() {#a4be5ffcd4f76d433cc753be146a872b7}

<MemberDefinition
  prototype="void ScheduleDAGMILive::buildDAGWithRegPressure ()"
  labels = {["protected"]}>
Call <a href="/docs/api/classes/llvm/scheduledaginstrs/#ab580983de4f7b69ebcca992be9cb3223">ScheduleDAGInstrs::buildSchedGraph</a> with register pressure tracking enabled.

Build the DAG and setup three register pressure trackers.

This sets up three trackers. RPTracker will cover the entire DAG region, TopTracker and BottomTracker will be initialized to the top and bottom of the DAG region without covereing any unscheduled instruction.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00515">515</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp/#l01515">1515</a> of file <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp">MachineScheduler.cpp</a>.
</MemberDefinition>

### collectVRegUses() {#a920652e64042f72e913f81f9660b4f2f}

<MemberDefinition
  prototype={<>void ScheduleDAGMILive::collectVRegUses (<a href="/docs/api/classes/llvm/sunit">SUnit</a> &amp; SU)</>}
  labels = {["protected"]}>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00533">533</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp/#l01188">1188</a> of file <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp">MachineScheduler.cpp</a>.
</MemberDefinition>

### initQueues() {#a3668b7c35103540be55d96cd68948f43}

<MemberDefinition
  prototype={<>void ScheduleDAGMILive::initQueues (<a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; &gt; TopRoots, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; &gt; BotRoots)</>}
  labels = {["protected"]}>
Release ExitSU predecessors and setup scheduler queues.

Re-position the Top RP tracker in case the region beginning has changed.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00519">519</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp/#l01635">1635</a> of file <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp">MachineScheduler.cpp</a>.
</MemberDefinition>

### initRegPressure() {#a86daf2b1fb72fdd9a8785a4042ac1457}

<MemberDefinition
  prototype="void ScheduleDAGMILive::initRegPressure ()"
  labels = {["protected"]}>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00526">526</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp/#l01252">1252</a> of file <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp">MachineScheduler.cpp</a>.
</MemberDefinition>

### scheduleMI() {#a04a2c04f918397dbac27a79e58807136}

<MemberDefinition
  prototype={<>void ScheduleDAGMILive::scheduleMI (<a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; SU, bool IsTopNode)</>}
  labels = {["protected"]}>
Move an instruction and update register pressure.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00522">522</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp/#l01645">1645</a> of file <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp">MachineScheduler.cpp</a>.
</MemberDefinition>

### updatePressureDiffs() {#a91251ec06d557b21578095955b7b7fa7}

<MemberDefinition
  prototype={<>void ScheduleDAGMILive::updatePressureDiffs (<a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/structs/llvm/vregmaskorunit">VRegMaskOrUnit</a> &gt; LiveUses)</>}
  labels = {["protected"]}>
Update the <a href="/docs/api/classes/llvm/pressurediff">PressureDiff</a> array for liveness after scheduling this instruction.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00528">528</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp/#l01355">1355</a> of file <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp">MachineScheduler.cpp</a>.
</MemberDefinition>

### updateScheduledPressure() {#a556d08e5789e4c99bb9c24aa4e226f9b}

<MemberDefinition
  prototype={<>void ScheduleDAGMILive::updateScheduledPressure (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; SU, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; unsigned &gt; &amp; NewMaxPressure)</>}
  labels = {["protected"]}>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00530">530</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp/#l01327">1327</a> of file <a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp">MachineScheduler.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Protected Member Attributes

### BotPressure {#a842d507c07056303d6aef3eb5acfe2b2}

<MemberDefinition
  prototype="IntervalPressure llvm::ScheduleDAGMILive::BotPressure"
  labels = {["protected"]}>
The bottom of the unscheduled zone.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00442">442</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### BotRPTracker {#a461ba62db23baf1682449292b89e4fe1}

<MemberDefinition
  prototype="RegPressureTracker llvm::ScheduleDAGMILive::BotRPTracker"
  labels = {["protected"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00443">443</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### DFSResult {#a3000d2b281b2c4c46c1afb89e060ce04}

<MemberDefinition
  prototype={<>SchedDFSResult&#42; llvm::ScheduleDAGMILive::DFSResult = nullptr</>}
  labels = {["protected"]}>
Information about DAG subtrees.

If DFSResult is NULL, then SchedulerTrees will be empty.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00413">413</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### LiveRegionEnd {#ae8d156802e79e1d8f76dadc3e5d265b5}

<MemberDefinition
  prototype="MachineBasicBlock::iterator llvm::ScheduleDAGMILive::LiveRegionEnd"
  labels = {["protected"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00416">416</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### RegClassInfo {#a9539744d7a0c1681540a64e935b671dd}

<MemberDefinition
  prototype={<>RegisterClassInfo&#42; llvm::ScheduleDAGMILive::RegClassInfo</>}
  labels = {["protected"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00409">409</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### RegionCriticalPSets {#a4d37514645e531a608da1d7292057886}

<MemberDefinition
  prototype={<>std::vector&lt;PressureChange&gt; llvm::ScheduleDAGMILive::RegionCriticalPSets</>}
  labels = {["protected"]}>
List of pressure sets that exceed the target&#39;s pressure limit before scheduling, listed in increasing set <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a> order.

Each pressure set is paired with its max pressure in the currently scheduled regions.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00435">435</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### RegPressure {#af2d03740fbd63d159d9f7432bfb3de72}

<MemberDefinition
  prototype="IntervalPressure llvm::ScheduleDAGMILive::RegPressure"
  labels = {["protected"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00429">429</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### RPTracker {#abd3a9c68e31ad35d6468f200facdd0e3}

<MemberDefinition
  prototype="RegPressureTracker llvm::ScheduleDAGMILive::RPTracker"
  labels = {["protected"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00430">430</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### ScheduledTrees {#aeaa92f00c361a14dd3da3992078894f1}

<MemberDefinition
  prototype="BitVector llvm::ScheduleDAGMILive::ScheduledTrees"
  labels = {["protected"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00414">414</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### ShouldTrackLaneMasks {#a3dfceb23c208cc886dcd2a82dab9d5c2}

<MemberDefinition
  prototype="bool llvm::ScheduleDAGMILive::ShouldTrackLaneMasks = false"
  labels = {["protected"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00428">428</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### ShouldTrackPressure {#ac46dc81cc2feaf48751834a3dd13e33a}

<MemberDefinition
  prototype="bool llvm::ScheduleDAGMILive::ShouldTrackPressure = false"
  labels = {["protected"]}>
<a href="/docs/api/classes/llvm/register">Register</a> pressure in this region computed by initRegPressure.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00427">427</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### SUPressureDiffs {#a6326ec771a59a9d13a860922f9e21b6c}

<MemberDefinition
  prototype="PressureDiffs llvm::ScheduleDAGMILive::SUPressureDiffs"
  labels = {["protected"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00424">424</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### TopPressure {#a5910374e4846726fd055b303893720c0}

<MemberDefinition
  prototype="IntervalPressure llvm::ScheduleDAGMILive::TopPressure"
  labels = {["protected"]}>
The top of the unscheduled zone.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00438">438</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### TopRPTracker {#af7781c87ae9e210811389a826d7d4835}

<MemberDefinition
  prototype="RegPressureTracker llvm::ScheduleDAGMILive::TopRPTracker"
  labels = {["protected"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00439">439</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

### VRegUses {#a173db28fde5f079ed3dce74bb078551e}

<MemberDefinition
  prototype="VReg2SUnitMultiMap llvm::ScheduleDAGMILive::VRegUses"
  labels = {["protected"]}>
Maps vregs to the SUnits of their uses in the current scheduling region.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h/#l00419">419</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following files:

<ul>
<li><a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">MachineScheduler.h</a></li>
<li><a href="/docs/api/files/lib/lib/codegen/machinescheduler-cpp">MachineScheduler.cpp</a></li>
</ul>

</DoxygenPage>
