// D flipflop using sequential logic
`timescale 10ns/1ns
module dff(D,clock,Q,Qbar);
input D,clock;
output reg Q,Qbar;
always @(negedge clock)
begin
Q=D;
Qbar=!D;
end 
endmodule