-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GAT_compute_one_graph_compute_scores_target is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer : IN STD_LOGIC_VECTOR (2 downto 0);
    scoring_fn_target_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_target_V_0_ce0 : OUT STD_LOGIC;
    scoring_fn_target_V_0_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_target_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_target_V_1_ce0 : OUT STD_LOGIC;
    scoring_fn_target_V_1_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_target_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_target_V_2_ce0 : OUT STD_LOGIC;
    scoring_fn_target_V_2_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_target_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_target_V_3_ce0 : OUT STD_LOGIC;
    scoring_fn_target_V_3_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_target_V_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_target_V_4_ce0 : OUT STD_LOGIC;
    scoring_fn_target_V_4_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_target_V_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_target_V_5_ce0 : OUT STD_LOGIC;
    scoring_fn_target_V_5_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_target_V_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_target_V_6_ce0 : OUT STD_LOGIC;
    scoring_fn_target_V_6_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_target_V_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_target_V_7_ce0 : OUT STD_LOGIC;
    scoring_fn_target_V_7_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_target_V_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_target_V_8_ce0 : OUT STD_LOGIC;
    scoring_fn_target_V_8_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_target_V_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_target_V_9_ce0 : OUT STD_LOGIC;
    scoring_fn_target_V_9_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_target_V_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_target_V_10_ce0 : OUT STD_LOGIC;
    scoring_fn_target_V_10_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_target_V_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_target_V_11_ce0 : OUT STD_LOGIC;
    scoring_fn_target_V_11_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_target_V_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_target_V_12_ce0 : OUT STD_LOGIC;
    scoring_fn_target_V_12_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_target_V_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_target_V_13_ce0 : OUT STD_LOGIC;
    scoring_fn_target_V_13_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_target_V_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_target_V_14_ce0 : OUT STD_LOGIC;
    scoring_fn_target_V_14_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scoring_fn_target_V_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    scoring_fn_target_V_15_ce0 : OUT STD_LOGIC;
    scoring_fn_target_V_15_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_15_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_15_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_31_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_31_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_31_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_47_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_47_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_47_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_63_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_63_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_63_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_14_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_14_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_30_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_30_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_30_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_46_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_46_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_46_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_62_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_62_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_62_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_13_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_13_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_29_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_29_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_29_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_45_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_45_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_45_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_61_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_61_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_61_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_12_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_12_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_28_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_28_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_28_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_44_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_44_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_44_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_60_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_60_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_60_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_11_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_11_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_27_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_27_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_27_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_43_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_43_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_43_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_59_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_59_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_59_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_10_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_10_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_26_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_26_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_26_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_42_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_42_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_42_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_58_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_58_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_58_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_9_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_9_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_25_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_25_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_25_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_41_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_41_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_41_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_57_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_57_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_57_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_8_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_8_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_24_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_24_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_24_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_40_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_40_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_40_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_56_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_56_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_56_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_7_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_7_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_23_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_23_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_23_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_39_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_39_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_39_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_55_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_55_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_55_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_6_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_6_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_22_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_22_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_22_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_38_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_38_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_38_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_54_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_54_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_54_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_5_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_5_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_21_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_21_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_21_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_37_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_37_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_37_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_53_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_53_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_53_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_4_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_4_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_20_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_20_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_20_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_36_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_36_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_36_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_52_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_52_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_52_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_3_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_3_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_19_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_19_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_19_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_35_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_35_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_35_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_51_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_51_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_51_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_2_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_2_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_18_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_18_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_18_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_34_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_34_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_34_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_50_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_50_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_50_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_1_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_1_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_17_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_17_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_17_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_33_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_33_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_33_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_49_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_49_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_49_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_0_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_0_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_16_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_16_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_16_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_32_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_32_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_32_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_48_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    nodes_features_proj_V_48_ce0 : OUT STD_LOGIC;
    nodes_features_proj_V_48_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scores_target_V_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    scores_target_V_0_ce1 : OUT STD_LOGIC;
    scores_target_V_0_we1 : OUT STD_LOGIC;
    scores_target_V_0_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    scores_target_V_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    scores_target_V_1_ce1 : OUT STD_LOGIC;
    scores_target_V_1_we1 : OUT STD_LOGIC;
    scores_target_V_1_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    scores_target_V_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    scores_target_V_2_ce1 : OUT STD_LOGIC;
    scores_target_V_2_we1 : OUT STD_LOGIC;
    scores_target_V_2_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    scores_target_V_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    scores_target_V_3_ce1 : OUT STD_LOGIC;
    scores_target_V_3_we1 : OUT STD_LOGIC;
    scores_target_V_3_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    scores_target_V_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    scores_target_V_4_ce1 : OUT STD_LOGIC;
    scores_target_V_4_we1 : OUT STD_LOGIC;
    scores_target_V_4_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    scores_target_V_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    scores_target_V_5_ce1 : OUT STD_LOGIC;
    scores_target_V_5_we1 : OUT STD_LOGIC;
    scores_target_V_5_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    scores_target_V_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    scores_target_V_6_ce1 : OUT STD_LOGIC;
    scores_target_V_6_we1 : OUT STD_LOGIC;
    scores_target_V_6_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    scores_target_V_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    scores_target_V_7_ce1 : OUT STD_LOGIC;
    scores_target_V_7_we1 : OUT STD_LOGIC;
    scores_target_V_7_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    scores_target_V_8_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    scores_target_V_8_ce1 : OUT STD_LOGIC;
    scores_target_V_8_we1 : OUT STD_LOGIC;
    scores_target_V_8_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    scores_target_V_9_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    scores_target_V_9_ce1 : OUT STD_LOGIC;
    scores_target_V_9_we1 : OUT STD_LOGIC;
    scores_target_V_9_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    scores_target_V_10_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    scores_target_V_10_ce1 : OUT STD_LOGIC;
    scores_target_V_10_we1 : OUT STD_LOGIC;
    scores_target_V_10_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    scores_target_V_11_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    scores_target_V_11_ce1 : OUT STD_LOGIC;
    scores_target_V_11_we1 : OUT STD_LOGIC;
    scores_target_V_11_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    scores_target_V_12_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    scores_target_V_12_ce1 : OUT STD_LOGIC;
    scores_target_V_12_we1 : OUT STD_LOGIC;
    scores_target_V_12_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    scores_target_V_13_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    scores_target_V_13_ce1 : OUT STD_LOGIC;
    scores_target_V_13_we1 : OUT STD_LOGIC;
    scores_target_V_13_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    scores_target_V_14_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    scores_target_V_14_ce1 : OUT STD_LOGIC;
    scores_target_V_14_we1 : OUT STD_LOGIC;
    scores_target_V_14_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    scores_target_V_15_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    scores_target_V_15_ce1 : OUT STD_LOGIC;
    scores_target_V_15_we1 : OUT STD_LOGIC;
    scores_target_V_15_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    scores_target_V_16_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    scores_target_V_16_ce1 : OUT STD_LOGIC;
    scores_target_V_16_we1 : OUT STD_LOGIC;
    scores_target_V_16_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    scores_target_V_17_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    scores_target_V_17_ce1 : OUT STD_LOGIC;
    scores_target_V_17_we1 : OUT STD_LOGIC;
    scores_target_V_17_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    scores_target_V_18_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    scores_target_V_18_ce1 : OUT STD_LOGIC;
    scores_target_V_18_we1 : OUT STD_LOGIC;
    scores_target_V_18_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3323_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3323_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3323_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3323_p_ce : OUT STD_LOGIC;
    grp_fu_3327_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3327_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3327_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3327_p_ce : OUT STD_LOGIC;
    grp_fu_3331_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3331_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3331_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3331_p_ce : OUT STD_LOGIC;
    grp_fu_3335_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3335_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3335_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3335_p_ce : OUT STD_LOGIC;
    grp_fu_3339_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3339_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3339_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3339_p_ce : OUT STD_LOGIC;
    grp_fu_3343_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3343_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3343_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3343_p_ce : OUT STD_LOGIC;
    grp_fu_3347_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3347_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3347_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3347_p_ce : OUT STD_LOGIC;
    grp_fu_3351_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3351_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3351_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3351_p_ce : OUT STD_LOGIC;
    grp_fu_3355_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3355_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3355_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3355_p_ce : OUT STD_LOGIC;
    grp_fu_3359_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3359_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3359_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3359_p_ce : OUT STD_LOGIC;
    grp_fu_3363_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3363_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3363_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3363_p_ce : OUT STD_LOGIC;
    grp_fu_3367_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3367_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3367_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3367_p_ce : OUT STD_LOGIC;
    grp_fu_3371_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3371_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3371_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3371_p_ce : OUT STD_LOGIC;
    grp_fu_3375_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3375_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3375_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3375_p_ce : OUT STD_LOGIC;
    grp_fu_3379_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3379_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3379_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3379_p_ce : OUT STD_LOGIC;
    grp_fu_3383_p_din0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3383_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_fu_3383_p_dout0 : IN STD_LOGIC_VECTOR (45 downto 0);
    grp_fu_3383_p_ce : OUT STD_LOGIC );
end;


architecture behav of GAT_compute_one_graph_compute_scores_target is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv7_4C : STD_LOGIC_VECTOR (6 downto 0) := "1001100";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln71_fu_2071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal icmp_ln71_reg_2808 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln71_reg_2808_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln71_reg_2808_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln71_reg_2808_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln71_reg_2808_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln71_reg_2808_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln71_reg_2808_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln71_reg_2808_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln71_reg_2808_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln71_reg_2808_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln71_fu_2101_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln71_reg_2812 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln71_reg_2812_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln71_reg_2812_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln71_reg_2812_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln71_reg_2812_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln71_reg_2812_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln71_reg_2812_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln71_reg_2812_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln71_reg_2812_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln71_reg_2812_pp0_iter9_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln71_reg_2812_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln71_reg_2812_pp0_iter11_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln71_1_fu_2117_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln71_1_reg_2816 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln71_1_reg_2816_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln71_1_reg_2816_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln71_1_reg_2816_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln71_1_reg_2816_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln71_1_reg_2816_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln71_1_reg_2816_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln71_1_reg_2816_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln71_1_reg_2816_pp0_iter8_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln71_1_reg_2816_pp0_iter9_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln71_1_reg_2816_pp0_iter10_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln71_1_reg_2816_pp0_iter11_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1171_fu_2143_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1171_reg_2821 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1171_reg_2821_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1171_reg_2821_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1171_reg_2821_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1171_reg_2821_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1171_reg_2821_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1171_reg_2821_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln71_2_fu_2150_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln71_2_reg_2843 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln71_2_reg_2843_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln71_2_reg_2843_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln71_2_reg_2843_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln71_2_reg_2843_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln71_2_reg_2843_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln71_2_reg_2843_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln71_2_reg_2843_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln77_cast_fu_2154_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln77_cast_reg_2857 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln77_cast_reg_2857_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln77_cast_reg_2857_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln77_cast_reg_2857_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln77_cast_reg_2857_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln77_cast_reg_2857_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal scoring_fn_target_V_0_load_reg_2973 : STD_LOGIC_VECTOR (27 downto 0);
    signal scoring_fn_target_V_1_load_reg_2978 : STD_LOGIC_VECTOR (27 downto 0);
    signal scoring_fn_target_V_2_load_reg_2983 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln71_fu_2191_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln71_1_fu_2194_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln71_2_fu_2197_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal scoring_fn_target_V_3_load_reg_3113 : STD_LOGIC_VECTOR (27 downto 0);
    signal scoring_fn_target_V_4_load_reg_3118 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln1171_fu_2200_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_64_fu_2210_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_65_fu_2220_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln71_3_fu_2230_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln71_4_fu_2233_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal scoring_fn_target_V_5_load_reg_3238 : STD_LOGIC_VECTOR (27 downto 0);
    signal scoring_fn_target_V_6_load_reg_3243 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln1171_66_fu_2236_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_67_fu_2246_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln71_5_fu_2256_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln71_6_fu_2259_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal scoring_fn_target_V_7_load_reg_3358 : STD_LOGIC_VECTOR (27 downto 0);
    signal scoring_fn_target_V_8_load_reg_3363 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_64_reg_3378 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_s_reg_3383 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_65_reg_3388 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_68_fu_2272_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_69_fu_2282_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln71_7_fu_2292_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln71_8_fu_2295_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal scoring_fn_target_V_9_load_reg_3493 : STD_LOGIC_VECTOR (27 downto 0);
    signal scoring_fn_target_V_10_load_reg_3498 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_66_reg_3513 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_64_reg_3518 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_67_reg_3523 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_70_fu_2343_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_71_fu_2353_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln71_9_fu_2363_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln71_10_fu_2366_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal scoring_fn_target_V_11_load_reg_3628 : STD_LOGIC_VECTOR (27 downto 0);
    signal scoring_fn_target_V_12_load_reg_3633 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_68_reg_3648 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_66_reg_3653 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_69_reg_3658 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_72_fu_2414_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_73_fu_2424_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal nodes_features_proj_V_15_addr_reg_3753 : STD_LOGIC_VECTOR (6 downto 0);
    signal nodes_features_proj_V_31_addr_reg_3758 : STD_LOGIC_VECTOR (6 downto 0);
    signal nodes_features_proj_V_47_addr_reg_3763 : STD_LOGIC_VECTOR (6 downto 0);
    signal nodes_features_proj_V_63_addr_reg_3768 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln71_11_fu_2434_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln71_12_fu_2437_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal scoring_fn_target_V_13_load_reg_3783 : STD_LOGIC_VECTOR (27 downto 0);
    signal scoring_fn_target_V_14_load_reg_3788 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_70_reg_3798 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_68_reg_3803 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_71_reg_3808 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_74_fu_2485_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_75_fu_2495_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln71_13_fu_2505_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln71_14_fu_2508_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal scoring_fn_target_V_15_load_reg_3873 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_72_reg_3878 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_70_reg_3883 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_73_reg_3888 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_76_fu_2556_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_77_fu_2566_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln71_15_fu_2576_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1171_74_reg_3928 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_72_reg_3933 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_75_reg_3938 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_78_fu_2624_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1171_76_reg_3948 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_74_reg_3953 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1171_77_reg_3958 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1171_78_reg_3963 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_76_reg_3968 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_reg_1837 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_reg_1837 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_reg_1837 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_1_reg_1850 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_1_reg_1850 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_1_reg_1850 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_2_reg_1863 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_2_reg_1863 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_2_reg_1863 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_3_reg_1876 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_3_reg_1876 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_3_reg_1876 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_3_reg_1876 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_4_reg_1889 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_4_reg_1889 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_4_reg_1889 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_4_reg_1889 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_5_reg_1902 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_5_reg_1902 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_5_reg_1902 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_5_reg_1902 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_5_reg_1902 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_6_reg_1915 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_6_reg_1915 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_6_reg_1915 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_6_reg_1915 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_6_reg_1915 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_7_reg_1928 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_7_reg_1928 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_7_reg_1928 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_7_reg_1928 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_7_reg_1928 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1169_7_reg_1928 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_8_reg_1941 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_8_reg_1941 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_8_reg_1941 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_8_reg_1941 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_8_reg_1941 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1169_8_reg_1941 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_9_reg_1954 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_9_reg_1954 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_9_reg_1954 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_9_reg_1954 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_9_reg_1954 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1169_9_reg_1954 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1169_9_reg_1954 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_10_reg_1967 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_10_reg_1967 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_10_reg_1967 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_10_reg_1967 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_10_reg_1967 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1169_10_reg_1967 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1169_10_reg_1967 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_11_reg_1980 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_11_reg_1980 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_11_reg_1980 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_11_reg_1980 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_11_reg_1980 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1169_11_reg_1980 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1169_11_reg_1980 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1169_11_reg_1980 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_12_reg_1993 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_12_reg_1993 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_12_reg_1993 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_12_reg_1993 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_12_reg_1993 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1169_12_reg_1993 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1169_12_reg_1993 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1169_12_reg_1993 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_13_reg_2006 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_13_reg_2006 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_13_reg_2006 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_13_reg_2006 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_13_reg_2006 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1169_13_reg_2006 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1169_13_reg_2006 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1169_13_reg_2006 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1169_13_reg_2006 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_14_reg_2019 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_14_reg_2019 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_14_reg_2019 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_14_reg_2019 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_14_reg_2019 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1169_14_reg_2019 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1169_14_reg_2019 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1169_14_reg_2019 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1169_14_reg_2019 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1169_15_reg_2032 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1169_15_reg_2032 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1169_15_reg_2032 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1169_15_reg_2032 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1169_15_reg_2032 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1169_15_reg_2032 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1169_15_reg_2032 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1169_15_reg_2032 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1169_15_reg_2032 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1169_15_reg_2032 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln77_fu_2724_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal n_fu_460 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_n_load : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln72_fu_2170_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal nh_fu_464 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_nh_load : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln71_3_fu_2125_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_fu_468 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln71_1_fu_2077_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln72_fu_2095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln71_fu_2089_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln71_fu_2109_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln71_1_fu_2113_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_2045_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln71_fu_2133_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln71_2_fu_2137_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln_fu_2298_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_fu_2305_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_63_fu_2310_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln737_s_fu_2320_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_64_fu_2328_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln737_63_fu_2369_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_65_fu_2376_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_65_fu_2381_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln737_64_fu_2391_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_66_fu_2399_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln737_65_fu_2440_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_67_fu_2447_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_67_fu_2452_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln737_66_fu_2462_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_68_fu_2470_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln737_67_fu_2511_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_69_fu_2518_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_69_fu_2523_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln737_68_fu_2533_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_70_fu_2541_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln737_69_fu_2579_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_71_fu_2586_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_71_fu_2591_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln737_70_fu_2601_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_72_fu_2609_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln737_71_fu_2634_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_73_fu_2641_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_73_fu_2646_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln737_72_fu_2656_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_74_fu_2664_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln737_73_fu_2679_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_75_fu_2686_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_75_fu_2691_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln737_74_fu_2701_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_76_fu_2709_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln737_75_fu_2746_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1245_77_fu_2753_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_1365 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component GAT_compute_one_graph_mul_28s_28s_46_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (27 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (45 downto 0) );
    end component;


    component GAT_compute_one_graph_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component GAT_compute_one_graph_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter11_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_phi_ln1169_1_reg_1850_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1365)) then
                if (((trunc_ln71_2_reg_2843 = ap_const_lv2_3) and (icmp_ln71_reg_2808 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_1_reg_1850 <= nodes_features_proj_V_49_q0;
                elsif (((trunc_ln71_2_reg_2843 = ap_const_lv2_2) and (icmp_ln71_reg_2808 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_1_reg_1850 <= nodes_features_proj_V_33_q0;
                elsif (((trunc_ln71_2_reg_2843 = ap_const_lv2_1) and (icmp_ln71_reg_2808 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_1_reg_1850 <= nodes_features_proj_V_17_q0;
                elsif (((trunc_ln71_2_reg_2843 = ap_const_lv2_0) and (icmp_ln71_reg_2808 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_1_reg_1850 <= nodes_features_proj_V_1_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_1_reg_1850 <= ap_phi_reg_pp0_iter1_phi_ln1169_1_reg_1850;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_phi_ln1169_2_reg_1863_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1365)) then
                if (((trunc_ln71_2_reg_2843 = ap_const_lv2_3) and (icmp_ln71_reg_2808 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_2_reg_1863 <= nodes_features_proj_V_50_q0;
                elsif (((trunc_ln71_2_reg_2843 = ap_const_lv2_2) and (icmp_ln71_reg_2808 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_2_reg_1863 <= nodes_features_proj_V_34_q0;
                elsif (((trunc_ln71_2_reg_2843 = ap_const_lv2_1) and (icmp_ln71_reg_2808 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_2_reg_1863 <= nodes_features_proj_V_18_q0;
                elsif (((trunc_ln71_2_reg_2843 = ap_const_lv2_0) and (icmp_ln71_reg_2808 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_2_reg_1863 <= nodes_features_proj_V_2_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_2_reg_1863 <= ap_phi_reg_pp0_iter1_phi_ln1169_2_reg_1863;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_phi_ln1169_reg_1837_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1365)) then
                if (((trunc_ln71_2_reg_2843 = ap_const_lv2_3) and (icmp_ln71_reg_2808 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_reg_1837 <= nodes_features_proj_V_48_q0;
                elsif (((trunc_ln71_2_reg_2843 = ap_const_lv2_2) and (icmp_ln71_reg_2808 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_reg_1837 <= nodes_features_proj_V_32_q0;
                elsif (((trunc_ln71_2_reg_2843 = ap_const_lv2_1) and (icmp_ln71_reg_2808 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_reg_1837 <= nodes_features_proj_V_16_q0;
                elsif (((trunc_ln71_2_reg_2843 = ap_const_lv2_0) and (icmp_ln71_reg_2808 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_reg_1837 <= nodes_features_proj_V_0_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_phi_ln1169_reg_1837 <= ap_phi_reg_pp0_iter1_phi_ln1169_reg_1837;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_phi_ln1169_3_reg_1876_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((trunc_ln71_2_reg_2843_pp0_iter1_reg = ap_const_lv2_3) and (icmp_ln71_reg_2808_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_phi_ln1169_3_reg_1876 <= nodes_features_proj_V_51_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter1_reg = ap_const_lv2_2) and (icmp_ln71_reg_2808_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_phi_ln1169_3_reg_1876 <= nodes_features_proj_V_35_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter1_reg = ap_const_lv2_1) and (icmp_ln71_reg_2808_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_phi_ln1169_3_reg_1876 <= nodes_features_proj_V_19_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter1_reg = ap_const_lv2_0) and (icmp_ln71_reg_2808_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_phi_ln1169_3_reg_1876 <= nodes_features_proj_V_3_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1169_3_reg_1876 <= ap_phi_reg_pp0_iter2_phi_ln1169_3_reg_1876;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_phi_ln1169_4_reg_1889_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((trunc_ln71_2_reg_2843_pp0_iter1_reg = ap_const_lv2_3) and (icmp_ln71_reg_2808_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_phi_ln1169_4_reg_1889 <= nodes_features_proj_V_52_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter1_reg = ap_const_lv2_2) and (icmp_ln71_reg_2808_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_phi_ln1169_4_reg_1889 <= nodes_features_proj_V_36_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter1_reg = ap_const_lv2_1) and (icmp_ln71_reg_2808_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_phi_ln1169_4_reg_1889 <= nodes_features_proj_V_20_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter1_reg = ap_const_lv2_0) and (icmp_ln71_reg_2808_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_phi_ln1169_4_reg_1889 <= nodes_features_proj_V_4_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1169_4_reg_1889 <= ap_phi_reg_pp0_iter2_phi_ln1169_4_reg_1889;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_phi_ln1169_5_reg_1902_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((trunc_ln71_2_reg_2843_pp0_iter2_reg = ap_const_lv2_3) and (icmp_ln71_reg_2808_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_phi_ln1169_5_reg_1902 <= nodes_features_proj_V_53_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter2_reg = ap_const_lv2_2) and (icmp_ln71_reg_2808_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_phi_ln1169_5_reg_1902 <= nodes_features_proj_V_37_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter2_reg = ap_const_lv2_1) and (icmp_ln71_reg_2808_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_phi_ln1169_5_reg_1902 <= nodes_features_proj_V_21_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter2_reg = ap_const_lv2_0) and (icmp_ln71_reg_2808_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_phi_ln1169_5_reg_1902 <= nodes_features_proj_V_5_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_phi_ln1169_5_reg_1902 <= ap_phi_reg_pp0_iter3_phi_ln1169_5_reg_1902;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_phi_ln1169_6_reg_1915_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((trunc_ln71_2_reg_2843_pp0_iter2_reg = ap_const_lv2_3) and (icmp_ln71_reg_2808_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_phi_ln1169_6_reg_1915 <= nodes_features_proj_V_54_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter2_reg = ap_const_lv2_2) and (icmp_ln71_reg_2808_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_phi_ln1169_6_reg_1915 <= nodes_features_proj_V_38_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter2_reg = ap_const_lv2_1) and (icmp_ln71_reg_2808_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_phi_ln1169_6_reg_1915 <= nodes_features_proj_V_22_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter2_reg = ap_const_lv2_0) and (icmp_ln71_reg_2808_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_phi_ln1169_6_reg_1915 <= nodes_features_proj_V_6_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_phi_ln1169_6_reg_1915 <= ap_phi_reg_pp0_iter3_phi_ln1169_6_reg_1915;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_phi_ln1169_7_reg_1928_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                if (((trunc_ln71_2_reg_2843_pp0_iter3_reg = ap_const_lv2_3) and (icmp_ln71_reg_2808_pp0_iter3_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter5_phi_ln1169_7_reg_1928 <= nodes_features_proj_V_55_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter3_reg = ap_const_lv2_2) and (icmp_ln71_reg_2808_pp0_iter3_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter5_phi_ln1169_7_reg_1928 <= nodes_features_proj_V_39_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter3_reg = ap_const_lv2_1) and (icmp_ln71_reg_2808_pp0_iter3_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter5_phi_ln1169_7_reg_1928 <= nodes_features_proj_V_23_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter3_reg = ap_const_lv2_0) and (icmp_ln71_reg_2808_pp0_iter3_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter5_phi_ln1169_7_reg_1928 <= nodes_features_proj_V_7_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter5_phi_ln1169_7_reg_1928 <= ap_phi_reg_pp0_iter4_phi_ln1169_7_reg_1928;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_phi_ln1169_8_reg_1941_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                if (((trunc_ln71_2_reg_2843_pp0_iter3_reg = ap_const_lv2_3) and (icmp_ln71_reg_2808_pp0_iter3_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter5_phi_ln1169_8_reg_1941 <= nodes_features_proj_V_56_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter3_reg = ap_const_lv2_2) and (icmp_ln71_reg_2808_pp0_iter3_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter5_phi_ln1169_8_reg_1941 <= nodes_features_proj_V_40_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter3_reg = ap_const_lv2_1) and (icmp_ln71_reg_2808_pp0_iter3_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter5_phi_ln1169_8_reg_1941 <= nodes_features_proj_V_24_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter3_reg = ap_const_lv2_0) and (icmp_ln71_reg_2808_pp0_iter3_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter5_phi_ln1169_8_reg_1941 <= nodes_features_proj_V_8_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter5_phi_ln1169_8_reg_1941 <= ap_phi_reg_pp0_iter4_phi_ln1169_8_reg_1941;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_phi_ln1169_10_reg_1967_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                if (((trunc_ln71_2_reg_2843_pp0_iter4_reg = ap_const_lv2_3) and (icmp_ln71_reg_2808_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_phi_ln1169_10_reg_1967 <= nodes_features_proj_V_58_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter4_reg = ap_const_lv2_2) and (icmp_ln71_reg_2808_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_phi_ln1169_10_reg_1967 <= nodes_features_proj_V_42_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter4_reg = ap_const_lv2_1) and (icmp_ln71_reg_2808_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_phi_ln1169_10_reg_1967 <= nodes_features_proj_V_26_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter4_reg = ap_const_lv2_0) and (icmp_ln71_reg_2808_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_phi_ln1169_10_reg_1967 <= nodes_features_proj_V_10_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter6_phi_ln1169_10_reg_1967 <= ap_phi_reg_pp0_iter5_phi_ln1169_10_reg_1967;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_phi_ln1169_9_reg_1954_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                if (((trunc_ln71_2_reg_2843_pp0_iter4_reg = ap_const_lv2_3) and (icmp_ln71_reg_2808_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_phi_ln1169_9_reg_1954 <= nodes_features_proj_V_57_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter4_reg = ap_const_lv2_2) and (icmp_ln71_reg_2808_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_phi_ln1169_9_reg_1954 <= nodes_features_proj_V_41_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter4_reg = ap_const_lv2_1) and (icmp_ln71_reg_2808_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_phi_ln1169_9_reg_1954 <= nodes_features_proj_V_25_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter4_reg = ap_const_lv2_0) and (icmp_ln71_reg_2808_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_phi_ln1169_9_reg_1954 <= nodes_features_proj_V_9_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter6_phi_ln1169_9_reg_1954 <= ap_phi_reg_pp0_iter5_phi_ln1169_9_reg_1954;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_phi_ln1169_11_reg_1980_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if (((trunc_ln71_2_reg_2843_pp0_iter5_reg = ap_const_lv2_3) and (icmp_ln71_reg_2808_pp0_iter5_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter7_phi_ln1169_11_reg_1980 <= nodes_features_proj_V_59_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter5_reg = ap_const_lv2_2) and (icmp_ln71_reg_2808_pp0_iter5_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter7_phi_ln1169_11_reg_1980 <= nodes_features_proj_V_43_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter5_reg = ap_const_lv2_1) and (icmp_ln71_reg_2808_pp0_iter5_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter7_phi_ln1169_11_reg_1980 <= nodes_features_proj_V_27_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter5_reg = ap_const_lv2_0) and (icmp_ln71_reg_2808_pp0_iter5_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter7_phi_ln1169_11_reg_1980 <= nodes_features_proj_V_11_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1169_11_reg_1980 <= ap_phi_reg_pp0_iter6_phi_ln1169_11_reg_1980;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_phi_ln1169_12_reg_1993_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if (((trunc_ln71_2_reg_2843_pp0_iter5_reg = ap_const_lv2_3) and (icmp_ln71_reg_2808_pp0_iter5_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter7_phi_ln1169_12_reg_1993 <= nodes_features_proj_V_60_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter5_reg = ap_const_lv2_2) and (icmp_ln71_reg_2808_pp0_iter5_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter7_phi_ln1169_12_reg_1993 <= nodes_features_proj_V_44_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter5_reg = ap_const_lv2_1) and (icmp_ln71_reg_2808_pp0_iter5_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter7_phi_ln1169_12_reg_1993 <= nodes_features_proj_V_28_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter5_reg = ap_const_lv2_0) and (icmp_ln71_reg_2808_pp0_iter5_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter7_phi_ln1169_12_reg_1993 <= nodes_features_proj_V_12_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_phi_ln1169_12_reg_1993 <= ap_phi_reg_pp0_iter6_phi_ln1169_12_reg_1993;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_phi_ln1169_13_reg_2006_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
                if (((trunc_ln71_2_reg_2843_pp0_iter6_reg = ap_const_lv2_3) and (icmp_ln71_reg_2808_pp0_iter6_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter8_phi_ln1169_13_reg_2006 <= nodes_features_proj_V_61_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter6_reg = ap_const_lv2_2) and (icmp_ln71_reg_2808_pp0_iter6_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter8_phi_ln1169_13_reg_2006 <= nodes_features_proj_V_45_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter6_reg = ap_const_lv2_1) and (icmp_ln71_reg_2808_pp0_iter6_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter8_phi_ln1169_13_reg_2006 <= nodes_features_proj_V_29_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter6_reg = ap_const_lv2_0) and (icmp_ln71_reg_2808_pp0_iter6_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter8_phi_ln1169_13_reg_2006 <= nodes_features_proj_V_13_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter8_phi_ln1169_13_reg_2006 <= ap_phi_reg_pp0_iter7_phi_ln1169_13_reg_2006;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_phi_ln1169_14_reg_2019_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
                if (((trunc_ln71_2_reg_2843_pp0_iter6_reg = ap_const_lv2_3) and (icmp_ln71_reg_2808_pp0_iter6_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter8_phi_ln1169_14_reg_2019 <= nodes_features_proj_V_62_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter6_reg = ap_const_lv2_2) and (icmp_ln71_reg_2808_pp0_iter6_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter8_phi_ln1169_14_reg_2019 <= nodes_features_proj_V_46_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter6_reg = ap_const_lv2_1) and (icmp_ln71_reg_2808_pp0_iter6_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter8_phi_ln1169_14_reg_2019 <= nodes_features_proj_V_30_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter6_reg = ap_const_lv2_0) and (icmp_ln71_reg_2808_pp0_iter6_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter8_phi_ln1169_14_reg_2019 <= nodes_features_proj_V_14_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter8_phi_ln1169_14_reg_2019 <= ap_phi_reg_pp0_iter7_phi_ln1169_14_reg_2019;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter9_phi_ln1169_15_reg_2032_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                if (((trunc_ln71_2_reg_2843_pp0_iter7_reg = ap_const_lv2_3) and (icmp_ln71_reg_2808_pp0_iter7_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter9_phi_ln1169_15_reg_2032 <= nodes_features_proj_V_63_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter7_reg = ap_const_lv2_2) and (icmp_ln71_reg_2808_pp0_iter7_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter9_phi_ln1169_15_reg_2032 <= nodes_features_proj_V_47_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter7_reg = ap_const_lv2_1) and (icmp_ln71_reg_2808_pp0_iter7_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter9_phi_ln1169_15_reg_2032 <= nodes_features_proj_V_31_q0;
                elsif (((trunc_ln71_2_reg_2843_pp0_iter7_reg = ap_const_lv2_0) and (icmp_ln71_reg_2808_pp0_iter7_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter9_phi_ln1169_15_reg_2032 <= nodes_features_proj_V_15_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter9_phi_ln1169_15_reg_2032 <= ap_phi_reg_pp0_iter8_phi_ln1169_15_reg_2032;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln71_fu_2071_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_468 <= add_ln71_1_fu_2077_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_468 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    n_fu_460_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln71_fu_2071_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    n_fu_460 <= add_ln72_fu_2170_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    n_fu_460 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    nh_fu_464_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln71_fu_2071_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    nh_fu_464 <= select_ln71_3_fu_2125_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    nh_fu_464 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln71_reg_2808_pp0_iter2_reg <= icmp_ln71_reg_2808_pp0_iter1_reg;
                icmp_ln71_reg_2808_pp0_iter3_reg <= icmp_ln71_reg_2808_pp0_iter2_reg;
                icmp_ln71_reg_2808_pp0_iter4_reg <= icmp_ln71_reg_2808_pp0_iter3_reg;
                icmp_ln71_reg_2808_pp0_iter5_reg <= icmp_ln71_reg_2808_pp0_iter4_reg;
                icmp_ln71_reg_2808_pp0_iter6_reg <= icmp_ln71_reg_2808_pp0_iter5_reg;
                icmp_ln71_reg_2808_pp0_iter7_reg <= icmp_ln71_reg_2808_pp0_iter6_reg;
                icmp_ln71_reg_2808_pp0_iter8_reg <= icmp_ln71_reg_2808_pp0_iter7_reg;
                icmp_ln71_reg_2808_pp0_iter9_reg <= icmp_ln71_reg_2808_pp0_iter8_reg;
                mul_ln1171_78_reg_3963 <= grp_fu_3383_p_dout0;
                select_ln71_1_reg_2816_pp0_iter10_reg <= select_ln71_1_reg_2816_pp0_iter9_reg;
                select_ln71_1_reg_2816_pp0_iter11_reg <= select_ln71_1_reg_2816_pp0_iter10_reg;
                select_ln71_1_reg_2816_pp0_iter2_reg <= select_ln71_1_reg_2816_pp0_iter1_reg;
                select_ln71_1_reg_2816_pp0_iter3_reg <= select_ln71_1_reg_2816_pp0_iter2_reg;
                select_ln71_1_reg_2816_pp0_iter4_reg <= select_ln71_1_reg_2816_pp0_iter3_reg;
                select_ln71_1_reg_2816_pp0_iter5_reg <= select_ln71_1_reg_2816_pp0_iter4_reg;
                select_ln71_1_reg_2816_pp0_iter6_reg <= select_ln71_1_reg_2816_pp0_iter5_reg;
                select_ln71_1_reg_2816_pp0_iter7_reg <= select_ln71_1_reg_2816_pp0_iter6_reg;
                select_ln71_1_reg_2816_pp0_iter8_reg <= select_ln71_1_reg_2816_pp0_iter7_reg;
                select_ln71_1_reg_2816_pp0_iter9_reg <= select_ln71_1_reg_2816_pp0_iter8_reg;
                select_ln71_reg_2812_pp0_iter10_reg <= select_ln71_reg_2812_pp0_iter9_reg;
                select_ln71_reg_2812_pp0_iter11_reg <= select_ln71_reg_2812_pp0_iter10_reg;
                select_ln71_reg_2812_pp0_iter2_reg <= select_ln71_reg_2812_pp0_iter1_reg;
                select_ln71_reg_2812_pp0_iter3_reg <= select_ln71_reg_2812_pp0_iter2_reg;
                select_ln71_reg_2812_pp0_iter4_reg <= select_ln71_reg_2812_pp0_iter3_reg;
                select_ln71_reg_2812_pp0_iter5_reg <= select_ln71_reg_2812_pp0_iter4_reg;
                select_ln71_reg_2812_pp0_iter6_reg <= select_ln71_reg_2812_pp0_iter5_reg;
                select_ln71_reg_2812_pp0_iter7_reg <= select_ln71_reg_2812_pp0_iter6_reg;
                select_ln71_reg_2812_pp0_iter8_reg <= select_ln71_reg_2812_pp0_iter7_reg;
                select_ln71_reg_2812_pp0_iter9_reg <= select_ln71_reg_2812_pp0_iter8_reg;
                tmp_76_reg_3968 <= add_ln1245_76_fu_2709_p2(45 downto 18);
                trunc_ln71_2_reg_2843_pp0_iter2_reg <= trunc_ln71_2_reg_2843_pp0_iter1_reg;
                trunc_ln71_2_reg_2843_pp0_iter3_reg <= trunc_ln71_2_reg_2843_pp0_iter2_reg;
                trunc_ln71_2_reg_2843_pp0_iter4_reg <= trunc_ln71_2_reg_2843_pp0_iter3_reg;
                trunc_ln71_2_reg_2843_pp0_iter5_reg <= trunc_ln71_2_reg_2843_pp0_iter4_reg;
                trunc_ln71_2_reg_2843_pp0_iter6_reg <= trunc_ln71_2_reg_2843_pp0_iter5_reg;
                trunc_ln71_2_reg_2843_pp0_iter7_reg <= trunc_ln71_2_reg_2843_pp0_iter6_reg;
                    trunc_ln77_cast_reg_2857_pp0_iter2_reg(4 downto 0) <= trunc_ln77_cast_reg_2857_pp0_iter1_reg(4 downto 0);
                    trunc_ln77_cast_reg_2857_pp0_iter3_reg(4 downto 0) <= trunc_ln77_cast_reg_2857_pp0_iter2_reg(4 downto 0);
                    trunc_ln77_cast_reg_2857_pp0_iter4_reg(4 downto 0) <= trunc_ln77_cast_reg_2857_pp0_iter3_reg(4 downto 0);
                    trunc_ln77_cast_reg_2857_pp0_iter5_reg(4 downto 0) <= trunc_ln77_cast_reg_2857_pp0_iter4_reg(4 downto 0);
                    zext_ln1171_reg_2821_pp0_iter2_reg(4 downto 0) <= zext_ln1171_reg_2821_pp0_iter1_reg(4 downto 0);
                    zext_ln1171_reg_2821_pp0_iter3_reg(4 downto 0) <= zext_ln1171_reg_2821_pp0_iter2_reg(4 downto 0);
                    zext_ln1171_reg_2821_pp0_iter4_reg(4 downto 0) <= zext_ln1171_reg_2821_pp0_iter3_reg(4 downto 0);
                    zext_ln1171_reg_2821_pp0_iter5_reg(4 downto 0) <= zext_ln1171_reg_2821_pp0_iter4_reg(4 downto 0);
                    zext_ln1171_reg_2821_pp0_iter6_reg(4 downto 0) <= zext_ln1171_reg_2821_pp0_iter5_reg(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln71_reg_2808 <= icmp_ln71_fu_2071_p2;
                icmp_ln71_reg_2808_pp0_iter1_reg <= icmp_ln71_reg_2808;
                select_ln71_1_reg_2816_pp0_iter1_reg <= select_ln71_1_reg_2816;
                select_ln71_reg_2812_pp0_iter1_reg <= select_ln71_reg_2812;
                trunc_ln71_2_reg_2843_pp0_iter1_reg <= trunc_ln71_2_reg_2843;
                    trunc_ln77_cast_reg_2857_pp0_iter1_reg(4 downto 0) <= trunc_ln77_cast_reg_2857(4 downto 0);
                    zext_ln1171_reg_2821_pp0_iter1_reg(4 downto 0) <= zext_ln1171_reg_2821(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_phi_ln1169_10_reg_1967 <= ap_phi_reg_pp0_iter0_phi_ln1169_10_reg_1967;
                ap_phi_reg_pp0_iter1_phi_ln1169_11_reg_1980 <= ap_phi_reg_pp0_iter0_phi_ln1169_11_reg_1980;
                ap_phi_reg_pp0_iter1_phi_ln1169_12_reg_1993 <= ap_phi_reg_pp0_iter0_phi_ln1169_12_reg_1993;
                ap_phi_reg_pp0_iter1_phi_ln1169_13_reg_2006 <= ap_phi_reg_pp0_iter0_phi_ln1169_13_reg_2006;
                ap_phi_reg_pp0_iter1_phi_ln1169_14_reg_2019 <= ap_phi_reg_pp0_iter0_phi_ln1169_14_reg_2019;
                ap_phi_reg_pp0_iter1_phi_ln1169_15_reg_2032 <= ap_phi_reg_pp0_iter0_phi_ln1169_15_reg_2032;
                ap_phi_reg_pp0_iter1_phi_ln1169_1_reg_1850 <= ap_phi_reg_pp0_iter0_phi_ln1169_1_reg_1850;
                ap_phi_reg_pp0_iter1_phi_ln1169_2_reg_1863 <= ap_phi_reg_pp0_iter0_phi_ln1169_2_reg_1863;
                ap_phi_reg_pp0_iter1_phi_ln1169_3_reg_1876 <= ap_phi_reg_pp0_iter0_phi_ln1169_3_reg_1876;
                ap_phi_reg_pp0_iter1_phi_ln1169_4_reg_1889 <= ap_phi_reg_pp0_iter0_phi_ln1169_4_reg_1889;
                ap_phi_reg_pp0_iter1_phi_ln1169_5_reg_1902 <= ap_phi_reg_pp0_iter0_phi_ln1169_5_reg_1902;
                ap_phi_reg_pp0_iter1_phi_ln1169_6_reg_1915 <= ap_phi_reg_pp0_iter0_phi_ln1169_6_reg_1915;
                ap_phi_reg_pp0_iter1_phi_ln1169_7_reg_1928 <= ap_phi_reg_pp0_iter0_phi_ln1169_7_reg_1928;
                ap_phi_reg_pp0_iter1_phi_ln1169_8_reg_1941 <= ap_phi_reg_pp0_iter0_phi_ln1169_8_reg_1941;
                ap_phi_reg_pp0_iter1_phi_ln1169_9_reg_1954 <= ap_phi_reg_pp0_iter0_phi_ln1169_9_reg_1954;
                ap_phi_reg_pp0_iter1_phi_ln1169_reg_1837 <= ap_phi_reg_pp0_iter0_phi_ln1169_reg_1837;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_phi_ln1169_10_reg_1967 <= ap_phi_reg_pp0_iter1_phi_ln1169_10_reg_1967;
                ap_phi_reg_pp0_iter2_phi_ln1169_11_reg_1980 <= ap_phi_reg_pp0_iter1_phi_ln1169_11_reg_1980;
                ap_phi_reg_pp0_iter2_phi_ln1169_12_reg_1993 <= ap_phi_reg_pp0_iter1_phi_ln1169_12_reg_1993;
                ap_phi_reg_pp0_iter2_phi_ln1169_13_reg_2006 <= ap_phi_reg_pp0_iter1_phi_ln1169_13_reg_2006;
                ap_phi_reg_pp0_iter2_phi_ln1169_14_reg_2019 <= ap_phi_reg_pp0_iter1_phi_ln1169_14_reg_2019;
                ap_phi_reg_pp0_iter2_phi_ln1169_15_reg_2032 <= ap_phi_reg_pp0_iter1_phi_ln1169_15_reg_2032;
                ap_phi_reg_pp0_iter2_phi_ln1169_3_reg_1876 <= ap_phi_reg_pp0_iter1_phi_ln1169_3_reg_1876;
                ap_phi_reg_pp0_iter2_phi_ln1169_4_reg_1889 <= ap_phi_reg_pp0_iter1_phi_ln1169_4_reg_1889;
                ap_phi_reg_pp0_iter2_phi_ln1169_5_reg_1902 <= ap_phi_reg_pp0_iter1_phi_ln1169_5_reg_1902;
                ap_phi_reg_pp0_iter2_phi_ln1169_6_reg_1915 <= ap_phi_reg_pp0_iter1_phi_ln1169_6_reg_1915;
                ap_phi_reg_pp0_iter2_phi_ln1169_7_reg_1928 <= ap_phi_reg_pp0_iter1_phi_ln1169_7_reg_1928;
                ap_phi_reg_pp0_iter2_phi_ln1169_8_reg_1941 <= ap_phi_reg_pp0_iter1_phi_ln1169_8_reg_1941;
                ap_phi_reg_pp0_iter2_phi_ln1169_9_reg_1954 <= ap_phi_reg_pp0_iter1_phi_ln1169_9_reg_1954;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_phi_ln1169_10_reg_1967 <= ap_phi_reg_pp0_iter2_phi_ln1169_10_reg_1967;
                ap_phi_reg_pp0_iter3_phi_ln1169_11_reg_1980 <= ap_phi_reg_pp0_iter2_phi_ln1169_11_reg_1980;
                ap_phi_reg_pp0_iter3_phi_ln1169_12_reg_1993 <= ap_phi_reg_pp0_iter2_phi_ln1169_12_reg_1993;
                ap_phi_reg_pp0_iter3_phi_ln1169_13_reg_2006 <= ap_phi_reg_pp0_iter2_phi_ln1169_13_reg_2006;
                ap_phi_reg_pp0_iter3_phi_ln1169_14_reg_2019 <= ap_phi_reg_pp0_iter2_phi_ln1169_14_reg_2019;
                ap_phi_reg_pp0_iter3_phi_ln1169_15_reg_2032 <= ap_phi_reg_pp0_iter2_phi_ln1169_15_reg_2032;
                ap_phi_reg_pp0_iter3_phi_ln1169_5_reg_1902 <= ap_phi_reg_pp0_iter2_phi_ln1169_5_reg_1902;
                ap_phi_reg_pp0_iter3_phi_ln1169_6_reg_1915 <= ap_phi_reg_pp0_iter2_phi_ln1169_6_reg_1915;
                ap_phi_reg_pp0_iter3_phi_ln1169_7_reg_1928 <= ap_phi_reg_pp0_iter2_phi_ln1169_7_reg_1928;
                ap_phi_reg_pp0_iter3_phi_ln1169_8_reg_1941 <= ap_phi_reg_pp0_iter2_phi_ln1169_8_reg_1941;
                ap_phi_reg_pp0_iter3_phi_ln1169_9_reg_1954 <= ap_phi_reg_pp0_iter2_phi_ln1169_9_reg_1954;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_phi_ln1169_10_reg_1967 <= ap_phi_reg_pp0_iter3_phi_ln1169_10_reg_1967;
                ap_phi_reg_pp0_iter4_phi_ln1169_11_reg_1980 <= ap_phi_reg_pp0_iter3_phi_ln1169_11_reg_1980;
                ap_phi_reg_pp0_iter4_phi_ln1169_12_reg_1993 <= ap_phi_reg_pp0_iter3_phi_ln1169_12_reg_1993;
                ap_phi_reg_pp0_iter4_phi_ln1169_13_reg_2006 <= ap_phi_reg_pp0_iter3_phi_ln1169_13_reg_2006;
                ap_phi_reg_pp0_iter4_phi_ln1169_14_reg_2019 <= ap_phi_reg_pp0_iter3_phi_ln1169_14_reg_2019;
                ap_phi_reg_pp0_iter4_phi_ln1169_15_reg_2032 <= ap_phi_reg_pp0_iter3_phi_ln1169_15_reg_2032;
                ap_phi_reg_pp0_iter4_phi_ln1169_7_reg_1928 <= ap_phi_reg_pp0_iter3_phi_ln1169_7_reg_1928;
                ap_phi_reg_pp0_iter4_phi_ln1169_8_reg_1941 <= ap_phi_reg_pp0_iter3_phi_ln1169_8_reg_1941;
                ap_phi_reg_pp0_iter4_phi_ln1169_9_reg_1954 <= ap_phi_reg_pp0_iter3_phi_ln1169_9_reg_1954;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_phi_ln1169_10_reg_1967 <= ap_phi_reg_pp0_iter4_phi_ln1169_10_reg_1967;
                ap_phi_reg_pp0_iter5_phi_ln1169_11_reg_1980 <= ap_phi_reg_pp0_iter4_phi_ln1169_11_reg_1980;
                ap_phi_reg_pp0_iter5_phi_ln1169_12_reg_1993 <= ap_phi_reg_pp0_iter4_phi_ln1169_12_reg_1993;
                ap_phi_reg_pp0_iter5_phi_ln1169_13_reg_2006 <= ap_phi_reg_pp0_iter4_phi_ln1169_13_reg_2006;
                ap_phi_reg_pp0_iter5_phi_ln1169_14_reg_2019 <= ap_phi_reg_pp0_iter4_phi_ln1169_14_reg_2019;
                ap_phi_reg_pp0_iter5_phi_ln1169_15_reg_2032 <= ap_phi_reg_pp0_iter4_phi_ln1169_15_reg_2032;
                ap_phi_reg_pp0_iter5_phi_ln1169_9_reg_1954 <= ap_phi_reg_pp0_iter4_phi_ln1169_9_reg_1954;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter6_phi_ln1169_11_reg_1980 <= ap_phi_reg_pp0_iter5_phi_ln1169_11_reg_1980;
                ap_phi_reg_pp0_iter6_phi_ln1169_12_reg_1993 <= ap_phi_reg_pp0_iter5_phi_ln1169_12_reg_1993;
                ap_phi_reg_pp0_iter6_phi_ln1169_13_reg_2006 <= ap_phi_reg_pp0_iter5_phi_ln1169_13_reg_2006;
                ap_phi_reg_pp0_iter6_phi_ln1169_14_reg_2019 <= ap_phi_reg_pp0_iter5_phi_ln1169_14_reg_2019;
                ap_phi_reg_pp0_iter6_phi_ln1169_15_reg_2032 <= ap_phi_reg_pp0_iter5_phi_ln1169_15_reg_2032;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter7_phi_ln1169_13_reg_2006 <= ap_phi_reg_pp0_iter6_phi_ln1169_13_reg_2006;
                ap_phi_reg_pp0_iter7_phi_ln1169_14_reg_2019 <= ap_phi_reg_pp0_iter6_phi_ln1169_14_reg_2019;
                ap_phi_reg_pp0_iter7_phi_ln1169_15_reg_2032 <= ap_phi_reg_pp0_iter6_phi_ln1169_15_reg_2032;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter8_phi_ln1169_15_reg_2032 <= ap_phi_reg_pp0_iter7_phi_ln1169_15_reg_2032;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln71_reg_2808_pp0_iter3_reg = ap_const_lv1_0))) then
                mul_ln1171_64_reg_3378 <= grp_fu_3327_p_dout0;
                mul_ln1171_65_reg_3388 <= grp_fu_3331_p_dout0;
                scoring_fn_target_V_7_load_reg_3358 <= scoring_fn_target_V_7_q0;
                scoring_fn_target_V_8_load_reg_3363 <= scoring_fn_target_V_8_q0;
                tmp_s_reg_3383 <= grp_fu_3323_p_dout0(45 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln71_reg_2808_pp0_iter4_reg = ap_const_lv1_0))) then
                mul_ln1171_66_reg_3513 <= grp_fu_3335_p_dout0;
                mul_ln1171_67_reg_3523 <= grp_fu_3339_p_dout0;
                scoring_fn_target_V_10_load_reg_3498 <= scoring_fn_target_V_10_q0;
                scoring_fn_target_V_9_load_reg_3493 <= scoring_fn_target_V_9_q0;
                tmp_64_reg_3518 <= add_ln1245_64_fu_2328_p2(45 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln71_reg_2808_pp0_iter5_reg = ap_const_lv1_0))) then
                mul_ln1171_68_reg_3648 <= grp_fu_3343_p_dout0;
                mul_ln1171_69_reg_3658 <= grp_fu_3347_p_dout0;
                    nodes_features_proj_V_15_addr_reg_3753(4 downto 0) <= trunc_ln77_cast_reg_2857_pp0_iter5_reg(7 - 1 downto 0)(4 downto 0);
                    nodes_features_proj_V_31_addr_reg_3758(4 downto 0) <= trunc_ln77_cast_reg_2857_pp0_iter5_reg(7 - 1 downto 0)(4 downto 0);
                    nodes_features_proj_V_47_addr_reg_3763(4 downto 0) <= trunc_ln77_cast_reg_2857_pp0_iter5_reg(7 - 1 downto 0)(4 downto 0);
                    nodes_features_proj_V_63_addr_reg_3768(4 downto 0) <= trunc_ln77_cast_reg_2857_pp0_iter5_reg(7 - 1 downto 0)(4 downto 0);
                scoring_fn_target_V_11_load_reg_3628 <= scoring_fn_target_V_11_q0;
                scoring_fn_target_V_12_load_reg_3633 <= scoring_fn_target_V_12_q0;
                tmp_66_reg_3653 <= add_ln1245_66_fu_2399_p2(45 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln71_reg_2808_pp0_iter6_reg = ap_const_lv1_0))) then
                mul_ln1171_70_reg_3798 <= grp_fu_3351_p_dout0;
                mul_ln1171_71_reg_3808 <= grp_fu_3355_p_dout0;
                scoring_fn_target_V_13_load_reg_3783 <= scoring_fn_target_V_13_q0;
                scoring_fn_target_V_14_load_reg_3788 <= scoring_fn_target_V_14_q0;
                tmp_68_reg_3803 <= add_ln1245_68_fu_2470_p2(45 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln71_reg_2808_pp0_iter7_reg = ap_const_lv1_0))) then
                mul_ln1171_72_reg_3878 <= grp_fu_3359_p_dout0;
                mul_ln1171_73_reg_3888 <= grp_fu_3363_p_dout0;
                scoring_fn_target_V_15_load_reg_3873 <= scoring_fn_target_V_15_q0;
                tmp_70_reg_3883 <= add_ln1245_70_fu_2541_p2(45 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln71_reg_2808_pp0_iter8_reg = ap_const_lv1_0))) then
                mul_ln1171_74_reg_3928 <= grp_fu_3367_p_dout0;
                mul_ln1171_75_reg_3938 <= grp_fu_3371_p_dout0;
                tmp_72_reg_3933 <= add_ln1245_72_fu_2609_p2(45 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln71_reg_2808_pp0_iter9_reg = ap_const_lv1_0))) then
                mul_ln1171_76_reg_3948 <= grp_fu_3375_p_dout0;
                mul_ln1171_77_reg_3958 <= grp_fu_3379_p_dout0;
                tmp_74_reg_3953 <= add_ln1245_74_fu_2664_p2(45 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln71_reg_2808 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                scoring_fn_target_V_0_load_reg_2973 <= scoring_fn_target_V_0_q0;
                scoring_fn_target_V_1_load_reg_2978 <= scoring_fn_target_V_1_q0;
                scoring_fn_target_V_2_load_reg_2983 <= scoring_fn_target_V_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln71_reg_2808_pp0_iter1_reg = ap_const_lv1_0))) then
                scoring_fn_target_V_3_load_reg_3113 <= scoring_fn_target_V_3_q0;
                scoring_fn_target_V_4_load_reg_3118 <= scoring_fn_target_V_4_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln71_reg_2808_pp0_iter2_reg = ap_const_lv1_0))) then
                scoring_fn_target_V_5_load_reg_3238 <= scoring_fn_target_V_5_q0;
                scoring_fn_target_V_6_load_reg_3243 <= scoring_fn_target_V_6_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln71_fu_2071_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln71_1_reg_2816 <= select_ln71_1_fu_2117_p3;
                select_ln71_reg_2812 <= select_ln71_fu_2101_p3;
                trunc_ln71_2_reg_2843 <= trunc_ln71_2_fu_2150_p1;
                    trunc_ln77_cast_reg_2857(4 downto 0) <= trunc_ln77_cast_fu_2154_p1(4 downto 0);
                    zext_ln1171_reg_2821(4 downto 0) <= zext_ln1171_fu_2143_p1(4 downto 0);
            end if;
        end if;
    end process;
    zext_ln1171_reg_2821(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln1171_reg_2821_pp0_iter1_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln1171_reg_2821_pp0_iter2_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln1171_reg_2821_pp0_iter3_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln1171_reg_2821_pp0_iter4_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln1171_reg_2821_pp0_iter5_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln1171_reg_2821_pp0_iter6_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    trunc_ln77_cast_reg_2857(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    trunc_ln77_cast_reg_2857_pp0_iter1_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    trunc_ln77_cast_reg_2857_pp0_iter2_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    trunc_ln77_cast_reg_2857_pp0_iter3_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    trunc_ln77_cast_reg_2857_pp0_iter4_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    trunc_ln77_cast_reg_2857_pp0_iter5_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    nodes_features_proj_V_15_addr_reg_3753(6 downto 5) <= "00";
    nodes_features_proj_V_31_addr_reg_3758(6 downto 5) <= "00";
    nodes_features_proj_V_47_addr_reg_3763(6 downto 5) <= "00";
    nodes_features_proj_V_63_addr_reg_3768(6 downto 5) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1245_64_fu_2328_p2 <= std_logic_vector(unsigned(shl_ln737_s_fu_2320_p3) + unsigned(mul_ln1171_65_reg_3388));
    add_ln1245_65_fu_2376_p2 <= std_logic_vector(unsigned(shl_ln737_63_fu_2369_p3) + unsigned(mul_ln1171_66_reg_3513));
    add_ln1245_66_fu_2399_p2 <= std_logic_vector(unsigned(shl_ln737_64_fu_2391_p3) + unsigned(mul_ln1171_67_reg_3523));
    add_ln1245_67_fu_2447_p2 <= std_logic_vector(unsigned(shl_ln737_65_fu_2440_p3) + unsigned(mul_ln1171_68_reg_3648));
    add_ln1245_68_fu_2470_p2 <= std_logic_vector(unsigned(shl_ln737_66_fu_2462_p3) + unsigned(mul_ln1171_69_reg_3658));
    add_ln1245_69_fu_2518_p2 <= std_logic_vector(unsigned(shl_ln737_67_fu_2511_p3) + unsigned(mul_ln1171_70_reg_3798));
    add_ln1245_70_fu_2541_p2 <= std_logic_vector(unsigned(shl_ln737_68_fu_2533_p3) + unsigned(mul_ln1171_71_reg_3808));
    add_ln1245_71_fu_2586_p2 <= std_logic_vector(unsigned(shl_ln737_69_fu_2579_p3) + unsigned(mul_ln1171_72_reg_3878));
    add_ln1245_72_fu_2609_p2 <= std_logic_vector(unsigned(shl_ln737_70_fu_2601_p3) + unsigned(mul_ln1171_73_reg_3888));
    add_ln1245_73_fu_2641_p2 <= std_logic_vector(unsigned(shl_ln737_71_fu_2634_p3) + unsigned(mul_ln1171_74_reg_3928));
    add_ln1245_74_fu_2664_p2 <= std_logic_vector(unsigned(shl_ln737_72_fu_2656_p3) + unsigned(mul_ln1171_75_reg_3938));
    add_ln1245_75_fu_2686_p2 <= std_logic_vector(unsigned(shl_ln737_73_fu_2679_p3) + unsigned(mul_ln1171_76_reg_3948));
    add_ln1245_76_fu_2709_p2 <= std_logic_vector(unsigned(shl_ln737_74_fu_2701_p3) + unsigned(mul_ln1171_77_reg_3958));
    add_ln1245_77_fu_2753_p2 <= std_logic_vector(unsigned(shl_ln737_75_fu_2746_p3) + unsigned(mul_ln1171_78_reg_3963));
    add_ln1245_fu_2305_p2 <= std_logic_vector(unsigned(shl_ln_fu_2298_p3) + unsigned(mul_ln1171_64_reg_3378));
    add_ln71_1_fu_2077_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv7_1));
    add_ln71_2_fu_2137_p2 <= std_logic_vector(unsigned(tmp_fu_2045_p3) + unsigned(zext_ln71_fu_2133_p1));
    add_ln71_fu_2089_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_nh_load) + unsigned(ap_const_lv3_1));
    add_ln72_fu_2170_p2 <= std_logic_vector(unsigned(select_ln71_fu_2101_p3) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1365_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_1365 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln71_fu_2071_p2)
    begin
        if (((icmp_ln71_fu_2071_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter11_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_phi_ln1169_10_reg_1967 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_11_reg_1980 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_12_reg_1993 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_13_reg_2006 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_14_reg_2019 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_15_reg_2032 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_1_reg_1850 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_2_reg_1863 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_3_reg_1876 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_4_reg_1889 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_5_reg_1902 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_6_reg_1915 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_7_reg_1928 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_8_reg_1941 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_9_reg_1954 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1169_reg_1837 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_468)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_468;
        end if; 
    end process;


    ap_sig_allocacmp_n_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, n_fu_460, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_n_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_n_load <= n_fu_460;
        end if; 
    end process;


    ap_sig_allocacmp_nh_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, nh_fu_464)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_nh_load <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_nh_load <= nh_fu_464;
        end if; 
    end process;

    grp_fu_3323_p_ce <= ap_const_logic_1;
    grp_fu_3323_p_din0 <= sext_ln71_fu_2191_p1(28 - 1 downto 0);
    grp_fu_3323_p_din1 <= sext_ln1171_fu_2200_p1(28 - 1 downto 0);
    grp_fu_3327_p_ce <= ap_const_logic_1;
    grp_fu_3327_p_din0 <= sext_ln71_1_fu_2194_p1(28 - 1 downto 0);
    grp_fu_3327_p_din1 <= sext_ln1171_64_fu_2210_p1(28 - 1 downto 0);
    grp_fu_3331_p_ce <= ap_const_logic_1;
    grp_fu_3331_p_din0 <= sext_ln71_2_fu_2197_p1(28 - 1 downto 0);
    grp_fu_3331_p_din1 <= sext_ln1171_65_fu_2220_p1(28 - 1 downto 0);
    grp_fu_3335_p_ce <= ap_const_logic_1;
    grp_fu_3335_p_din0 <= sext_ln71_3_fu_2230_p1(28 - 1 downto 0);
    grp_fu_3335_p_din1 <= sext_ln1171_66_fu_2236_p1(28 - 1 downto 0);
    grp_fu_3339_p_ce <= ap_const_logic_1;
    grp_fu_3339_p_din0 <= sext_ln71_4_fu_2233_p1(28 - 1 downto 0);
    grp_fu_3339_p_din1 <= sext_ln1171_67_fu_2246_p1(28 - 1 downto 0);
    grp_fu_3343_p_ce <= ap_const_logic_1;
    grp_fu_3343_p_din0 <= sext_ln71_5_fu_2256_p1(28 - 1 downto 0);
    grp_fu_3343_p_din1 <= sext_ln1171_68_fu_2272_p1(28 - 1 downto 0);
    grp_fu_3347_p_ce <= ap_const_logic_1;
    grp_fu_3347_p_din0 <= sext_ln71_6_fu_2259_p1(28 - 1 downto 0);
    grp_fu_3347_p_din1 <= sext_ln1171_69_fu_2282_p1(28 - 1 downto 0);
    grp_fu_3351_p_ce <= ap_const_logic_1;
    grp_fu_3351_p_din0 <= sext_ln71_7_fu_2292_p1(28 - 1 downto 0);
    grp_fu_3351_p_din1 <= sext_ln1171_70_fu_2343_p1(28 - 1 downto 0);
    grp_fu_3355_p_ce <= ap_const_logic_1;
    grp_fu_3355_p_din0 <= sext_ln71_8_fu_2295_p1(28 - 1 downto 0);
    grp_fu_3355_p_din1 <= sext_ln1171_71_fu_2353_p1(28 - 1 downto 0);
    grp_fu_3359_p_ce <= ap_const_logic_1;
    grp_fu_3359_p_din0 <= sext_ln71_9_fu_2363_p1(28 - 1 downto 0);
    grp_fu_3359_p_din1 <= sext_ln1171_72_fu_2414_p1(28 - 1 downto 0);
    grp_fu_3363_p_ce <= ap_const_logic_1;
    grp_fu_3363_p_din0 <= sext_ln71_10_fu_2366_p1(28 - 1 downto 0);
    grp_fu_3363_p_din1 <= sext_ln1171_73_fu_2424_p1(28 - 1 downto 0);
    grp_fu_3367_p_ce <= ap_const_logic_1;
    grp_fu_3367_p_din0 <= sext_ln71_11_fu_2434_p1(28 - 1 downto 0);
    grp_fu_3367_p_din1 <= sext_ln1171_74_fu_2485_p1(28 - 1 downto 0);
    grp_fu_3371_p_ce <= ap_const_logic_1;
    grp_fu_3371_p_din0 <= sext_ln71_12_fu_2437_p1(28 - 1 downto 0);
    grp_fu_3371_p_din1 <= sext_ln1171_75_fu_2495_p1(28 - 1 downto 0);
    grp_fu_3375_p_ce <= ap_const_logic_1;
    grp_fu_3375_p_din0 <= sext_ln71_13_fu_2505_p1(28 - 1 downto 0);
    grp_fu_3375_p_din1 <= sext_ln1171_76_fu_2556_p1(28 - 1 downto 0);
    grp_fu_3379_p_ce <= ap_const_logic_1;
    grp_fu_3379_p_din0 <= sext_ln71_14_fu_2508_p1(28 - 1 downto 0);
    grp_fu_3379_p_din1 <= sext_ln1171_77_fu_2566_p1(28 - 1 downto 0);
    grp_fu_3383_p_ce <= ap_const_logic_1;
    grp_fu_3383_p_din0 <= sext_ln71_15_fu_2576_p1(28 - 1 downto 0);
    grp_fu_3383_p_din1 <= sext_ln1171_78_fu_2624_p1(28 - 1 downto 0);
    icmp_ln71_fu_2071_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv7_4C) else "0";
    icmp_ln72_fu_2095_p2 <= "1" when (ap_sig_allocacmp_n_load = ap_const_lv5_13) else "0";
    nodes_features_proj_V_0_address0 <= trunc_ln77_cast_fu_2154_p1(7 - 1 downto 0);

    nodes_features_proj_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_0_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_10_address0 <= trunc_ln77_cast_reg_2857_pp0_iter3_reg(7 - 1 downto 0);

    nodes_features_proj_V_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            nodes_features_proj_V_10_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_11_address0 <= trunc_ln77_cast_reg_2857_pp0_iter4_reg(7 - 1 downto 0);

    nodes_features_proj_V_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            nodes_features_proj_V_11_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_12_address0 <= trunc_ln77_cast_reg_2857_pp0_iter4_reg(7 - 1 downto 0);

    nodes_features_proj_V_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            nodes_features_proj_V_12_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_13_address0 <= trunc_ln77_cast_reg_2857_pp0_iter5_reg(7 - 1 downto 0);

    nodes_features_proj_V_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            nodes_features_proj_V_13_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_14_address0 <= trunc_ln77_cast_reg_2857_pp0_iter5_reg(7 - 1 downto 0);

    nodes_features_proj_V_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            nodes_features_proj_V_14_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_15_address0 <= nodes_features_proj_V_15_addr_reg_3753;

    nodes_features_proj_V_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            nodes_features_proj_V_15_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_16_address0 <= trunc_ln77_cast_fu_2154_p1(7 - 1 downto 0);

    nodes_features_proj_V_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_16_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_17_address0 <= trunc_ln77_cast_fu_2154_p1(7 - 1 downto 0);

    nodes_features_proj_V_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_17_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_18_address0 <= trunc_ln77_cast_fu_2154_p1(7 - 1 downto 0);

    nodes_features_proj_V_18_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_18_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_19_address0 <= trunc_ln77_cast_reg_2857(7 - 1 downto 0);

    nodes_features_proj_V_19_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_19_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_1_address0 <= trunc_ln77_cast_fu_2154_p1(7 - 1 downto 0);

    nodes_features_proj_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_1_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_20_address0 <= trunc_ln77_cast_reg_2857(7 - 1 downto 0);

    nodes_features_proj_V_20_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_20_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_21_address0 <= trunc_ln77_cast_reg_2857_pp0_iter1_reg(7 - 1 downto 0);

    nodes_features_proj_V_21_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            nodes_features_proj_V_21_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_22_address0 <= trunc_ln77_cast_reg_2857_pp0_iter1_reg(7 - 1 downto 0);

    nodes_features_proj_V_22_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            nodes_features_proj_V_22_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_23_address0 <= trunc_ln77_cast_reg_2857_pp0_iter2_reg(7 - 1 downto 0);

    nodes_features_proj_V_23_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            nodes_features_proj_V_23_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_24_address0 <= trunc_ln77_cast_reg_2857_pp0_iter2_reg(7 - 1 downto 0);

    nodes_features_proj_V_24_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            nodes_features_proj_V_24_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_25_address0 <= trunc_ln77_cast_reg_2857_pp0_iter3_reg(7 - 1 downto 0);

    nodes_features_proj_V_25_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            nodes_features_proj_V_25_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_26_address0 <= trunc_ln77_cast_reg_2857_pp0_iter3_reg(7 - 1 downto 0);

    nodes_features_proj_V_26_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            nodes_features_proj_V_26_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_27_address0 <= trunc_ln77_cast_reg_2857_pp0_iter4_reg(7 - 1 downto 0);

    nodes_features_proj_V_27_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            nodes_features_proj_V_27_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_28_address0 <= trunc_ln77_cast_reg_2857_pp0_iter4_reg(7 - 1 downto 0);

    nodes_features_proj_V_28_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            nodes_features_proj_V_28_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_29_address0 <= trunc_ln77_cast_reg_2857_pp0_iter5_reg(7 - 1 downto 0);

    nodes_features_proj_V_29_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            nodes_features_proj_V_29_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_2_address0 <= trunc_ln77_cast_fu_2154_p1(7 - 1 downto 0);

    nodes_features_proj_V_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_2_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_30_address0 <= trunc_ln77_cast_reg_2857_pp0_iter5_reg(7 - 1 downto 0);

    nodes_features_proj_V_30_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            nodes_features_proj_V_30_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_31_address0 <= nodes_features_proj_V_31_addr_reg_3758;

    nodes_features_proj_V_31_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            nodes_features_proj_V_31_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_32_address0 <= trunc_ln77_cast_fu_2154_p1(7 - 1 downto 0);

    nodes_features_proj_V_32_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_32_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_33_address0 <= trunc_ln77_cast_fu_2154_p1(7 - 1 downto 0);

    nodes_features_proj_V_33_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_33_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_34_address0 <= trunc_ln77_cast_fu_2154_p1(7 - 1 downto 0);

    nodes_features_proj_V_34_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_34_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_35_address0 <= trunc_ln77_cast_reg_2857(7 - 1 downto 0);

    nodes_features_proj_V_35_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_35_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_36_address0 <= trunc_ln77_cast_reg_2857(7 - 1 downto 0);

    nodes_features_proj_V_36_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_36_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_37_address0 <= trunc_ln77_cast_reg_2857_pp0_iter1_reg(7 - 1 downto 0);

    nodes_features_proj_V_37_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            nodes_features_proj_V_37_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_38_address0 <= trunc_ln77_cast_reg_2857_pp0_iter1_reg(7 - 1 downto 0);

    nodes_features_proj_V_38_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            nodes_features_proj_V_38_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_39_address0 <= trunc_ln77_cast_reg_2857_pp0_iter2_reg(7 - 1 downto 0);

    nodes_features_proj_V_39_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            nodes_features_proj_V_39_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_3_address0 <= trunc_ln77_cast_reg_2857(7 - 1 downto 0);

    nodes_features_proj_V_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_3_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_40_address0 <= trunc_ln77_cast_reg_2857_pp0_iter2_reg(7 - 1 downto 0);

    nodes_features_proj_V_40_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            nodes_features_proj_V_40_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_41_address0 <= trunc_ln77_cast_reg_2857_pp0_iter3_reg(7 - 1 downto 0);

    nodes_features_proj_V_41_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            nodes_features_proj_V_41_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_42_address0 <= trunc_ln77_cast_reg_2857_pp0_iter3_reg(7 - 1 downto 0);

    nodes_features_proj_V_42_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            nodes_features_proj_V_42_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_43_address0 <= trunc_ln77_cast_reg_2857_pp0_iter4_reg(7 - 1 downto 0);

    nodes_features_proj_V_43_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            nodes_features_proj_V_43_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_44_address0 <= trunc_ln77_cast_reg_2857_pp0_iter4_reg(7 - 1 downto 0);

    nodes_features_proj_V_44_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            nodes_features_proj_V_44_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_45_address0 <= trunc_ln77_cast_reg_2857_pp0_iter5_reg(7 - 1 downto 0);

    nodes_features_proj_V_45_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            nodes_features_proj_V_45_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_46_address0 <= trunc_ln77_cast_reg_2857_pp0_iter5_reg(7 - 1 downto 0);

    nodes_features_proj_V_46_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            nodes_features_proj_V_46_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_47_address0 <= nodes_features_proj_V_47_addr_reg_3763;

    nodes_features_proj_V_47_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            nodes_features_proj_V_47_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_48_address0 <= trunc_ln77_cast_fu_2154_p1(7 - 1 downto 0);

    nodes_features_proj_V_48_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_48_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_49_address0 <= trunc_ln77_cast_fu_2154_p1(7 - 1 downto 0);

    nodes_features_proj_V_49_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_49_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_4_address0 <= trunc_ln77_cast_reg_2857(7 - 1 downto 0);

    nodes_features_proj_V_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_4_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_50_address0 <= trunc_ln77_cast_fu_2154_p1(7 - 1 downto 0);

    nodes_features_proj_V_50_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_50_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_51_address0 <= trunc_ln77_cast_reg_2857(7 - 1 downto 0);

    nodes_features_proj_V_51_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_51_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_52_address0 <= trunc_ln77_cast_reg_2857(7 - 1 downto 0);

    nodes_features_proj_V_52_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nodes_features_proj_V_52_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_53_address0 <= trunc_ln77_cast_reg_2857_pp0_iter1_reg(7 - 1 downto 0);

    nodes_features_proj_V_53_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            nodes_features_proj_V_53_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_54_address0 <= trunc_ln77_cast_reg_2857_pp0_iter1_reg(7 - 1 downto 0);

    nodes_features_proj_V_54_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            nodes_features_proj_V_54_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_55_address0 <= trunc_ln77_cast_reg_2857_pp0_iter2_reg(7 - 1 downto 0);

    nodes_features_proj_V_55_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            nodes_features_proj_V_55_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_56_address0 <= trunc_ln77_cast_reg_2857_pp0_iter2_reg(7 - 1 downto 0);

    nodes_features_proj_V_56_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            nodes_features_proj_V_56_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_57_address0 <= trunc_ln77_cast_reg_2857_pp0_iter3_reg(7 - 1 downto 0);

    nodes_features_proj_V_57_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            nodes_features_proj_V_57_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_58_address0 <= trunc_ln77_cast_reg_2857_pp0_iter3_reg(7 - 1 downto 0);

    nodes_features_proj_V_58_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            nodes_features_proj_V_58_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_59_address0 <= trunc_ln77_cast_reg_2857_pp0_iter4_reg(7 - 1 downto 0);

    nodes_features_proj_V_59_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            nodes_features_proj_V_59_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_5_address0 <= trunc_ln77_cast_reg_2857_pp0_iter1_reg(7 - 1 downto 0);

    nodes_features_proj_V_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            nodes_features_proj_V_5_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_60_address0 <= trunc_ln77_cast_reg_2857_pp0_iter4_reg(7 - 1 downto 0);

    nodes_features_proj_V_60_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            nodes_features_proj_V_60_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_61_address0 <= trunc_ln77_cast_reg_2857_pp0_iter5_reg(7 - 1 downto 0);

    nodes_features_proj_V_61_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            nodes_features_proj_V_61_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_62_address0 <= trunc_ln77_cast_reg_2857_pp0_iter5_reg(7 - 1 downto 0);

    nodes_features_proj_V_62_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            nodes_features_proj_V_62_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_63_address0 <= nodes_features_proj_V_63_addr_reg_3768;

    nodes_features_proj_V_63_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            nodes_features_proj_V_63_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_6_address0 <= trunc_ln77_cast_reg_2857_pp0_iter1_reg(7 - 1 downto 0);

    nodes_features_proj_V_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            nodes_features_proj_V_6_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_7_address0 <= trunc_ln77_cast_reg_2857_pp0_iter2_reg(7 - 1 downto 0);

    nodes_features_proj_V_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            nodes_features_proj_V_7_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_8_address0 <= trunc_ln77_cast_reg_2857_pp0_iter2_reg(7 - 1 downto 0);

    nodes_features_proj_V_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            nodes_features_proj_V_8_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    nodes_features_proj_V_9_address0 <= trunc_ln77_cast_reg_2857_pp0_iter3_reg(7 - 1 downto 0);

    nodes_features_proj_V_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            nodes_features_proj_V_9_ce0 <= ap_const_logic_1;
        else 
            nodes_features_proj_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_0_address1 <= zext_ln77_fu_2724_p1(2 - 1 downto 0);

    scores_target_V_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_0_ce1 <= ap_const_logic_1;
        else 
            scores_target_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_0_d1 <= add_ln1245_77_fu_2753_p2(45 downto 18);

    scores_target_V_0_we1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, select_ln71_reg_2812_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_0_we1 <= ap_const_logic_1;
        else 
            scores_target_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_10_address1 <= zext_ln77_fu_2724_p1(2 - 1 downto 0);

    scores_target_V_10_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_10_ce1 <= ap_const_logic_1;
        else 
            scores_target_V_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_10_d1 <= add_ln1245_77_fu_2753_p2(45 downto 18);

    scores_target_V_10_we1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, select_ln71_reg_2812_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_A) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_10_we1 <= ap_const_logic_1;
        else 
            scores_target_V_10_we1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_11_address1 <= zext_ln77_fu_2724_p1(2 - 1 downto 0);

    scores_target_V_11_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_11_ce1 <= ap_const_logic_1;
        else 
            scores_target_V_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_11_d1 <= add_ln1245_77_fu_2753_p2(45 downto 18);

    scores_target_V_11_we1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, select_ln71_reg_2812_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_B) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_11_we1 <= ap_const_logic_1;
        else 
            scores_target_V_11_we1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_12_address1 <= zext_ln77_fu_2724_p1(2 - 1 downto 0);

    scores_target_V_12_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_12_ce1 <= ap_const_logic_1;
        else 
            scores_target_V_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_12_d1 <= add_ln1245_77_fu_2753_p2(45 downto 18);

    scores_target_V_12_we1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, select_ln71_reg_2812_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_C) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_12_we1 <= ap_const_logic_1;
        else 
            scores_target_V_12_we1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_13_address1 <= zext_ln77_fu_2724_p1(2 - 1 downto 0);

    scores_target_V_13_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_13_ce1 <= ap_const_logic_1;
        else 
            scores_target_V_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_13_d1 <= add_ln1245_77_fu_2753_p2(45 downto 18);

    scores_target_V_13_we1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, select_ln71_reg_2812_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_D) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_13_we1 <= ap_const_logic_1;
        else 
            scores_target_V_13_we1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_14_address1 <= zext_ln77_fu_2724_p1(2 - 1 downto 0);

    scores_target_V_14_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_14_ce1 <= ap_const_logic_1;
        else 
            scores_target_V_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_14_d1 <= add_ln1245_77_fu_2753_p2(45 downto 18);

    scores_target_V_14_we1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, select_ln71_reg_2812_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_E) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_14_we1 <= ap_const_logic_1;
        else 
            scores_target_V_14_we1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_15_address1 <= zext_ln77_fu_2724_p1(2 - 1 downto 0);

    scores_target_V_15_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_15_ce1 <= ap_const_logic_1;
        else 
            scores_target_V_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_15_d1 <= add_ln1245_77_fu_2753_p2(45 downto 18);

    scores_target_V_15_we1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, select_ln71_reg_2812_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_F) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_15_we1 <= ap_const_logic_1;
        else 
            scores_target_V_15_we1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_16_address1 <= zext_ln77_fu_2724_p1(2 - 1 downto 0);

    scores_target_V_16_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_16_ce1 <= ap_const_logic_1;
        else 
            scores_target_V_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_16_d1 <= add_ln1245_77_fu_2753_p2(45 downto 18);

    scores_target_V_16_we1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, select_ln71_reg_2812_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_10) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_16_we1 <= ap_const_logic_1;
        else 
            scores_target_V_16_we1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_17_address1 <= zext_ln77_fu_2724_p1(2 - 1 downto 0);

    scores_target_V_17_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_17_ce1 <= ap_const_logic_1;
        else 
            scores_target_V_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_17_d1 <= add_ln1245_77_fu_2753_p2(45 downto 18);

    scores_target_V_17_we1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, select_ln71_reg_2812_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_11) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_17_we1 <= ap_const_logic_1;
        else 
            scores_target_V_17_we1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_18_address1 <= zext_ln77_fu_2724_p1(2 - 1 downto 0);

    scores_target_V_18_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_18_ce1 <= ap_const_logic_1;
        else 
            scores_target_V_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_18_d1 <= add_ln1245_77_fu_2753_p2(45 downto 18);

    scores_target_V_18_we1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, select_ln71_reg_2812_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and ((select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_12) or ((select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_13) or ((select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_14) or ((select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_15) or ((select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_16) or ((select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_17) or ((select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_18) or ((select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_19) or ((select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_1A) or ((select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_1B) or ((select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_1C) or ((select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_1D) or ((select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_1E) or (select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_1F)))))))))))))))) then 
            scores_target_V_18_we1 <= ap_const_logic_1;
        else 
            scores_target_V_18_we1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_1_address1 <= zext_ln77_fu_2724_p1(2 - 1 downto 0);

    scores_target_V_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_1_ce1 <= ap_const_logic_1;
        else 
            scores_target_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_1_d1 <= add_ln1245_77_fu_2753_p2(45 downto 18);

    scores_target_V_1_we1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, select_ln71_reg_2812_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_1) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_1_we1 <= ap_const_logic_1;
        else 
            scores_target_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_2_address1 <= zext_ln77_fu_2724_p1(2 - 1 downto 0);

    scores_target_V_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_2_ce1 <= ap_const_logic_1;
        else 
            scores_target_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_2_d1 <= add_ln1245_77_fu_2753_p2(45 downto 18);

    scores_target_V_2_we1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, select_ln71_reg_2812_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_2) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_2_we1 <= ap_const_logic_1;
        else 
            scores_target_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_3_address1 <= zext_ln77_fu_2724_p1(2 - 1 downto 0);

    scores_target_V_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_3_ce1 <= ap_const_logic_1;
        else 
            scores_target_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_3_d1 <= add_ln1245_77_fu_2753_p2(45 downto 18);

    scores_target_V_3_we1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, select_ln71_reg_2812_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_3) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_3_we1 <= ap_const_logic_1;
        else 
            scores_target_V_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_4_address1 <= zext_ln77_fu_2724_p1(2 - 1 downto 0);

    scores_target_V_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_4_ce1 <= ap_const_logic_1;
        else 
            scores_target_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_4_d1 <= add_ln1245_77_fu_2753_p2(45 downto 18);

    scores_target_V_4_we1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, select_ln71_reg_2812_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_4) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_4_we1 <= ap_const_logic_1;
        else 
            scores_target_V_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_5_address1 <= zext_ln77_fu_2724_p1(2 - 1 downto 0);

    scores_target_V_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_5_ce1 <= ap_const_logic_1;
        else 
            scores_target_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_5_d1 <= add_ln1245_77_fu_2753_p2(45 downto 18);

    scores_target_V_5_we1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, select_ln71_reg_2812_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_5) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_5_we1 <= ap_const_logic_1;
        else 
            scores_target_V_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_6_address1 <= zext_ln77_fu_2724_p1(2 - 1 downto 0);

    scores_target_V_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_6_ce1 <= ap_const_logic_1;
        else 
            scores_target_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_6_d1 <= add_ln1245_77_fu_2753_p2(45 downto 18);

    scores_target_V_6_we1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, select_ln71_reg_2812_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_6) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_6_we1 <= ap_const_logic_1;
        else 
            scores_target_V_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_7_address1 <= zext_ln77_fu_2724_p1(2 - 1 downto 0);

    scores_target_V_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_7_ce1 <= ap_const_logic_1;
        else 
            scores_target_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_7_d1 <= add_ln1245_77_fu_2753_p2(45 downto 18);

    scores_target_V_7_we1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, select_ln71_reg_2812_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_7) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_7_we1 <= ap_const_logic_1;
        else 
            scores_target_V_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_8_address1 <= zext_ln77_fu_2724_p1(2 - 1 downto 0);

    scores_target_V_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_8_ce1 <= ap_const_logic_1;
        else 
            scores_target_V_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_8_d1 <= add_ln1245_77_fu_2753_p2(45 downto 18);

    scores_target_V_8_we1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, select_ln71_reg_2812_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_8) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_8_we1 <= ap_const_logic_1;
        else 
            scores_target_V_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_9_address1 <= zext_ln77_fu_2724_p1(2 - 1 downto 0);

    scores_target_V_9_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_9_ce1 <= ap_const_logic_1;
        else 
            scores_target_V_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_9_d1 <= add_ln1245_77_fu_2753_p2(45 downto 18);

    scores_target_V_9_we1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, select_ln71_reg_2812_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln71_reg_2812_pp0_iter11_reg = ap_const_lv5_9) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            scores_target_V_9_we1 <= ap_const_logic_1;
        else 
            scores_target_V_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_target_V_0_address0 <= zext_ln1171_fu_2143_p1(5 - 1 downto 0);

    scoring_fn_target_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            scoring_fn_target_V_0_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_target_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_target_V_10_address0 <= zext_ln1171_reg_2821_pp0_iter3_reg(5 - 1 downto 0);

    scoring_fn_target_V_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            scoring_fn_target_V_10_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_target_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_target_V_11_address0 <= zext_ln1171_reg_2821_pp0_iter4_reg(5 - 1 downto 0);

    scoring_fn_target_V_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            scoring_fn_target_V_11_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_target_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_target_V_12_address0 <= zext_ln1171_reg_2821_pp0_iter4_reg(5 - 1 downto 0);

    scoring_fn_target_V_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            scoring_fn_target_V_12_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_target_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_target_V_13_address0 <= zext_ln1171_reg_2821_pp0_iter5_reg(5 - 1 downto 0);

    scoring_fn_target_V_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            scoring_fn_target_V_13_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_target_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_target_V_14_address0 <= zext_ln1171_reg_2821_pp0_iter5_reg(5 - 1 downto 0);

    scoring_fn_target_V_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            scoring_fn_target_V_14_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_target_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_target_V_15_address0 <= zext_ln1171_reg_2821_pp0_iter6_reg(5 - 1 downto 0);

    scoring_fn_target_V_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            scoring_fn_target_V_15_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_target_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_target_V_1_address0 <= zext_ln1171_fu_2143_p1(5 - 1 downto 0);

    scoring_fn_target_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            scoring_fn_target_V_1_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_target_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_target_V_2_address0 <= zext_ln1171_fu_2143_p1(5 - 1 downto 0);

    scoring_fn_target_V_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            scoring_fn_target_V_2_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_target_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_target_V_3_address0 <= zext_ln1171_reg_2821(5 - 1 downto 0);

    scoring_fn_target_V_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            scoring_fn_target_V_3_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_target_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_target_V_4_address0 <= zext_ln1171_reg_2821(5 - 1 downto 0);

    scoring_fn_target_V_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            scoring_fn_target_V_4_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_target_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_target_V_5_address0 <= zext_ln1171_reg_2821_pp0_iter1_reg(5 - 1 downto 0);

    scoring_fn_target_V_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            scoring_fn_target_V_5_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_target_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_target_V_6_address0 <= zext_ln1171_reg_2821_pp0_iter1_reg(5 - 1 downto 0);

    scoring_fn_target_V_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            scoring_fn_target_V_6_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_target_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_target_V_7_address0 <= zext_ln1171_reg_2821_pp0_iter2_reg(5 - 1 downto 0);

    scoring_fn_target_V_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            scoring_fn_target_V_7_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_target_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_target_V_8_address0 <= zext_ln1171_reg_2821_pp0_iter2_reg(5 - 1 downto 0);

    scoring_fn_target_V_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            scoring_fn_target_V_8_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_target_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scoring_fn_target_V_9_address0 <= zext_ln1171_reg_2821_pp0_iter3_reg(5 - 1 downto 0);

    scoring_fn_target_V_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            scoring_fn_target_V_9_ce0 <= ap_const_logic_1;
        else 
            scoring_fn_target_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln71_1_fu_2117_p3 <= 
        trunc_ln71_fu_2109_p1 when (icmp_ln72_fu_2095_p2(0) = '1') else 
        trunc_ln71_1_fu_2113_p1;
    select_ln71_3_fu_2125_p3 <= 
        add_ln71_fu_2089_p2 when (icmp_ln72_fu_2095_p2(0) = '1') else 
        ap_sig_allocacmp_nh_load;
    select_ln71_fu_2101_p3 <= 
        ap_const_lv5_0 when (icmp_ln72_fu_2095_p2(0) = '1') else 
        ap_sig_allocacmp_n_load;
        sext_ln1171_64_fu_2210_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter2_phi_ln1169_1_reg_1850),46));

        sext_ln1171_65_fu_2220_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter2_phi_ln1169_2_reg_1863),46));

        sext_ln1171_66_fu_2236_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter3_phi_ln1169_3_reg_1876),46));

        sext_ln1171_67_fu_2246_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter3_phi_ln1169_4_reg_1889),46));

        sext_ln1171_68_fu_2272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter4_phi_ln1169_5_reg_1902),46));

        sext_ln1171_69_fu_2282_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter4_phi_ln1169_6_reg_1915),46));

        sext_ln1171_70_fu_2343_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter5_phi_ln1169_7_reg_1928),46));

        sext_ln1171_71_fu_2353_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter5_phi_ln1169_8_reg_1941),46));

        sext_ln1171_72_fu_2414_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter6_phi_ln1169_9_reg_1954),46));

        sext_ln1171_73_fu_2424_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter6_phi_ln1169_10_reg_1967),46));

        sext_ln1171_74_fu_2485_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter7_phi_ln1169_11_reg_1980),46));

        sext_ln1171_75_fu_2495_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter7_phi_ln1169_12_reg_1993),46));

        sext_ln1171_76_fu_2556_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter8_phi_ln1169_13_reg_2006),46));

        sext_ln1171_77_fu_2566_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter8_phi_ln1169_14_reg_2019),46));

        sext_ln1171_78_fu_2624_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter9_phi_ln1169_15_reg_2032),46));

        sext_ln1171_fu_2200_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter2_phi_ln1169_reg_1837),46));

        sext_ln71_10_fu_2366_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_target_V_10_load_reg_3498),46));

        sext_ln71_11_fu_2434_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_target_V_11_load_reg_3628),46));

        sext_ln71_12_fu_2437_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_target_V_12_load_reg_3633),46));

        sext_ln71_13_fu_2505_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_target_V_13_load_reg_3783),46));

        sext_ln71_14_fu_2508_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_target_V_14_load_reg_3788),46));

        sext_ln71_15_fu_2576_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_target_V_15_load_reg_3873),46));

        sext_ln71_1_fu_2194_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_target_V_1_load_reg_2978),46));

        sext_ln71_2_fu_2197_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_target_V_2_load_reg_2983),46));

        sext_ln71_3_fu_2230_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_target_V_3_load_reg_3113),46));

        sext_ln71_4_fu_2233_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_target_V_4_load_reg_3118),46));

        sext_ln71_5_fu_2256_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_target_V_5_load_reg_3238),46));

        sext_ln71_6_fu_2259_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_target_V_6_load_reg_3243),46));

        sext_ln71_7_fu_2292_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_target_V_7_load_reg_3358),46));

        sext_ln71_8_fu_2295_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_target_V_8_load_reg_3363),46));

        sext_ln71_9_fu_2363_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_target_V_9_load_reg_3493),46));

        sext_ln71_fu_2191_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scoring_fn_target_V_0_load_reg_2973),46));

    shl_ln737_63_fu_2369_p3 <= (tmp_64_reg_3518 & ap_const_lv18_0);
    shl_ln737_64_fu_2391_p3 <= (tmp_65_fu_2381_p4 & ap_const_lv18_0);
    shl_ln737_65_fu_2440_p3 <= (tmp_66_reg_3653 & ap_const_lv18_0);
    shl_ln737_66_fu_2462_p3 <= (tmp_67_fu_2452_p4 & ap_const_lv18_0);
    shl_ln737_67_fu_2511_p3 <= (tmp_68_reg_3803 & ap_const_lv18_0);
    shl_ln737_68_fu_2533_p3 <= (tmp_69_fu_2523_p4 & ap_const_lv18_0);
    shl_ln737_69_fu_2579_p3 <= (tmp_70_reg_3883 & ap_const_lv18_0);
    shl_ln737_70_fu_2601_p3 <= (tmp_71_fu_2591_p4 & ap_const_lv18_0);
    shl_ln737_71_fu_2634_p3 <= (tmp_72_reg_3933 & ap_const_lv18_0);
    shl_ln737_72_fu_2656_p3 <= (tmp_73_fu_2646_p4 & ap_const_lv18_0);
    shl_ln737_73_fu_2679_p3 <= (tmp_74_reg_3953 & ap_const_lv18_0);
    shl_ln737_74_fu_2701_p3 <= (tmp_75_fu_2691_p4 & ap_const_lv18_0);
    shl_ln737_75_fu_2746_p3 <= (tmp_76_reg_3968 & ap_const_lv18_0);
    shl_ln737_s_fu_2320_p3 <= (tmp_63_fu_2310_p4 & ap_const_lv18_0);
    shl_ln_fu_2298_p3 <= (tmp_s_reg_3383 & ap_const_lv18_0);
    tmp_63_fu_2310_p4 <= add_ln1245_fu_2305_p2(45 downto 18);
    tmp_65_fu_2381_p4 <= add_ln1245_65_fu_2376_p2(45 downto 18);
    tmp_67_fu_2452_p4 <= add_ln1245_67_fu_2447_p2(45 downto 18);
    tmp_69_fu_2523_p4 <= add_ln1245_69_fu_2518_p2(45 downto 18);
    tmp_71_fu_2591_p4 <= add_ln1245_71_fu_2586_p2(45 downto 18);
    tmp_73_fu_2646_p4 <= add_ln1245_73_fu_2641_p2(45 downto 18);
    tmp_75_fu_2691_p4 <= add_ln1245_75_fu_2686_p2(45 downto 18);
    tmp_fu_2045_p3 <= (layer & ap_const_lv2_0);
    trunc_ln71_1_fu_2113_p1 <= ap_sig_allocacmp_nh_load(2 - 1 downto 0);
    trunc_ln71_2_fu_2150_p1 <= select_ln71_3_fu_2125_p3(2 - 1 downto 0);
    trunc_ln71_fu_2109_p1 <= add_ln71_fu_2089_p2(2 - 1 downto 0);
    trunc_ln77_cast_fu_2154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln71_fu_2101_p3),64));
    zext_ln1171_fu_2143_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln71_2_fu_2137_p2),64));
    zext_ln71_fu_2133_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln71_3_fu_2125_p3),5));
    zext_ln77_fu_2724_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln71_1_reg_2816_pp0_iter11_reg),64));
end behav;
