# SSP-Master-and-Slave-Verilog-Module
FSM based SSP Master and Slave Verilog Module
