Here’s a minimal, synthesizable implementation of a positive‑edge‑triggered D‑flip‑flop with an **asynchronous active‑high reset** (`ar`).  
The reset overrides the clock, forcing `q` to `0` whenever `ar` is asserted, regardless of the clock edge.

```verilog
// TopModule.v
// D‑flip‑flop, positive‑edge clocked, asynchronous active‑high reset
module TopModule (
    input  logic clk,   // Clock (positive edge)
    input  logic d,     // Data input
    input  logic ar,    // Asynchronous reset (active‑high)
    output logic q      // Flip‑flop output
);

    // Sequential logic: triggered on rising edge of clk or ar
    always_ff @(posedge clk or posedge ar) begin
        if (ar)          // Asynchronous reset dominates
            q <= 1'b0;   // Reset output to 0
        else
            q <= d;      // Store data on clock edge
    end

endmodule
```

### Key Points
- **`always_ff`** is used for sequential logic, ensuring the block is synthesizable and clearly indicates a flip‑flop.
- The **asynchronous reset** is included in the sensitivity list (`or posedge ar`).  
  When `ar` goes high, the block executes immediately, setting `q` to `0` regardless of the clock.
- On a rising clock edge (`posedge clk`) and when `ar` is low, the flip‑flop captures the value of `d` into `q`.

This module satisfies the requirement: a positive‑edge‑triggered D‑flip‑flop with an asynchronous reset.