From d637bfe7dbac51f6c1326c2187a56b48195ee355 Mon Sep 17 00:00:00 2001
From: Jon Lin <jon.lin@rock-chips.com>
Date: Wed, 14 Aug 2019 21:01:15 +0800
Subject: [PATCH] drivers: rkflash: add new SPI Nor flash

1. add MXC devices.
2. Improve readability

Change-Id: I478ef5948d1a4ff1f93b5370b14c8155faae55e6
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
---
 drivers/rkflash/sfc_nor.c | 99 ++++++++++++++++++++++++++++++---------
 drivers/rkflash/sfc_nor.h |  3 ++
 2 files changed, 79 insertions(+), 23 deletions(-)

diff --git a/drivers/rkflash/sfc_nor.c b/drivers/rkflash/sfc_nor.c
index f2d41f4ce8ca..932149d42095 100644
--- a/drivers/rkflash/sfc_nor.c
+++ b/drivers/rkflash/sfc_nor.c
@@ -11,35 +11,53 @@
 
 static struct flash_info spi_flash_tbl[] = {
 	/* GD25Q32B */
-	{0xc84016, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0D, 13, 9, 0},
+	{ 0xc84016, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0D, 13, 9, 0 },
 	/* GD25Q64B */
-	{0xc84017, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0D, 14, 9, 0},
+	{ 0xc84017, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0D, 14, 9, 0 },
 	/* GD25Q127C and GD25Q128C*/
-	{0xc84018, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0C, 15, 9, 0},
-	/* GD25Q256B */
-	{0xc84019, 128, 8, 0x13, 0x12, 0x6C, 0x3E, 0x21, 0xDC, 0x1C, 16, 6, 0},
+	{ 0xc84018, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0C, 15, 9, 0 },
+	/* GD25Q256B/C/D */
+	{ 0xc84019, 128, 8, 0x13, 0x12, 0x6C, 0x3E, 0x21, 0xDC, 0x1C, 16, 6, 0 },
 	/* GD25Q512MC */
-	{0xc84020, 128, 8, 0x13, 0x12, 0x6C, 0x3E, 0x21, 0xDC, 0x1C, 17, 6, 0},
+	{ 0xc84020, 128, 8, 0x13, 0x12, 0x6C, 0x3E, 0x21, 0xDC, 0x1C, 17, 6, 0 },
 	/* 25Q64JVSSIQ */
-	{0xef4017, 128, 8, 0x13, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0C, 14, 9, 0},
-	/* 25Q128FV */
-	{0xef4018, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0C, 15, 9, 0},
+	{ 0xef4017, 128, 8, 0x13, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0C, 14, 9, 0 },
+	/* 25Q128FV and 25Q128JV*/
+	{ 0xef4018, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0C, 15, 9, 0 },
 	/* 25Q256FV */
-	{0xef4019, 128, 8, 0x13, 0x02, 0x6C, 0x32, 0x20, 0xD8, 0x3C, 16, 9, 0},
+	{ 0xef4019, 128, 8, 0x13, 0x02, 0x6C, 0x32, 0x20, 0xD8, 0x3C, 16, 9, 0 },
 	/* 25Q64FWSSIG */
-	{0xef6017, 128, 8, 0x13, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0C, 14, 9, 0},
-	/* XT25F128A */
-	{0x207018, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x00, 15, 0, 0},
-	/* MX25L25635E/F */
-	{0xc22019, 128, 8, 0x03, 0x02, 0x6B, 0x38, 0x20, 0xD8, 0x30, 16, 6, 0},
+	{ 0xef6017, 128, 8, 0x13, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0C, 14, 9, 0 },
+	/* MX25L6433F */
+	{ 0xc22017, 128, 8, 0x03, 0x02, 0x6B, 0x38, 0x20, 0xD8, 0x0E, 14, 6, 0 },
+	/* MX25L12835E/F MX25L12833FMI-10G */
+	{ 0xc22018, 128, 8, 0x03, 0x02, 0x6B, 0x38, 0x20, 0xD8, 0x0E, 15, 6, 0 },
+	/* MX25L25635E/F MX25L25645G MX25L25645GMI-08G*/
+	{ 0xc22019, 128, 8, 0x13, 0x12, 0x6C, 0x38, 0x21, 0xDC, 0x3E, 16, 6, 0 },
+	/* MX25L51245GMI */
+	{ 0xc2201a, 128, 8, 0x13, 0x12, 0x6C, 0x38, 0x21, 0xDC, 0x3E, 17, 6, 0 },
+	/* XM25QH32C */
+	{ 0x204016, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0C, 13, 9, 0 },
+	/* XM25QH64B */
+	{ 0x206017, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0D, 14, 6, 0 },
+	/* XM25QH128B */
+	{ 0x206018, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0D, 15, 6, 0 },
+	/* XM25QH(QU)256B */
+	{ 0x206019, 128, 8, 0x13, 0x12, 0x6C, 0x3E, 0x21, 0xDC, 0x1D, 16, 6, 0 },
 	/* XM25QH64A */
-	{0x207017, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0C, 14, 0, 0},
-	/* XM25QH128A */
-	{0x207018, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0C, 15, 0, 0},
+	{ 0x207017, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0C, 14, 0, 0 },
+	/* XT25F128A XM25QH128A */
+	{ 0x207018, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x00, 15, 0, 0 },
+	/* XT25F128BSSIGU */
+	{ 0x0b4018, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0D, 15, 9, 0 },
 	/* EN25QH128A */
-	{0x1c7018, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0C, 15, 0, 0},
-	/* MX25L51245G08G */
-	{0xc2201a, 128, 8, 0x13, 0x12, 0x6C, 0x3E, 0x21, 0xDC, 0x10, 17, 6, 0},
+	{ 0x1c7018, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0C, 15, 0, 0 },
+	/* EN25S32A */
+	{ 0x1c3816, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0C, 13, 0, 0 },
+	/* EN25S64A */
+	{ 0x1c3817, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0C, 14, 0, 0 },
+	/* P25Q64H */
+	{ 0x856017, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0C, 14, 9, 0 },
 };
 
 static const u8 sfnor_dev_code[] = {
@@ -158,6 +176,35 @@ static int snor_write_status2(u32 reg_index, u8 status)
 	u8 status2[2];
 	u8 read_index;
 
+	status2[reg_index] = status;
+	read_index = (reg_index == 0) ? 2 : 0;
+	ret = snor_read_status(read_index, &status2[read_index]);
+	if (ret != SFC_OK)
+		return ret;
+
+	snor_write_en();
+
+	sfcmd.d32 = 0;
+	sfcmd.b.cmd = CMD_WRITE_STATUS;
+	sfcmd.b.datasize = 2;
+	sfcmd.b.rw = SFC_WRITE;
+
+	ret = sfc_request(sfcmd.d32, 0, 0, &status2[0]);
+	if (ret != SFC_OK)
+		return ret;
+
+	ret = snor_wait_busy(10000);    /* 10ms */
+
+	return ret;
+}
+
+static int snor_write_status1(u32 reg_index, u8 status)
+{
+	int ret;
+	union SFCCMD_DATA sfcmd;
+	u8 status2[2];
+	u8 read_index;
+
 	status2[reg_index] = status;
 	read_index = (reg_index == 0) ? 1 : 0;
 	ret = snor_read_status(read_index, &status2[read_index]);
@@ -299,7 +346,11 @@ static int snor_enable_QE(struct SFNOR_DEV *p_dev)
 	u8 status;
 
 	if (p_dev->manufacturer == MID_GIGADEV ||
-	    p_dev->manufacturer == MID_WINBOND) {
+	    p_dev->manufacturer == MID_WINBOND ||
+	    p_dev->manufacturer == MID_XTX ||
+	    p_dev->manufacturer == MID_MACRONIX ||
+	    p_dev->manufacturer == MID_PUYA ||
+	    p_dev->manufacturer == MID_XMC) {
 		reg_index = p_dev->QE_bits >> 3;
 		bit_offset = p_dev->QE_bits & 0x7;
 		ret = snor_read_status(reg_index, &status);
@@ -605,7 +656,9 @@ int snor_init(struct SFNOR_DEV *p_dev)
 		i = g_spi_flash_info->feature & FEA_READ_STATUE_MASK;
 		if (i == 0)
 			p_dev->write_status = snor_write_status;
-		else
+		else if (i == 1)
+			p_dev->write_status = snor_write_status1;
+		else if (i == 2)
 			p_dev->write_status = snor_write_status2;
 		if (g_spi_flash_info->feature & FEA_4BIT_READ) {
 			if (snor_enable_QE(p_dev) == SFC_OK) {
diff --git a/drivers/rkflash/sfc_nor.h b/drivers/rkflash/sfc_nor.h
index f001a64c08bb..e3ae98f9cbdc 100644
--- a/drivers/rkflash/sfc_nor.h
+++ b/drivers/rkflash/sfc_nor.h
@@ -34,6 +34,9 @@
 #define MID_SPANSION            0x01
 #define MID_EON                 0x1C
 #define MID_ST                  0x20
+#define MID_XTX                 0x0B
+#define MID_PUYA                0x85
+#define MID_XMC                 0x20
 
 /*Command Set*/
 #define CMD_READ_JEDECID        (0x9F)
-- 
2.35.3

