LTspice 24.1.7 for Windows
Circuit: C:\Users\sachi\Cadence tool\Cadence\Road MAP\LTSpice\CMOS_Inv\inverter_WL_sweep.net
Start Time: Mon Oct 27 13:56:38 2025
solver = Normal
Maximum thread count: 12
tnom = 27
temp = 27
method = trap
WARNING: Node n001 is floating.
WARNING: Node n002 is floating.

Instance "M2": Length shorter than recommended for a level 1 MOSFET.
Instance "M2": Width narrower than recommended for a level 1 MOSFET.
Instance "M1": Length shorter than recommended for a level 1 MOSFET.
Instance "M1": Width narrower than recommended for a level 1 MOSFET.
.step wn=1e-06 wp_ratio=1.5
.step wn=2e-06 wp_ratio=1.5
.step wn=1e-06 wp_ratio=1.75
.step wn=2e-06 wp_ratio=1.75
.step wn=1e-06 wp_ratio=2
.step wn=2e-06 wp_ratio=2
.step wn=1e-06 wp_ratio=2.25
.step wn=2e-06 wp_ratio=2.25
.step wn=1e-06 wp_ratio=2.5
.step wn=2e-06 wp_ratio=2.5
.step wn=1e-06 wp_ratio=2.75
.step wn=2e-06 wp_ratio=2.75
.step wn=1e-06 wp_ratio=3
.step wn=2e-06 wp_ratio=3
Total elapsed time: 1.973 seconds.

Files loaded:
C:\Users\sachi\Cadence tool\Cadence\Road MAP\LTSpice\CMOS_Inv\inverter_WL_sweep.net
C:\Users\sachi\AppData\Local\LTspice\lib\cmp\standard.mos

