/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  wire [22:0] _02_;
  reg [20:0] _03_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [17:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_1z;
  wire [20:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~celloutsig_1_2z[3];
  assign celloutsig_0_23z = ~((celloutsig_0_0z[3] | celloutsig_0_8z) & celloutsig_0_8z);
  assign celloutsig_0_26z = ~((celloutsig_0_1z[6] | celloutsig_0_20z[19]) & celloutsig_0_0z[6]);
  assign celloutsig_0_6z = _01_ + in_data[89:79];
  reg [22:0] _08_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _08_ <= 23'h000000;
    else _08_ <= { in_data[43:29], 1'h1, celloutsig_0_1z };
  assign { _02_[22:17], _01_, _00_, _02_[4:0] } = _08_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _03_ <= 21'h000000;
    else _03_ <= { celloutsig_0_1z, 1'h1, celloutsig_0_0z, celloutsig_0_4z };
  reg [11:0] _10_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _10_ <= 12'h000;
    else _10_ <= { celloutsig_0_12z[3:2], celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_10z };
  assign out_data[11:0] = _10_;
  assign celloutsig_0_11z = in_data[70:53] & { _02_[22:17], _01_, _00_ };
  assign celloutsig_0_12z = celloutsig_0_9z[13:9] / { 1'h1, _03_[15:12] };
  assign celloutsig_1_4z = ! { in_data[179:167], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[86:78] % { 1'h1, in_data[42:35] };
  assign celloutsig_1_2z = in_data[108] ? celloutsig_1_0z : in_data[181:178];
  assign celloutsig_0_8z = in_data[54:51] != _03_[9:6];
  assign celloutsig_0_10z = { in_data[56], celloutsig_0_4z } != celloutsig_0_9z[11:7];
  assign celloutsig_0_4z = - { celloutsig_0_1z[2:0], 1'h1 };
  assign celloutsig_1_18z = | celloutsig_1_5z[3:1];
  assign celloutsig_0_9z = _03_[18:4] <<< { celloutsig_0_0z[8:5], celloutsig_0_6z };
  assign celloutsig_0_1z = celloutsig_0_0z[8:2] <<< celloutsig_0_0z[7:1];
  assign celloutsig_0_15z = celloutsig_0_11z[8:4] <<< _01_[10:6];
  assign celloutsig_0_20z = { _02_[17], celloutsig_0_15z, celloutsig_0_9z } <<< { _03_[16:4], celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_1_5z = in_data[119:115] >>> { celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_17z = { celloutsig_0_4z[2:1], celloutsig_0_15z } >>> { _02_[22:17], _01_[10] };
  assign celloutsig_1_0z = in_data[162:159] >>> in_data[108:105];
  assign _02_[16:5] = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z };
endmodule
