{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves fir_filter_test; (run from /app/eda.work/fba7cffd-6ec4-4d08-9efa-7b1c0295872d.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: fir_filter_test\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_fir_filter_enhanced -o sim.exe +define+SIMULATION /app/eda.work/fba7cffd-6ec4-4d08-9efa-7b1c0295872d.edacmd/src/delay_line_controlled.v /app/eda.work/fba7cffd-6ec4-4d08-9efa-7b1c0295872d.edacmd/src/fir_core_dynamic.v /app/eda.work/fba7cffd-6ec4-4d08-9efa-7b1c0295872d.edacmd/src/tt_um_fir_filter.v /app/eda.work/fba7cffd-6ec4-4d08-9efa-7b1c0295872d.edacmd/test/tb_fir_filter_enhanced.sv (in eda.work/fir_filter_test.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 3484 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/fba7cffd-6ec4-4d08-9efa-7b1c0295872d.edacmd/eda.work/fir_filter_test.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_fir_filter_enhanced.cpp Vtb_fir_filter_enhanced___024root__DepSet_h9fa395e2__0.cpp Vtb_fir_filter_enhanced___024root__DepSet_h4a0c68dd__0.cpp Vtb_fir_filter_enhanced__main.cpp Vtb_fir_filter_enhanced__Trace__0.cpp Vtb_fir_filter_enhanced___024root__Slow.cpp Vtb_fir_filter_enhanced___024root__DepSet_h9fa395e2__0__Slow.cpp Vtb_fir_filter_enhanced___024root__DepSet_h4a0c68dd__0__Slow.cpp Vtb_fir_filter_enhanced__Syms.cpp Vtb_fir_filter_enhanced__Trace__0__Slow.cpp Vtb_fir_filter_enhanced__TraceDecls__0__Slow.cpp > Vtb_fir_filter_enhanced__ALL.cpp\necho \"\" > Vtb_fir_filter_enhanced__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_fir_filter_enhanced__ALL.o Vtb_fir_filter_enhanced__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_fir_filter_enhanced__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtb_fir_filter_enhanced__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/fba7cffd-6ec4-4d08-9efa-7b1c0295872d.edacmd/eda.work/fir_filter_test.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.091 MB sources in 5 modules, into 0.358 MB in 11 C++ files needing 0.001 MB\n- Verilator: Walltime 2.706 s (elab=0.002, cvt=0.017, bld=2.679); cpu 0.033 s on 7 threads; alloced 54.020 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/fba7cffd-6ec4-4d08-9efa-7b1c0295872d.edacmd/eda.work/fir_filter_test.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/fir_filter_test.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 3521 for ./obj_dir/sim.exe\nTEST START\n==========================================================\nENHANCED FIR DSP Peripheral Testbench\nTesting v2.0 with Status Outputs, Readback, and Presets!\n==========================================================\n\n[35000] Reset applied\n\n========================================\nTest 1: Status Flags After Reset\n========================================\nLOG: 45000 : INFO : tb_fir_filter_enhanced : status_flags : update=0 valid=0 [After reset - no updates yet]\n\n========================================\nTest 2: Coefficient Update Flag - Preset Mode\n========================================\n  [45000] Loading preset mode 2: Low-pass\n  Coefficients: h0=4 h1=2 h2=1 h3=1\nLOG: 55000 : INFO : tb_fir_filter_enhanced : status_flags : update=1 valid=0 [Update flag should pulse]\n\n========================================\nTest 3: Coefficient Readback\n========================================\n  [115000] Loading preset mode 2: Low-pass\n  Coefficients: h0=4 h1=2 h2=1 h3=1\n  Verifying all coefficients via readback...\nLOG: 145000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h04 actual_value: 6'h04 [h0 (should be 4)]\nLOG: 155000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h02 actual_value: 6'h02 [h1 (should be 2)]\nLOG: 165000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h01 actual_value: 6'h01 [h2 (should be 1)]\nLOG: 175000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h01 actual_value: 6'h01 [h3 (should be 1)]\n\n========================================\nTest 4: Pipeline Valid Flag\n========================================\n  [215000] Loading preset mode 1: Moving Average\n  Coefficients: h0=1 h1=1 h2=1 h3=1\n  Sending samples to fill pipeline...\n  After 1 sample: valid=0\n  After 2 samples: valid=1\n  After 3 samples: valid=1\nLOG: 335000 : INFO : tb_fir_filter_enhanced : status_flags : update=0 valid=1 [Pipeline should eventually be valid]\n\n========================================\nTest 5: All Preset Modes with Verification\n========================================\n\n  --- Mode 0: Bypass ---\n  [375000] Loading preset mode 0: Bypass\n  Coefficients: h0=1 h1=0 h2=0 h3=0\nLOG: 405000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h01 actual_value: 6'h01 [h0]\nLOG: 415000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h00 actual_value: 6'h00 [h1]\nLOG: 425000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h00 actual_value: 6'h00 [h2]\nLOG: 435000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h00 actual_value: 6'h00 [h3]\n\n  --- Mode 1: Moving Average ---\n  [435000] Loading preset mode 1: Moving Average\n  Coefficients: h0=1 h1=1 h2=1 h3=1\nLOG: 465000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h01 actual_value: 6'h01 [h0]\nLOG: 475000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h01 actual_value: 6'h01 [h1]\nLOG: 485000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h01 actual_value: 6'h01 [h2]\nLOG: 495000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h01 actual_value: 6'h01 [h3]\n\n  --- Mode 2: Low-pass ---\n  [495000] Loading preset mode 2: Low-pass\n  Coefficients: h0=4 h1=2 h2=1 h3=1\nLOG: 525000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h04 actual_value: 6'h04 [h0]\nLOG: 535000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h02 actual_value: 6'h02 [h1]\nLOG: 545000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h01 actual_value: 6'h01 [h2]\nLOG: 555000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h01 actual_value: 6'h01 [h3]\n\n  --- Mode 3: High-pass ---\n  [555000] Loading preset mode 3: High-pass\n  Coefficients: h0=1 h1=-1 h2=0 h3=0\nLOG: 585000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h01 actual_value: 6'h01 [h0]\nLOG: 595000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h3f actual_value: 6'h3f [h1 (should be -1 = 0x3F unsigned)]\nLOG: 605000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h00 actual_value: 6'h00 [h2]\nLOG: 615000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h00 actual_value: 6'h00 [h3]\n\n========================================\nTest 6: One-Cycle Mode Switching\n========================================\n  Cycle 0: Load Bypass mode\n  [675000] Loading preset mode 0: Bypass\n  Coefficients: h0=1 h1=0 h2=0 h3=0\nLOG: 695000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h01 actual_value: 6'h01 [h0 immediately]\n  Cycle 1: Switch to Low-pass mode\n  [695000] Loading preset mode 2: Low-pass\n  Coefficients: h0=4 h1=2 h2=1 h3=1\nLOG: 715000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h04 actual_value: 6'h04 [h0 changed in 1 cycle]\n  Cycle 2: Switch to High-pass mode\n  [715000] Loading preset mode 3: High-pass\n  Coefficients: h0=1 h1=-1 h2=0 h3=0\nLOG: 735000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h01 actual_value: 6'h01 [h0 changed again]\n\n========================================\nTest 7: Manual Coefficient Write\n========================================\n  Writing h0=8\nLOG: 805000 : INFO : tb_fir_filter_enhanced : status_flags : update=1 valid=0 [Update flag after h0 write]\nLOG: 815000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h08 actual_value: 6'h08 [h0 verify]\n  Writing h1=4\nLOG: 845000 : INFO : tb_fir_filter_enhanced : status_flags : update=1 valid=0 [Update flag after h1 write]\nLOG: 855000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h04 actual_value: 6'h04 [h1 verify]\n\n========================================\nTest 8: Functional - Bypass Mode\n========================================\n  [895000] Loading preset mode 0: Bypass\n  Coefficients: h0=1 h1=0 h2=0 h3=0\nLOG: 955000 : INFO : tb_fir_filter_enhanced : uo_out : expected_value: 8'h00 actual_value: 8'h00 [Bypass sample 1]\nLOG: 985000 : INFO : tb_fir_filter_enhanced : uo_out : expected_value: 8'h00 actual_value: 8'h00 [Bypass sample 2]\n\n========================================\nTest 9: Functional - Moving Average Mode\n========================================\n  [1025000] Loading preset mode 1: Moving Average\n  Coefficients: h0=1 h1=1 h2=1 h3=1\nLOG: 1085000 : INFO : tb_fir_filter_enhanced : uo_out : expected_value: 8'h00 actual_value: 8'h00 [MovAvg sample 1]\nLOG: 1115000 : INFO : tb_fir_filter_enhanced : uo_out : expected_value: 8'h00 actual_value: 8'h00 [MovAvg sample 2]\nLOG: 1145000 : INFO : tb_fir_filter_enhanced : uo_out : expected_value: 8'h00 actual_value: 8'h00 [MovAvg sample 3]\nLOG: 1175000 : INFO : tb_fir_filter_enhanced : uo_out : expected_value: 8'h00 actual_value: 8'h00 [MovAvg sample 4]\n\n========================================\nTest 10: Functional - High-pass Mode\n========================================\n  [1215000] Loading preset mode 3: High-pass\n  Coefficients: h0=1 h1=-1 h2=0 h3=0\nLOG: 1275000 : INFO : tb_fir_filter_enhanced : uo_out : expected_value: 8'h00 actual_value: 8'h00 [High-pass sample 1]\nLOG: 1305000 : INFO : tb_fir_filter_enhanced : uo_out : expected_value: 8'h00 actual_value: 8'h00 [High-pass sample 2 (edge)]\nLOG: 1335000 : INFO : tb_fir_filter_enhanced : uo_out : expected_value: 8'h00 actual_value: 8'h00 [High-pass sample 3 (flat)]\n\n========================================\nTest 11: Combined Feature Test\n========================================\n  Step 1: Load mode and verify\n  [1375000] Loading preset mode 2: Low-pass\n  Coefficients: h0=4 h1=2 h2=1 h3=1\n    Update flag detected!\nLOG: 1405000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h04 actual_value: 6'h04 [h0]\nLOG: 1415000 : INFO : tb_fir_filter_enhanced : coeff_readback : expected_value: 6'h02 actual_value: 6'h02 [h1]\n  Step 2: Process data and monitor valid flag\n    Pipeline valid flag detected!\nLOG: 1505000 : INFO : tb_fir_filter_enhanced : uo_out : expected_value: 8'h00 actual_value: 8'h00 [Combined test output]\n\n==========================================================\nTest Summary\n==========================================================\nTotal tests: 42\nErrors:      0\n\n*** ALL TESTS PASSED ***\n✓ Status outputs working (update flag + valid flag)\n✓ Coefficient readback verified\n✓ Preset mode loading operational\n✓ One-cycle mode switching confirmed\n✓ All 4 filter modes functional\n✓ Enhanced features fully validated!\n\nTEST PASSED\n==========================================================\n- /app/eda.work/fba7cffd-6ec4-4d08-9efa-7b1c0295872d.edacmd/test/tb_fir_filter_enhanced.sv:553: Verilog $finish\n- S i m u l a t i o n   R e p o r t: Verilator 5.038 2025-07-08\n- Verilator: $finish at 2us; walltime 0.008 s; speed 187.537 us/s\n- Verilator: cpu 0.008 s on 1 threads; alloced 203 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/fba7cffd-6ec4-4d08-9efa-7b1c0295872d.edacmd/eda.work/fir_filter_test.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] sim - verilator - tb_fir_filter_enhanced: No errors observed.\nINFO: [EDA] Closing logfile: eda.work/eda.log\nINFO: [EDA] Wrote artifacts JSON: eda.work/fir_filter_test.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 0 errors\n",
  "stdout_size": 15328,
  "stdout_total_size": 15340,
  "message": "Job completed successfully. Runtime: 2.9929022789001465s, Waveforms captured",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 0,
  "start_time": 1771755154.7682745,
  "stop_time": 1771755157.761177,
  "waves_returned": true,
  "wave_file": "dumpfile.fst",
  "wave_file_size": 14681,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": null,
  "fst_s3_key": null,
  "fst_s3_bucket": null
}