Received: from smtp.kernel.org (aws-us-west-2-korg-mail-alma10-1.taild15c8.ts.net [100.103.45.18])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6A0243B6C05;
	Tue, 22 Sep 2026 17:00:41 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=100.103.45.18
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1790096442; cv=none; b=PnSorcY8FbYaMoRCzZNzksosu9opPrgrEf4RCxLqKjNSDEBuKVXcHSzZEB0n+SV7kLmF9lNcCREWNZoe2edmZBi+zctDaTD9uBppfzGdvuBugVxHoi9SjcZzs+iJq/THleFezqAKYtHlMoIRvER10RnO6vwOaR1J90Akfx37lOg=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1790096442; c=relaxed/simple;
	bh=ZVRuV82A6/ljE98vEtRHUH8fUzmVc+sAaacbYE2YZ9M=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=hIOCe+NdhQi3FccyXlAMyi1pCzDanV39V2hwRi2GFVr3wp3E7me7ZF71EVwFpZ5b+5jJPtYRqiKaKpXCjyEf6KtHj3Gv0oRjJ5AeEtjXYrPGajXrvQXgzBpMKwmD5tUlND70bsqJZ+uaFTANDEIpNRWAgBqAas2Z0P7tjuCPuQ8=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=LqXZGXqa; arc=none smtp.client-ip=100.103.45.18
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="LqXZGXqa"
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 8A19C1F000FF;
	Tue, 22 Sep 2026 17:00:40 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org;
	s=k20260515; t=1790096441;
	bh=hkbIO/3RlJRJKqUI/kyd3ndy8/wZKmkrLF5NZLtKMhQ=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To;
	b=LqXZGXqaLjkFDIzwFlI6q+vkKAq7m+BINOi+28VgGxjClWFshGQKzhz4+WWMNM/e9
	 mcXzP7/bvMPsccb2QzoQbvn1n0f3Ira82z1K2dyKZDCtDJ/xca+1go4QTyq9ADhMPl
	 e646ubQDlz/zDQbWD9USzL3Xpx1xrL5hbyaBp+Iz1E9xrcVDORckiM6yYKgcQ6aqLF
	 ESXQ76Y0oHmS0OQNemfiKS+E9eKbW+L6ZiHFOLZu0DLgMCHxF8GGgGFRZBEtEKUlNJ
	 rpIGinEZTrGGSC9sajOcY54fHK/T//JTs9FVjP2HW7t2xUcgivJgiv/RvfNJO0O2Lw
	 lq/i2er5dMtBg==
Date: Tue, 22 Sep 2026 10:00:39 -0700
From: Oliver Upton <oupton@kernel.org>
To: "Lorenzo Stoakes (ARM)" <ljs@kernel.org>
Cc: Catalin Marinas <catalin.marinas@arm.com>,
	Will Deacon <will@kernel.org>, Marc Zyngier <maz@kernel.org>,
	Joey Gouly <joey.gouly@arm.com>,
	Steffen Eiden <seiden@linux.ibm.com>,
	Suzuki K Poulose <suzuki.poulose@arm.com>,
	Zenghui Yu <yuzenghui@huawei.com>,
	Paolo Bonzini <pbonzini@redhat.com>,
	Jonathan Corbet <corbet@lwn.net>,
	Mark Rutland <mark.rutland@arm.com>,
	Fuad Tabba <fuad.tabba@linux.dev>,
	Randy Dunlap <rdunlap@infradead.org>,
	linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
	kvmarm@lists.linux.dev, kvm@vger.kernel.org,
	linux-doc@vger.kernel.org, linux-kselftest@vger.kernel.org,
	Jack Thomson <jackabt@amazon.com>,
	Jack Thomson <jackabt.amazon@gmail.com>,
	Alexandru Elisei <alexandru.elisei@arm.com>,
	Vincent Donnefort <vdonnefort@google.com>,
	"Aneesh Kumar K.V" <aneesh.kumar@kernel.org>,
	Sean Christopherson <seanjc@google.com>,
	Claudio Imbrenda <imbrenda@linux.ibm.com>,
	Leo Soares Passos <Leo.Bras@arm.com>,
	Wei-Lin Chang <weilin.chang@arm.com>
Subject: Re: [PATCH v3 02/14] arm64: Add ESR fault helpers
Message-ID: <arK0N7H1w-pcixba@kernel.org>
References: <20260922-kvm-arm-prefault-v3-0-787bd3bc7e3f@kernel.org>
 <20260922-kvm-arm-prefault-v3-2-787bd3bc7e3f@kernel.org>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20260922-kvm-arm-prefault-v3-2-787bd3bc7e3f@kernel.org>

On Tue, Sep 22, 2026 at 03:17:56PM +0100, Lorenzo Stoakes (ARM) wrote:
> Add helper functions which operate directly on an ESR value rather than
> trying to access the register itself.
> 
> These mirror equivalent KVM vCPU wrappers in kvm_emulate.h and allow those
> wrappers and KVM's stage-2 fault handling to operate on a plain ESR value.
> 
> This is needed to later generate a synthetic fault for the stage-2 page
> table pre-faulting mechanism.
> 
> No functional change intended.
> 
> Signed-off-by: Lorenzo Stoakes (ARM) <ljs@kernel.org>
> ---
>  arch/arm64/include/asm/esr.h | 44 ++++++++++++++++++++++++++++++++++++++++++++
>  1 file changed, 44 insertions(+)
> 
> diff --git a/arch/arm64/include/asm/esr.h b/arch/arm64/include/asm/esr.h
> index f816f5d77f1a..9c0205983d9a 100644
> --- a/arch/arm64/include/asm/esr.h
> +++ b/arch/arm64/include/asm/esr.h
> @@ -437,6 +437,50 @@
>  #ifndef __ASSEMBLER__
>  #include <asm/types.h>
>  
> +static __always_inline u8 esr_get_ec(unsigned long esr)
> +{
> +	return ESR_ELx_EC(esr);
> +}

Why do we need to wrap the macro in an inline function?

> +static __always_inline bool esr_trap_is_iabt(unsigned long esr)
> +{
> +	return esr_get_ec(esr) == ESR_ELx_EC_IABT_LOW;
> +}
> +
> +static __always_inline bool esr_abt_is_s1ptw(unsigned long esr)
> +{
> +	return esr & ESR_ELx_S1PTW;
> +}

This helper doesn't make a ton of sense outside of KVM, since
ESR_ELx.S1PTW is RES0 (not RAZ) outside of a stage-2 abort.

Thanks,
Oliver
