#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12ddd50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12e8480 .scope module, "tb" "tb" 3 27;
 .timescale -12 -12;
L_0x12db960 .functor NOT 1, L_0x130c430, C4<0>, C4<0>, C4<0>;
L_0x12e8f60 .functor XOR 1, L_0x130bff0, L_0x130c170, C4<0>, C4<0>;
L_0x12db9d0 .functor XOR 1, L_0x12e8f60, L_0x130c2c0, C4<0>, C4<0>;
v0x130b1f0_0 .net *"_ivl_10", 0 0, L_0x130c2c0;  1 drivers
v0x130b2f0_0 .net *"_ivl_12", 0 0, L_0x12db9d0;  1 drivers
v0x130b3d0_0 .net *"_ivl_2", 0 0, L_0x130bf30;  1 drivers
v0x130b490_0 .net *"_ivl_4", 0 0, L_0x130bff0;  1 drivers
v0x130b570_0 .net *"_ivl_6", 0 0, L_0x130c170;  1 drivers
v0x130b6a0_0 .net *"_ivl_8", 0 0, L_0x12e8f60;  1 drivers
v0x130b780_0 .var "clk", 0 0;
v0x130b820_0 .net "in", 7 0, v0x130a990_0;  1 drivers
v0x130b8c0_0 .net "parity_dut", 0 0, L_0x130be90;  1 drivers
v0x130b960_0 .net "parity_ref", 0 0, L_0x130bd60;  1 drivers
v0x130ba00_0 .var/2u "stats1", 159 0;
v0x130baa0_0 .var/2u "strobe", 0 0;
v0x130bb60_0 .net "tb_match", 0 0, L_0x130c430;  1 drivers
v0x130bc20_0 .net "tb_mismatch", 0 0, L_0x12db960;  1 drivers
L_0x130bf30 .concat [ 1 0 0 0], L_0x130bd60;
L_0x130bff0 .concat [ 1 0 0 0], L_0x130bd60;
L_0x130c170 .concat [ 1 0 0 0], L_0x130be90;
L_0x130c2c0 .concat [ 1 0 0 0], L_0x130bd60;
L_0x130c430 .cmp/eeq 1, L_0x130bf30, L_0x12db9d0;
S_0x12e8610 .scope module, "good1" "reference_module" 3 66, 3 4 0, S_0x12e8480;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "parity";
v0x12dbbd0_0 .net "in", 7 0, v0x130a990_0;  alias, 1 drivers
v0x12dbc70_0 .net "parity", 0 0, L_0x130bd60;  alias, 1 drivers
L_0x130bd60 .reduce/xor v0x130a990_0;
S_0x130a640 .scope module, "stim1" "stimulus_gen" 3 62, 3 14 0, S_0x12e8480;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
v0x130a8b0_0 .net "clk", 0 0, v0x130b780_0;  1 drivers
v0x130a990_0 .var "in", 7 0;
E_0x12e6d00/0 .event negedge, v0x130a8b0_0;
E_0x12e6d00/1 .event posedge, v0x130a8b0_0;
E_0x12e6d00 .event/or E_0x12e6d00/0, E_0x12e6d00/1;
S_0x130aa90 .scope module, "top_module1" "top_module" 3 70, 4 1 0, S_0x12e8480;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "parity";
v0x130ace0_0 .net "in", 7 0, v0x130a990_0;  alias, 1 drivers
v0x130ae10_0 .net "parity", 0 0, L_0x130be90;  alias, 1 drivers
v0x130aed0_0 .var "parity_bit", 7 0;
E_0x12e6a50 .event anyedge, v0x12dbbd0_0;
L_0x130be90 .part v0x130aed0_0, 0, 1;
S_0x130aff0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 76, 3 76 0, S_0x12e8480;
 .timescale -12 -12;
E_0x12e6d40 .event anyedge, v0x130baa0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x130baa0_0;
    %nor/r;
    %assign/vec4 v0x130baa0_0, 0;
    %wait E_0x12e6d40;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x130a640;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12e6d00;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x130a990_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 22 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x130aa90;
T_2 ;
    %wait E_0x12e6a50;
    %load/vec4 v0x130ace0_0;
    %parti/s 1, 0, 2;
    %pad/u 8;
    %load/vec4 v0x130ace0_0;
    %parti/s 1, 1, 2;
    %pad/u 8;
    %xor;
    %load/vec4 v0x130ace0_0;
    %parti/s 1, 2, 3;
    %pad/u 8;
    %xor;
    %load/vec4 v0x130ace0_0;
    %parti/s 1, 3, 3;
    %pad/u 8;
    %xor;
    %load/vec4 v0x130ace0_0;
    %parti/s 1, 4, 4;
    %pad/u 8;
    %xor;
    %load/vec4 v0x130ace0_0;
    %parti/s 1, 5, 4;
    %pad/u 8;
    %xor;
    %load/vec4 v0x130ace0_0;
    %parti/s 1, 6, 4;
    %pad/u 8;
    %xor;
    %load/vec4 v0x130ace0_0;
    %parti/s 1, 7, 4;
    %pad/u 8;
    %xor;
    %store/vec4 v0x130aed0_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12e8480;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130b780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130baa0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x12e8480;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x130b780_0;
    %inv;
    %store/vec4 v0x130b780_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x12e8480;
T_5 ;
    %vpi_call/w 3 54 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 55 "$dumpvars", 32'sb00000000000000000000000000000001, v0x130a8b0_0, v0x130bc20_0, v0x130b820_0, v0x130b960_0, v0x130b8c0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x12e8480;
T_6 ;
    %load/vec4 v0x130ba00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x130ba00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x130ba00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 85 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "parity", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 86 "$display", "Hint: Output '%s' has no mismatches.", "parity" {0 0 0};
T_6.1 ;
    %load/vec4 v0x130ba00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x130ba00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 88 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 89 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x130ba00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x130ba00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 90 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x12e8480;
T_7 ;
    %wait E_0x12e6d00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x130ba00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130ba00_0, 4, 32;
    %load/vec4 v0x130bb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x130ba00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 101 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130ba00_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x130ba00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130ba00_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x130b960_0;
    %load/vec4 v0x130b960_0;
    %load/vec4 v0x130b8c0_0;
    %xor;
    %load/vec4 v0x130b960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x130ba00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 105 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130ba00_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x130ba00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130ba00_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/reduction/reduction_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/reduction/iter0/response11/top_module.sv";
