{"vcs1":{"timestamp_begin":1739185774.711940837, "rt":0.26, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1739185775.047885256, "rt":0.26, "ut":0.14, "st":0.10}}
{"link":{"timestamp_begin":1739185775.364246407, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739185774.487123142}
{"VCS_COMP_START_TIME": 1739185774.487123142}
{"VCS_COMP_END_TIME": 1739185775.578873319}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265392}}
{"vcselab": {"peak_mem": 150352}}
