#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Feb 25 13:47:26 2020
# Process ID: 9344
# Current directory: D:/Programs/Digitale-synthese
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent240 D:\Programs\Digitale-synthese\Digitale-synthese.xpr
# Log file: D:/Programs/Digitale-synthese/vivado.log
# Journal file: D:/Programs/Digitale-synthese\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Programs/Digitale-synthese/Digitale-synthese.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 772.582 ; gain = 133.746
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DEBOUNCER_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DEBOUNCER_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programs/Digitale-synthese/Digitale-synthese.srcs/sim_1/new/TB_DEBOUNCER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xelab -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DEBOUNCER [debouncer_default]
Compiling architecture structural of entity xil_defaultlib.debouncer_tb
Built simulation snapshot DEBOUNCER_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DEBOUNCER_tb_behav -key {Behavioral:sim_1:Functional:DEBOUNCER_tb} -tclbatch {DEBOUNCER_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DEBOUNCER_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DEBOUNCER_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 823.652 ; gain = 27.781
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DEBOUNCER_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DEBOUNCER_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programs/Digitale-synthese/Digitale-synthese.srcs/sim_1/new/TB_DEBOUNCER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xelab -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DEBOUNCER [debouncer_default]
Compiling architecture structural of entity xil_defaultlib.debouncer_tb
Built simulation snapshot DEBOUNCER_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DEBOUNCER_tb_behav -key {Behavioral:sim_1:Functional:DEBOUNCER_tb} -tclbatch {DEBOUNCER_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DEBOUNCER_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DEBOUNCER_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 836.867 ; gain = 0.000
run all
run all
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/DEBOUNCER_tb/uut/shiftreg_next}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DEBOUNCER_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DEBOUNCER_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xelab -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 842.086 ; gain = 0.000
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DEBOUNCER_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DEBOUNCER_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programs/Digitale-synthese/Digitale-synthese.srcs/sim_1/new/TB_DEBOUNCER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xelab -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DEBOUNCER [debouncer_default]
Compiling architecture structural of entity xil_defaultlib.debouncer_tb
Built simulation snapshot DEBOUNCER_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DEBOUNCER_tb_behav -key {Behavioral:sim_1:Functional:DEBOUNCER_tb} -tclbatch {DEBOUNCER_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DEBOUNCER_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DEBOUNCER_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 842.086 ; gain = 0.000
run all
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/DEBOUNCER_tb/uut/shiftreg_pres}} 
run all
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DEBOUNCER_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DEBOUNCER_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xelab -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 842.086 ; gain = 0.000
run all
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/DEBOUNCER_tb/uut/shiftreg_next}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/DEBOUNCER_tb/uut/sh}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DEBOUNCER_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DEBOUNCER_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xelab -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 843.883 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DEBOUNCER_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DEBOUNCER_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programs/Digitale-synthese/Digitale-synthese.srcs/sources_1/new/DEBOUNCER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programs/Digitale-synthese/Digitale-synthese.srcs/sim_1/new/TB_DEBOUNCER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xelab -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DEBOUNCER [debouncer_default]
Compiling architecture structural of entity xil_defaultlib.debouncer_tb
Built simulation snapshot DEBOUNCER_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DEBOUNCER_tb_behav -key {Behavioral:sim_1:Functional:DEBOUNCER_tb} -tclbatch {DEBOUNCER_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DEBOUNCER_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DEBOUNCER_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 845.414 ; gain = 0.000
run all
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/DEBOUNCER_tb/uut/shiftreg_pres}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/DEBOUNCER_tb/uut/shiftreg_next}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/DEBOUNCER_tb/uut/sh}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DEBOUNCER_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DEBOUNCER_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xelab -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 845.414 ; gain = 0.000
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DEBOUNCER_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DEBOUNCER_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programs/Digitale-synthese/Digitale-synthese.srcs/sources_1/new/DEBOUNCER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programs/Digitale-synthese/Digitale-synthese.srcs/sim_1/new/TB_DEBOUNCER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xelab -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DEBOUNCER [debouncer_default]
Compiling architecture structural of entity xil_defaultlib.debouncer_tb
Built simulation snapshot DEBOUNCER_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DEBOUNCER_tb_behav -key {Behavioral:sim_1:Functional:DEBOUNCER_tb} -tclbatch {DEBOUNCER_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DEBOUNCER_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DEBOUNCER_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 845.414 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DEBOUNCER_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DEBOUNCER_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xelab -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 845.414 ; gain = 0.000
run all
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/DEBOUNCER_tb/uut/shiftreg_pres}} {{/DEBOUNCER_tb/uut/shiftreg_next}} {{/DEBOUNCER_tb/uut/sh}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DEBOUNCER_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DEBOUNCER_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xelab -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 847.227 ; gain = 1.813
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DEBOUNCER_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DEBOUNCER_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programs/Digitale-synthese/Digitale-synthese.srcs/sources_1/new/DEBOUNCER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programs/Digitale-synthese/Digitale-synthese.srcs/sim_1/new/TB_DEBOUNCER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xelab -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DEBOUNCER [debouncer_default]
Compiling architecture structural of entity xil_defaultlib.debouncer_tb
Built simulation snapshot DEBOUNCER_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DEBOUNCER_tb_behav -key {Behavioral:sim_1:Functional:DEBOUNCER_tb} -tclbatch {DEBOUNCER_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DEBOUNCER_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DEBOUNCER_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 849.211 ; gain = 0.000
run all
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/DEBOUNCER_tb/uut/shiftreg_pres}} {{/DEBOUNCER_tb/uut/shiftreg_next}} {{/DEBOUNCER_tb/uut/sh}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DEBOUNCER_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DEBOUNCER_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xelab -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 850.867 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DEBOUNCER_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DEBOUNCER_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programs/Digitale-synthese/Digitale-synthese.srcs/sources_1/new/DEBOUNCER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programs/Digitale-synthese/Digitale-synthese.srcs/sim_1/new/TB_DEBOUNCER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xelab -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DEBOUNCER [debouncer_default]
Compiling architecture structural of entity xil_defaultlib.debouncer_tb
Built simulation snapshot DEBOUNCER_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 850.867 ; gain = 0.000
run all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programs\Digitale-synthese\Digitale-synthese.srcs\sources_1\new\DEBOUNCER.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programs\Digitale-synthese\Digitale-synthese.srcs\sim_1\new\TB_DEBOUNCER.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DEBOUNCER_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DEBOUNCER_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xelab -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DEBOUNCER_tb_behav -key {Behavioral:sim_1:Functional:DEBOUNCER_tb} -tclbatch {DEBOUNCER_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DEBOUNCER_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DEBOUNCER_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 904.180 ; gain = 18.246
run all
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DEBOUNCER_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DEBOUNCER_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programs/Digitale-synthese/Digitale-synthese.srcs/sources_1/new/DEBOUNCER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programs/Digitale-synthese/Digitale-synthese.srcs/sim_1/new/TB_DEBOUNCER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xelab -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DEBOUNCER [debouncer_default]
Compiling architecture structural of entity xil_defaultlib.debouncer_tb
Built simulation snapshot DEBOUNCER_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 907.430 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DEBOUNCER_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DEBOUNCER_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programs/Digitale-synthese/Digitale-synthese.sim/sim_1/behav/xsim'
"xelab -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEBOUNCER_tb_behav xil_defaultlib.DEBOUNCER_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 949.734 ; gain = 0.000
run all
set_property -name {xsim.simulate.log_all_signals} -value {false} -objects [get_filesets sim_1]
