#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Sep 22 02:49:16 2023
# Process ID: 8964
# Current directory: D:/Project/FPGA_XILINX/07_half_adder/half_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14620 D:\Project\FPGA_XILINX\07_half_adder\half_adder\half_adder.xpr
# Log file: D:/Project/FPGA_XILINX/07_half_adder/half_adder/vivado.log
# Journal file: D:/Project/FPGA_XILINX/07_half_adder/half_adder\vivado.jou
# Running On: DESKTOP-DOLA5FQ, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 6, Host memory: 17083 MB
#-----------------------------------------------------------
start_gui
open_project D:/Project/FPGA_XILINX/07_half_adder/half_adder/half_adder.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
launch_simulation
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source half_adder_tb.tcl
close_sim
