{
  "messages" : [
    "Start of IO Analysis",
    "  Get Ports",
    "    Detect input port \\clk_i_buf (index=0, width=1, offset=0)",
    "    Detect input port \\data_i (index=0, width=1, offset=0)",
    "    Detect output port \\data_o_buf (index=0, width=2, offset=0)",
    "    Detect output port \\data_o_buf (index=1, width=2, offset=0)",
    "    Detect input port \\dly_inc_pulse_inv_buf (index=0, width=1, offset=0)",
    "    Detect input port \\enable_buf (index=0, width=1, offset=0)",
    "    Detect input port \\reset_n_buf (index=0, width=1, offset=0)",
    "  Get Port/Standalone Primitives",
    "    Get important connection of cell \\I_BUF $ibuf$GJC31.$ibuf_clk_i_buf",
    "      Cell port \\I is connected to input port \\clk_i_buf",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $ibuf$GJC31.$ibuf_data_i",
    "      Cell port \\I is connected to input port \\data_i",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $ibuf$GJC31.$ibuf_dly_inc_pulse_inv_buf",
    "      Cell port \\I is connected to input port \\dly_inc_pulse_inv_buf",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $ibuf$GJC31.$ibuf_enable_buf",
    "      Cell port \\I is connected to input port \\enable_buf",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $ibuf$GJC31.$ibuf_reset_n_buf",
    "      Cell port \\I is connected to input port \\reset_n_buf",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\O_BUF $obuf$GJC31.$obuf_data_o_buf",
    "      Cell port \\O is connected to output port \\data_o_buf[0]",
    "        Data Width: 1",
    "    Get important connection of cell \\O_BUF $obuf$GJC31.$obuf_data_o_buf_1",
    "      Cell port \\O is connected to output port \\data_o_buf[1]",
    "        Data Width: 1",
    "  Trace \\I_BUF --> \\CLK_BUF",
    "    Try \\I_BUF $ibuf$GJC31.$ibuf_clk_i_buf out connection: \\clk_buf_i -> \\clock_buffer",
    "      Connected \\clock_buffer",
    "        Data Width: -2",
    "  Trace \\I_BUF_DS --> \\CLK_BUF",
    "  Trace \\CLK_BUF --> \\PLL",
    "    Try \\CLK_BUF \\clock_buffer out connection: \\clk_pll -> \\clk_pll_gen",
    "      Connected \\clk_pll_gen",
    "        Parameter \\DEV_FAMILY: \"VIRGO\"",
    "        Parameter \\DIVIDE_CLK_IN_BY_2: \"FALSE\"",
    "        Parameter \\PLL_DIV: 32",
    "        Parameter \\PLL_MULT: 100",
    "        Parameter \\PLL_MULT_FRAC: 0",
    "        Parameter \\PLL_POST_DIV: 17",
    "        Data Width: -2",
    "  Trace \\BOOT_CLOCK --> \\PLL",
    "  Trace \\I_BUF --> \\I_DELAY",
    "    Try \\I_BUF $ibuf$GJC31.$ibuf_data_i out connection: \\data_i_buf -> \\data_i_delay",
    "      Connected \\data_i_delay",
    "        Data Width: 1",
    "  Trace \\I_BUF --> \\I_DDR",
    "  Trace \\I_BUF --> \\I_SERDES",
    "  Trace \\I_BUF_DS --> \\I_DELAY",
    "  Trace \\I_BUF_DS --> \\I_DDR",
    "  Trace \\I_BUF_DS --> \\I_SERDES",
    "  Trace \\I_DELAY --> \\I_DDR",
    "    Try \\I_DELAY \\data_i_delay out connection: \\data_i_buf_delayed -> \\data_i_ddr",
    "      Connected \\data_i_ddr",
    "        Data Width: 2",
    "  Trace \\I_DELAY --> \\I_SERDES",
    "  Trace \\O_BUF --> \\O_DELAY",
    "  Trace \\O_BUF --> \\O_DDR",
    "  Trace \\O_BUF --> \\O_SERDES",
    "  Trace \\O_BUFT --> \\O_DELAY",
    "  Trace \\O_BUFT --> \\O_DDR",
    "  Trace \\O_BUFT --> \\O_SERDES",
    "  Trace \\O_BUF_DS --> \\O_DELAY",
    "  Trace \\O_BUF_DS --> \\O_DDR",
    "  Trace \\O_BUF_DS --> \\O_SERDES",
    "  Trace \\O_BUFT_DS --> \\O_DELAY",
    "  Trace \\O_BUFT_DS --> \\O_DDR",
    "  Trace \\O_BUFT_DS --> \\O_SERDES",
    "  Trace \\O_DELAY --> \\O_DDR",
    "  Trace \\O_DELAY --> \\O_SERDES",
    "  Trace \\O_BUF --> \\O_SERDES_CLK",
    "  Trace \\O_BUFT --> \\O_SERDES_CLK",
    "  Trace \\O_BUF_DS --> \\O_SERDES_CLK",
    "  Trace \\O_BUFT_DS --> \\O_SERDES_CLK",
    "  Trace fabric clock buffer",
    "  Trace gearbox clock source",
    "    \\I_DELAY \\data_i_delay port \\CLK_IN: \\clk_i",
    "      Connected to \\PLL \\clk_pll_gen port \\CLK_OUT_DIV4",
    "    \\I_DDR \\data_i_ddr port \\C: \\clk_i",
    "      Connected to \\PLL \\clk_pll_gen port \\CLK_OUT_DIV4",
    "  Trace Fabric Clock",
    "    Module \\CLK_BUF \\clock_buffer: clock port \\O, net \\clk_pll",
    "      Connected to cell \\PLL \\clk_pll_gen",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "    Module \\PLL \\clk_pll_gen: clock port \\CLK_OUT_DIV4, net \\clk_i",
    "      Connected to cell \\DFFRE $abc$250$auto$blifparse.cc:377:parse_blif$251",
    "        Which is not a IO primitive. Send to fabric",
    "  Summary",
    "        |---------------------------------------------------------------------------------------------------|",
    "        |                       *************************************************************               |",
    "    IN  |             clk_i_buf * I_BUF |-> CLK_BUF |-> PLL                                 *               |",
    "    IN  |                data_i * I_BUF |-> I_DELAY |-> I_DDR                               *               |",
    "    IN  | dly_inc_pulse_inv_buf * I_BUF                                                     *               |",
    "    IN  |            enable_buf * I_BUF                                                     *               |",
    "    IN  |           reset_n_buf * I_BUF                                                     *               |",
    "    OUT |                       *                                                     O_BUF * data_o_buf[0] |",
    "    OUT |                       *                                                     O_BUF * data_o_buf[1] |",
    "        |                       *************************************************************               |",
    "        |---------------------------------------------------------------------------------------------------|",
    "  Final checking is good",
    "  Assign location HP_1_CC_18_9P (and properties) to Port clk_i_buf",
    "  Assign location HP_1_0_0P (and properties) to Port dly_inc_pulse_inv_buf",
    "  Assign location HP_1_4_2P (and properties) to Port enable_buf",
    "  Assign location HP_1_2_1P (and properties) to Port reset_n_buf",
    "  Assign location HP_1_3_1N (and properties) to Port data_o_buf[0]",
    "  Assign location HP_1_4_2P (and properties) to Port data_o_buf[1]",
    "  Cross-check instances vs wrapped-instances",
    "  Generate SDC",
    "    Determine data signals",
    "      Pin object=clk_i_buf, location: HP_1_CC_18_9P",
    "        Data signal from object clk_i_buf",
    "          Failure reason: Object clk_i_buf is primitive \\PLL but data signal is not defined",
    "      Pin object=data_i, location: ",
    "        Pin location is not assigned",
    "      Pin object=dly_inc_pulse_inv_buf, location: HP_1_0_0P",
    "        Data signal from object dly_inc_pulse_inv_buf",
    "          Module=I_BUF Linked-object=dly_inc_pulse_inv_buf Port=O Net=dly_inc_pulse_inv - Found",
    "      Pin object=enable_buf, location: HP_1_4_2P",
    "        Data signal from object enable_buf",
    "          Module=I_BUF Linked-object=enable_buf Port=O Net=enable - Found",
    "      Pin object=reset_n_buf, location: HP_1_2_1P",
    "        Data signal from object reset_n_buf",
    "          Module=I_BUF Linked-object=reset_n_buf Port=O Net=reset_n - Found",
    "      Pin object=data_o_buf[0], location: HP_1_3_1N",
    "        Data signal from object data_o_buf[0]",
    "          Module=O_BUF Linked-object=data_o_buf[0] Port=I Net=data_o[0] - Found",
    "      Pin object=data_o_buf[1], location: HP_1_4_2P",
    "        Data signal from object data_o_buf[1]",
    "          Module=O_BUF Linked-object=data_o_buf[1] Port=I Net=data_o[1] - Found",
    "    Determine internal control signals",
    "      Module=I_BUF LinkedObject=clk_i_buf Location=HP_1_CC_18_9P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=PLL LinkedObject=clk_i_buf Location=HP_1_CC_18_9P Port=LOCK Signal=out:TO_BE_DETERMINED",
    "        User design does not utilize linked-object clk_i_buf wrapped-instance port LOCK",
    "      Module=PLL LinkedObject=clk_i_buf Location=HP_1_CC_18_9P Port=PLL_EN Signal=in:TO_BE_DETERMINED",
    "      Module=I_BUF LinkedObject=data_i Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=I_DELAY LinkedObject=data_i Location= Port=DLY_ADJ Signal=in:rule=half-first:f2g_trx_dly_adj",
    "        Location  does not have any mode to begin with",
    "      Module=I_DELAY LinkedObject=data_i Location= Port=DLY_INCDEC Signal=in:rule=half-first:f2g_trx_dly_inc",
    "        Location  does not have any mode to begin with",
    "      Module=I_DELAY LinkedObject=data_i Location= Port=DLY_LOAD Signal=in:rule=half-first:f2g_trx_dly_ld",
    "        Location  does not have any mode to begin with",
    "      Module=I_DELAY LinkedObject=data_i Location= Port=DLY_TAP_VALUE Signal=out:rule=half-first:g2f_trx_dly_tap",
    "        Location  does not have any mode to begin with",
    "      Module=I_DDR LinkedObject=data_i Location= Port=E Signal=in:TO_BE_DETERMINED",
    "        Location  does not have any mode to begin with",
    "      Module=I_DDR LinkedObject=data_i Location= Port=R Signal=in:TO_BE_DETERMINED",
    "        Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=dly_inc_pulse_inv_buf Location=HP_1_0_0P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_BUF LinkedObject=enable_buf Location=HP_1_4_2P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_BUF LinkedObject=reset_n_buf Location=HP_1_2_1P Port=EN Signal=in:f2g_in_en_{A|B}",
    "End of IO Analysis"
  ],
  "instances" : [
    {
      "module" : "I_BUF",
      "name" : "$ibuf$GJC31.$ibuf_clk_i_buf",
      "linked_object" : "clk_i_buf",
      "linked_objects" : {
        "clk_i_buf" : {
          "location" : "HP_1_CC_18_9P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clk_i_buf",
        "O" : "clk_buf_i"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "CLK_BUF",
      "name" : "clock_buffer",
      "linked_object" : "clk_i_buf",
      "linked_objects" : {
        "clk_i_buf" : {
          "location" : "HP_1_CC_18_9P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clk_buf_i",
        "O" : "clk_pll"
      },
      "parameters" : {
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "PLL",
      "name" : "clk_pll_gen",
      "linked_object" : "clk_i_buf",
      "linked_objects" : {
        "clk_i_buf" : {
          "location" : "HP_1_CC_18_9P",
          "properties" : {
            "OUT3_ROUTE_TO_FABRIC_CLK" : "0"
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "clk_pll",
        "CLK_OUT_DIV4" : "clk_i"
      },
      "parameters" : {
        "DEV_FAMILY" : "VIRGO",
        "DIVIDE_CLK_IN_BY_2" : "FALSE",
        "OUT3_ROUTE_TO_FABRIC_CLK" : "0",
        "PLL_DIV" : "32",
        "PLL_MULT" : "100",
        "PLL_MULT_FRAC" : "0",
        "PLL_POST_DIV" : "17"
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$ibuf$GJC31.$ibuf_data_i",
      "linked_object" : "data_i",
      "linked_objects" : {
        "data_i" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "data_i",
        "O" : "data_i_buf"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_DELAY",
      "name" : "data_i_delay",
      "linked_object" : "data_i",
      "linked_objects" : {
        "data_i" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "clk_i",
        "I" : "data_i_buf",
        "O" : "data_i_buf_delayed"
      },
      "parameters" : {
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_DDR",
      "name" : "data_i_ddr",
      "linked_object" : "data_i",
      "linked_objects" : {
        "data_i" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "clk_i",
        "D" : "data_i_buf_delayed"
      },
      "parameters" : {
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$ibuf$GJC31.$ibuf_dly_inc_pulse_inv_buf",
      "linked_object" : "dly_inc_pulse_inv_buf",
      "linked_objects" : {
        "dly_inc_pulse_inv_buf" : {
          "location" : "HP_1_0_0P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "dly_inc_pulse_inv_buf",
        "O" : "dly_inc_pulse_inv"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$ibuf$GJC31.$ibuf_enable_buf",
      "linked_object" : "enable_buf",
      "linked_objects" : {
        "enable_buf" : {
          "location" : "HP_1_4_2P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "enable_buf",
        "O" : "enable"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$ibuf$GJC31.$ibuf_reset_n_buf",
      "linked_object" : "reset_n_buf",
      "linked_objects" : {
        "reset_n_buf" : {
          "location" : "HP_1_2_1P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "reset_n_buf",
        "O" : "reset_n"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$obuf$GJC31.$obuf_data_o_buf",
      "linked_object" : "data_o_buf[0]",
      "linked_objects" : {
        "data_o_buf[0]" : {
          "location" : "HP_1_3_1N",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "data_o[0]",
        "O" : "data_o_buf[0]"
      },
      "parameters" : {
      }
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$obuf$GJC31.$obuf_data_o_buf_1",
      "linked_object" : "data_o_buf[1]",
      "linked_objects" : {
        "data_o_buf[1]" : {
          "location" : "HP_1_4_2P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "data_o[1]",
        "O" : "data_o_buf[1]"
      },
      "parameters" : {
      }
      },
      "errors" : [
      ]
    }
  ]
}
