Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\University\HMPSoC-701-Final\Quartus\FknWork\Non-Critical\Nios_System_2A.qsys --block-symbol-file --output-directory=D:\University\HMPSoC-701-Final\Quartus\FknWork\Non-Critical\Nios_System_2A --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Non-Critical/Nios_System_2A.qsys
Progress: Reading input file
Progress: Adding LED_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_pio
Progress: Adding asp_config_0 [asp_config 1.3]
Warning: asp_config_0: Used asp_config 1.0 (instead of 1.3)
Progress: Parameterizing module asp_config_0
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module clocks
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding hex_pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_pio_0
Progress: Adding hex_pio_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_pio_1
Progress: Adding hex_pio_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_pio_2
Progress: Adding hex_pio_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_pio_3
Progress: Adding hex_pio_4 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_pio_4
Progress: Adding hex_pio_5 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_pio_5
Progress: Adding high_res_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module high_res_timer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module key_pio
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding receive_data_0 [receive_data 1.3]
Progress: Parameterizing module receive_data_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sw_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module sw_pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_System_2A.clocks: Refclk Freq: 50.0
Info: Nios_System_2A.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios_System_2A.key_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_System_2A.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Nios_System_2A.sw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\University\HMPSoC-701-Final\Quartus\FknWork\Non-Critical\Nios_System_2A.qsys --synthesis=VHDL --output-directory=D:\University\HMPSoC-701-Final\Quartus\FknWork\Non-Critical\Nios_System_2A\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Non-Critical/Nios_System_2A.qsys
Progress: Reading input file
Progress: Adding LED_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_pio
Progress: Adding asp_config_0 [asp_config 1.3]
Warning: asp_config_0: Used asp_config 1.0 (instead of 1.3)
Progress: Parameterizing module asp_config_0
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module clocks
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding hex_pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_pio_0
Progress: Adding hex_pio_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_pio_1
Progress: Adding hex_pio_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_pio_2
Progress: Adding hex_pio_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_pio_3
Progress: Adding hex_pio_4 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_pio_4
Progress: Adding hex_pio_5 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_pio_5
Progress: Adding high_res_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module high_res_timer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module key_pio
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding receive_data_0 [receive_data 1.3]
Progress: Parameterizing module receive_data_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sw_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module sw_pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_System_2A.clocks: Refclk Freq: 50.0
Info: Nios_System_2A.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios_System_2A.key_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_System_2A.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Nios_System_2A.sw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_System_2A: Generating Nios_System_2A "Nios_System_2A" for QUARTUS_SYNTH
Warning: Nios_System_2A: "No matching role found for cpu:custom_instruction_master:E_ci_multi_clock (clk)"
Warning: Nios_System_2A: "No matching role found for cpu:custom_instruction_master:E_ci_multi_reset_req (reset_req)"
Warning: Nios_System_2A: "No matching role found for cpu:custom_instruction_master:E_ci_multi_reset (reset)"
Warning: Nios_System_2A: "No matching role found for cpu_custom_instruction_master_comb_slave_translator0:ci_master:ci_master_result (result)"
Info: LED_pio: Starting RTL generation for module 'Nios_System_2A_LED_pio'
Info: LED_pio:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_2A_LED_pio --dir=C:/Users/deven/AppData/Local/Temp/alt0248_4613863468662748441.dir/0061_LED_pio_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/deven/AppData/Local/Temp/alt0248_4613863468662748441.dir/0061_LED_pio_gen//Nios_System_2A_LED_pio_component_configuration.pl  --do_build_sim=0  ]
Info: LED_pio: Done RTL generation for module 'Nios_System_2A_LED_pio'
Info: LED_pio: "Nios_System_2A" instantiated altera_avalon_pio "LED_pio"
Info: asp_config_0: "Nios_System_2A" instantiated asp_config "asp_config_0"
Info: clocks: "Nios_System_2A" instantiated altera_up_avalon_sys_sdram_pll "clocks"
Info: cpu: "Nios_System_2A" instantiated altera_nios2_gen2 "cpu"
Info: hex_pio_0: Starting RTL generation for module 'Nios_System_2A_hex_pio_0'
Info: hex_pio_0:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_2A_hex_pio_0 --dir=C:/Users/deven/AppData/Local/Temp/alt0248_4613863468662748441.dir/0063_hex_pio_0_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/deven/AppData/Local/Temp/alt0248_4613863468662748441.dir/0063_hex_pio_0_gen//Nios_System_2A_hex_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: hex_pio_0: Done RTL generation for module 'Nios_System_2A_hex_pio_0'
Info: hex_pio_0: "Nios_System_2A" instantiated altera_avalon_pio "hex_pio_0"
Info: high_res_timer: Starting RTL generation for module 'Nios_System_2A_high_res_timer'
Info: high_res_timer:   Generation command is [exec D:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA/18.1/quartus/bin64//perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Nios_System_2A_high_res_timer --dir=C:/Users/deven/AppData/Local/Temp/alt0248_4613863468662748441.dir/0064_high_res_timer_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/deven/AppData/Local/Temp/alt0248_4613863468662748441.dir/0064_high_res_timer_gen//Nios_System_2A_high_res_timer_component_configuration.pl  --do_build_sim=0  ]
Info: high_res_timer: Done RTL generation for module 'Nios_System_2A_high_res_timer'
Info: high_res_timer: "Nios_System_2A" instantiated altera_avalon_timer "high_res_timer"
Info: jtag_uart: Starting RTL generation for module 'Nios_System_2A_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_System_2A_jtag_uart --dir=C:/Users/deven/AppData/Local/Temp/alt0248_4613863468662748441.dir/0065_jtag_uart_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/deven/AppData/Local/Temp/alt0248_4613863468662748441.dir/0065_jtag_uart_gen//Nios_System_2A_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'Nios_System_2A_jtag_uart'
Info: jtag_uart: "Nios_System_2A" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key_pio: Starting RTL generation for module 'Nios_System_2A_key_pio'
Info: key_pio:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_2A_key_pio --dir=C:/Users/deven/AppData/Local/Temp/alt0248_4613863468662748441.dir/0066_key_pio_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/deven/AppData/Local/Temp/alt0248_4613863468662748441.dir/0066_key_pio_gen//Nios_System_2A_key_pio_component_configuration.pl  --do_build_sim=0  ]
Info: key_pio: Done RTL generation for module 'Nios_System_2A_key_pio'
Info: key_pio: "Nios_System_2A" instantiated altera_avalon_pio "key_pio"
Info: onchip_memory: Starting RTL generation for module 'Nios_System_2A_onchip_memory'
Info: onchip_memory:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_System_2A_onchip_memory --dir=C:/Users/deven/AppData/Local/Temp/alt0248_4613863468662748441.dir/0067_onchip_memory_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/deven/AppData/Local/Temp/alt0248_4613863468662748441.dir/0067_onchip_memory_gen//Nios_System_2A_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'Nios_System_2A_onchip_memory'
Info: onchip_memory: "Nios_System_2A" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: receive_data_0: "Nios_System_2A" instantiated receive_data "receive_data_0"
Info: Reusing file D:/University/HMPSoC-701-Final/Quartus/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/TdmaMinTypes.vhd
Info: sdram: Starting RTL generation for module 'Nios_System_2A_sdram'
Info: sdram:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Nios_System_2A_sdram --dir=C:/Users/deven/AppData/Local/Temp/alt0248_4613863468662748441.dir/0069_sdram_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/deven/AppData/Local/Temp/alt0248_4613863468662748441.dir/0069_sdram_gen//Nios_System_2A_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'Nios_System_2A_sdram'
Info: sdram: "Nios_System_2A" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sw_pio: Starting RTL generation for module 'Nios_System_2A_sw_pio'
Info: sw_pio:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_2A_sw_pio --dir=C:/Users/deven/AppData/Local/Temp/alt0248_4613863468662748441.dir/0070_sw_pio_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/deven/AppData/Local/Temp/alt0248_4613863468662748441.dir/0070_sw_pio_gen//Nios_System_2A_sw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: sw_pio: Done RTL generation for module 'Nios_System_2A_sw_pio'
Info: sw_pio: "Nios_System_2A" instantiated altera_avalon_pio "sw_pio"
Info: cpu_custom_instruction_master_translator: "Nios_System_2A" instantiated altera_customins_master_translator "cpu_custom_instruction_master_translator"
Info: cpu_custom_instruction_master_comb_xconnect: "Nios_System_2A" instantiated altera_customins_xconnect "cpu_custom_instruction_master_comb_xconnect"
Info: cpu_custom_instruction_master_comb_slave_translator0: "Nios_System_2A" instantiated altera_customins_slave_translator "cpu_custom_instruction_master_comb_slave_translator0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Nios_System_2A" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Nios_System_2A" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Nios_System_2A" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "clocks" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "clocks" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu: Starting RTL generation for module 'Nios_System_2A_cpu_cpu'
Info: cpu:   Generation command is [exec D:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/18.1/quartus/bin64//perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios_System_2A_cpu_cpu --dir=C:/Users/deven/AppData/Local/Temp/alt0248_4613863468662748441.dir/0078_cpu_gen/ --quartus_bindir=D:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/deven/AppData/Local/Temp/alt0248_4613863468662748441.dir/0078_cpu_gen//Nios_System_2A_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.06.10 00:58:45 (*) Starting Nios II generation
Info: cpu: # 2025.06.10 00:58:45 (*)   Checking for plaintext license.
Info: cpu: # 2025.06.10 00:58:46 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA/18.1/quartus/bin64/
Info: cpu: # 2025.06.10 00:58:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.06.10 00:58:46 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.06.10 00:58:46 (*)   Plaintext license not found.
Info: cpu: # 2025.06.10 00:58:46 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2025.06.10 00:58:46 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.06.10 00:58:46 (*)   Creating all objects for CPU
Info: cpu: # 2025.06.10 00:58:47 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.06.10 00:58:47 (*)   Creating plain-text RTL
Info: cpu: # 2025.06.10 00:58:47 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Nios_System_2A_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/University/HMPSoC-701-Final/Quartus/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/University/HMPSoC-701-Final/Quartus/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/University/HMPSoC-701-Final/Quartus/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file D:/University/HMPSoC-701-Final/Quartus/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/University/HMPSoC-701-Final/Quartus/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: Nios_System_2A: Done "Nios_System_2A" with 46 modules, 74 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
