strict digraph "" {
	node [label="\N"];
	"67:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fe42cf9ec50>",
		clk_sens=True,
		fillcolor=gold,
		label="67:AL",
		sens="['PCLK']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['PWDATA', 'PWRITE', 'PSELx', 'PREADY', 'PADDR', 'PRESETn', 'INTERNAL_I2C_REGISTER_CONFIG']"];
	"68:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fe42cf9ed50>",
		fillcolor=turquoise,
		label="68:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"67:AL" -> "68:BL"	 [cond="[]",
		lineno=None];
	"70:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe42cf9ed90>",
		fillcolor=springgreen,
		label="70:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"76:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fe42cf9ee10>",
		fillcolor=turquoise,
		label="76:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"70:IF" -> "76:BL"	 [cond="['PRESETn']",
		label="!((!PRESETn))",
		lineno=70];
	"71:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fe42cf9ef90>",
		fillcolor=turquoise,
		label="71:BL
INTERNAL_I2C_REGISTER_CONFIG <= 14'd0;
INTERNAL_I2C_REGISTER_TIMEOUT <= 14'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe42cf9efd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fe42cae5150>]",
		style=filled,
		typ=Block];
	"70:IF" -> "71:BL"	 [cond="['PRESETn']",
		label="(!PRESETn)",
		lineno=70];
	"79:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe42cf9ee50>",
		fillcolor=springgreen,
		label="79:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"76:BL" -> "79:IF"	 [cond="[]",
		lineno=None];
	"80:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fe42b6a7d10>",
		fillcolor=turquoise,
		label="80:BL
INTERNAL_I2C_REGISTER_CONFIG <= PWDATA[13:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe42b6a7450>]",
		style=filled,
		typ=Block];
	"79:IF" -> "80:BL"	 [cond="['PADDR', 'PSELx', 'PWRITE', 'PREADY']",
		label="((PADDR == 32'd8) && (PSELx == 1'b1) && (PWRITE == 1'b1) && (PREADY == 1'b1))",
		lineno=79];
	"83:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe42cf998d0>",
		fillcolor=springgreen,
		label="83:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"79:IF" -> "83:IF"	 [cond="['PADDR', 'PSELx', 'PWRITE', 'PREADY']",
		label="!(((PADDR == 32'd8) && (PSELx == 1'b1) && (PWRITE == 1'b1) && (PREADY == 1'b1)))",
		lineno=79];
	"88:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fe42cf99890>",
		fillcolor=turquoise,
		label="88:BL
INTERNAL_I2C_REGISTER_CONFIG <= INTERNAL_I2C_REGISTER_CONFIG;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe42cae61d0>]",
		style=filled,
		typ=Block];
	"Leaf_67:AL"	 [def_var="['INTERNAL_I2C_REGISTER_TIMEOUT', 'INTERNAL_I2C_REGISTER_CONFIG']",
		label="Leaf_67:AL"];
	"88:BL" -> "Leaf_67:AL"	 [cond="[]",
		lineno=None];
	"84:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fe42b6b8450>",
		fillcolor=turquoise,
		label="84:BL
INTERNAL_I2C_REGISTER_TIMEOUT <= PWDATA[13:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe42b6b8350>]",
		style=filled,
		typ=Block];
	"84:BL" -> "Leaf_67:AL"	 [cond="[]",
		lineno=None];
	"68:BL" -> "70:IF"	 [cond="[]",
		lineno=None];
	"80:BL" -> "Leaf_67:AL"	 [cond="[]",
		lineno=None];
	"71:BL" -> "Leaf_67:AL"	 [cond="[]",
		lineno=None];
	"83:IF" -> "88:BL"	 [cond="['PADDR', 'PSELx', 'PWRITE', 'PREADY']",
		label="!(((PADDR == 32'd12) && (PSELx == 1'b1) && (PWRITE == 1'b1) && (PREADY == 1'b1)))",
		lineno=83];
	"83:IF" -> "84:BL"	 [cond="['PADDR', 'PSELx', 'PWRITE', 'PREADY']",
		label="((PADDR == 32'd12) && (PSELx == 1'b1) && (PWRITE == 1'b1) && (PREADY == 1'b1))",
		lineno=83];
}
