Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Osmane\Documents\FPGA\Projet_quartus\HPS_TEST\osmanip.qsys --block-symbol-file --output-directory=C:\Users\Osmane\Documents\FPGA\Projet_quartus\HPS_TEST\osmanip --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading HPS_TEST/osmanip.qsys
Progress: Reading input file
Progress: Adding Osmanip_0 [Osmanip 1.0]
Progress: Parameterizing module Osmanip_0
Progress: Adding clk_0 [clock_source 24.1]
Progress: Parameterizing module clk_0
Progress: Adding intel_niosv_g_0 [intel_niosv_g 4.0.0]
Progress: Parameterizing module intel_niosv_g_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 24.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: osmanip.intel_niosv_g_0: No peripheral regions have been defined.  If your design contains any peripherals such as UART, PIO, DMA, etc, they must be placed within a periperhal region.
Warning: osmanip.intel_niosv_g_0: Properties (associatedClock) have been set on interface reset - in composed mode these are ignored
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Osmane\Documents\FPGA\Projet_quartus\HPS_TEST\osmanip.qsys --synthesis=VHDL --output-directory=C:\Users\Osmane\Documents\FPGA\Projet_quartus\HPS_TEST\osmanip\synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading HPS_TEST/osmanip.qsys
Progress: Reading input file
Progress: Adding Osmanip_0 [Osmanip 1.0]
Progress: Parameterizing module Osmanip_0
Progress: Adding clk_0 [clock_source 24.1]
Progress: Parameterizing module clk_0
Progress: Adding intel_niosv_g_0 [intel_niosv_g 4.0.0]
Progress: Parameterizing module intel_niosv_g_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 24.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: osmanip.intel_niosv_g_0: No peripheral regions have been defined.  If your design contains any peripherals such as UART, PIO, DMA, etc, they must be placed within a periperhal region.
Warning: osmanip.intel_niosv_g_0: Properties (associatedClock) have been set on interface reset - in composed mode these are ignored
Info: osmanip: Generating "osmanip" for QUARTUS_SYNTH
Info: Osmanip_0: "osmanip" instantiated Osmanip "Osmanip_0"
Info: intel_niosv_g_0: "osmanip" instantiated intel_niosv_g "intel_niosv_g_0"
Info: onchip_memory2_0: Starting RTL generation for module 'osmanip_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/24.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/24.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/24.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/24.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=osmanip_onchip_memory2_0 --dir=C:/Users/Osmane/AppData/Local/Temp/alt0438_8851966578725712239.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/24.1std/quartus --verilog --config=C:/Users/Osmane/AppData/Local/Temp/alt0438_8851966578725712239.dir/0003_onchip_memory2_0_gen//osmanip_onchip_memory2_0_component_configuration.pl --do_build_sim=0}]
Info: onchip_memory2_0: Done RTL generation for module 'osmanip_onchip_memory2_0'
Info: onchip_memory2_0: "osmanip" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "osmanip" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "osmanip" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "osmanip" instantiated altera_reset_controller "rst_controller"
Info: niosv_reset_controller: "Generating: niosv_reset_controller"
Info: hart: "intel_niosv_g_0" instantiated intel_niosv_g_unit "hart"
Info: timer_module: "intel_niosv_g_0" instantiated intel_niosv_timer_msip "timer_module"
Info: dbg_mod: "intel_niosv_g_0" instantiated intel_niosv_dbg_mod "dbg_mod"
Info: Reusing file C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/osmanip/synthesis/submodules/niosv_ram.sv
Info: Reusing file C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/osmanip/synthesis/submodules/altera_reset_synchronizer.v
Info: Reusing file C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/osmanip/synthesis/submodules/altera_reset_controller.v
Info: Reusing file C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/osmanip/synthesis/submodules/altera_reset_controller.sdc
Info: irq_mapper: "intel_niosv_g_0" instantiated altera_irq_mapper "irq_mapper"
Info: intel_niosv_g_0_data_manager_translator: "mm_interconnect_0" instantiated altera_merlin_axi_translator "intel_niosv_g_0_data_manager_translator"
Info: intel_niosv_g_0_dm_agent_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "intel_niosv_g_0_dm_agent_translator"
Info: intel_niosv_g_0_data_manager_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "intel_niosv_g_0_data_manager_agent"
Info: intel_niosv_g_0_dm_agent_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "intel_niosv_g_0_dm_agent_agent"
Info: intel_niosv_g_0_dm_agent_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "intel_niosv_g_0_dm_agent_agent_rsp_fifo"
Info: Reusing file C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/osmanip/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: intel_niosv_g_0_instruction_manager_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "intel_niosv_g_0_instruction_manager_wr_limiter"
Info: Reusing file C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/osmanip/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/osmanip/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: intel_niosv_g_0_dm_agent_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "intel_niosv_g_0_dm_agent_burst_adapter"
Info: Reusing file C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/osmanip/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/osmanip/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/osmanip/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/osmanip/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/osmanip/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/osmanip/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Osmanip_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "Osmanip_0_s1_rsp_width_adapter"
Info: Reusing file C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/osmanip/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Osmane/Documents/FPGA/Projet_quartus/HPS_TEST/osmanip/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: niosv_reset_controller: "hart" instantiated intel_niosv_g_unit "niosv_reset_controller"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: osmanip: Done "osmanip" with 36 modules, 140 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
