$date
	Thu Aug  3 15:30:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module hello_tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module h1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#20
1!
1#
#40
0#
1"
#60
1#
#80
