{
    "BENCHMARKS": {
        "counter120bitx5": {
            "status": "inactive",
            "top": "counter120bitx5",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/PPA_max/counter120bitx5/rtl/counter_5_120_13.v",
            "CLOCK_DATA": {
                "Clock1": "clk1",
                "Clock2": "clk2",
                "Clock3": "clk3",
                "Clock4": "clk4",
                "Clock5": "clk5"
            }
        },
        "counter_16bit": {
            "status": "inactive",
            "top": "counter_16bit",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/PPA_max/counter_16bit/rtl/counter_16bit.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "DCT": {
            "status": "inactive",
            "top": "dct_syn_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/PPA_max/DCT/rtl/dct_syn_top.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "iir": {
            "status": "inactive",
            "top": "iir_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/PPA_max/iir/rtl/iir_top.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "jpeg_qnr": {
            "status": "inactive",
            "top": "jpeg_qnr",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/PPA_max/jpeg_qnr/rtl/jpeg_qnr.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "sha1": {
            "status": "inactive",
            "top": "sha1",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/PPA_max/sha1/rtl/sha1.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "sha256": {
            "status": "inactive",
            "top": "sha256",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/PPA_max/sha256/rtl/sha256.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "unsigned_mult_80": {
            "status": "inactive",
            "top": "unsigned_mult_80",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/PPA_max/unsigned_mult_80/rtl/unsigned_mult_80.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "usb1_1_phy": {
            "status": "inactive",
            "top": "usb_phy_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/PPA_max/usb1_1_phy/rtl/usb_phy_top.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        }
    }
}