[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PartSelectNoParent/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 222
LIB: work
FILE: ${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv
n<> u<221> t<Top_level_rule> c<1> l<1:1> el<20:1>
  n<> u<1> t<Null_rule> p<221> s<220> l<1:1>
  n<> u<220> t<Source_text> p<221> c<99> l<1:1> el<19:10>
    n<> u<99> t<Description> p<220> c<98> s<100> l<1:1> el<9:11>
      n<> u<98> t<Package_declaration> p<99> c<2> l<1:1> el<9:11>
        n<> u<2> t<PACKAGE> p<98> s<3> l<1:1> el<1:8>
        n<my_pkg> u<3> t<STRING_CONST> p<98> s<18> l<1:9> el<1:15>
        n<> u<18> t<Package_item> p<98> c<17> s<33> l<2:4> el<2:29>
          n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<2:4> el<2:29>
            n<> u<16> t<Parameter_declaration> p<17> c<6> l<2:4> el<2:28>
              n<> u<6> t<Data_type_or_implicit> p<16> c<5> s<15> l<2:14> el<2:17>
                n<> u<5> t<Data_type> p<6> c<4> l<2:14> el<2:17>
                  n<> u<4> t<IntegerAtomType_Int> p<5> l<2:14> el<2:17>
              n<> u<15> t<Param_assignment_list> p<16> c<14> l<2:18> el<2:28>
                n<> u<14> t<Param_assignment> p<15> c<7> l<2:18> el<2:28>
                  n<Shares> u<7> t<STRING_CONST> p<14> s<13> l<2:18> el<2:24>
                  n<> u<13> t<Constant_param_expression> p<14> c<12> l<2:27> el<2:28>
                    n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<2:27> el<2:28>
                      n<> u<11> t<Constant_expression> p<12> c<10> l<2:27> el<2:28>
                        n<> u<10> t<Constant_primary> p<11> c<9> l<2:27> el<2:28>
                          n<> u<9> t<Primary_literal> p<10> c<8> l<2:27> el<2:28>
                            n<2> u<8> t<INT_CONST> p<9> l<2:27> el<2:28>
        n<> u<33> t<Package_item> p<98> c<32> s<48> l<3:4> el<3:33>
          n<> u<32> t<Package_or_generate_item_declaration> p<33> c<31> l<3:4> el<3:33>
            n<> u<31> t<Parameter_declaration> p<32> c<21> l<3:4> el<3:32>
              n<> u<21> t<Data_type_or_implicit> p<31> c<20> s<30> l<3:14> el<3:17>
                n<> u<20> t<Data_type> p<21> c<19> l<3:14> el<3:17>
                  n<> u<19> t<IntegerAtomType_Int> p<20> l<3:14> el<3:17>
              n<> u<30> t<Param_assignment_list> p<31> c<29> l<3:18> el<3:32>
                n<> u<29> t<Param_assignment> p<30> c<22> l<3:18> el<3:32>
                  n<KeyWidth> u<22> t<STRING_CONST> p<29> s<28> l<3:18> el<3:26>
                  n<> u<28> t<Constant_param_expression> p<29> c<27> l<3:29> el<3:32>
                    n<> u<27> t<Constant_mintypmax_expression> p<28> c<26> l<3:29> el<3:32>
                      n<> u<26> t<Constant_expression> p<27> c<25> l<3:29> el<3:32>
                        n<> u<25> t<Constant_primary> p<26> c<24> l<3:29> el<3:32>
                          n<> u<24> t<Primary_literal> p<25> c<23> l<3:29> el<3:32>
                            n<256> u<23> t<INT_CONST> p<24> l<3:29> el<3:32>
        n<> u<48> t<Package_item> p<98> c<47> s<96> l<4:4> el<4:33>
          n<> u<47> t<Package_or_generate_item_declaration> p<48> c<46> l<4:4> el<4:33>
            n<> u<46> t<Parameter_declaration> p<47> c<36> l<4:4> el<4:32>
              n<> u<36> t<Data_type_or_implicit> p<46> c<35> s<45> l<4:14> el<4:17>
                n<> u<35> t<Data_type> p<36> c<34> l<4:14> el<4:17>
                  n<> u<34> t<IntegerAtomType_Int> p<35> l<4:14> el<4:17>
              n<> u<45> t<Param_assignment_list> p<46> c<44> l<4:18> el<4:32>
                n<> u<44> t<Param_assignment> p<45> c<37> l<4:18> el<4:32>
                  n<NumRegsKey> u<37> t<STRING_CONST> p<44> s<43> l<4:18> el<4:28>
                  n<> u<43> t<Constant_param_expression> p<44> c<42> l<4:31> el<4:32>
                    n<> u<42> t<Constant_mintypmax_expression> p<43> c<41> l<4:31> el<4:32>
                      n<> u<41> t<Constant_expression> p<42> c<40> l<4:31> el<4:32>
                        n<> u<40> t<Constant_primary> p<41> c<39> l<4:31> el<4:32>
                          n<> u<39> t<Primary_literal> p<40> c<38> l<4:31> el<4:32>
                            n<8> u<38> t<INT_CONST> p<39> l<4:31> el<4:32>
        n<> u<96> t<Package_item> p<98> c<95> s<97> l<6:4> el<8:19>
          n<> u<95> t<Package_or_generate_item_declaration> p<96> c<94> l<6:4> el<8:19>
            n<> u<94> t<Data_declaration> p<95> c<93> l<6:4> el<8:19>
              n<> u<93> t<Type_declaration> p<94> c<91> l<6:4> el<8:19>
                n<> u<91> t<Data_type> p<93> c<50> s<92> l<6:12> el<8:5>
                  n<> u<50> t<Struct_union> p<91> c<49> s<51> l<6:12> el<6:18>
                    n<> u<49> t<Struct_keyword> p<50> l<6:12> el<6:18>
                  n<> u<51> t<Packed_keyword> p<91> s<90> l<6:19> el<6:25>
                  n<> u<90> t<Struct_union_member> p<91> c<86> l<7:7> el<7:44>
                    n<> u<86> t<Data_type_or_void> p<90> c<85> s<89> l<7:7> el<7:39>
                      n<> u<85> t<Data_type> p<86> c<52> l<7:7> el<7:39>
                        n<> u<52> t<IntVec_TypeLogic> p<85> s<68> l<7:7> el<7:12>
                        n<> u<68> t<Packed_dimension> p<85> c<67> s<84> l<7:13> el<7:25>
                          n<> u<67> t<Constant_range> p<68> c<62> l<7:14> el<7:24>
                            n<> u<62> t<Constant_expression> p<67> c<56> s<66> l<7:14> el<7:22>
                              n<> u<56> t<Constant_expression> p<62> c<55> s<61> l<7:14> el<7:20>
                                n<> u<55> t<Constant_primary> p<56> c<54> l<7:14> el<7:20>
                                  n<> u<54> t<Primary_literal> p<55> c<53> l<7:14> el<7:20>
                                    n<Shares> u<53> t<STRING_CONST> p<54> l<7:14> el<7:20>
                              n<> u<61> t<BinOp_Minus> p<62> s<60> l<7:20> el<7:21>
                              n<> u<60> t<Constant_expression> p<62> c<59> l<7:21> el<7:22>
                                n<> u<59> t<Constant_primary> p<60> c<58> l<7:21> el<7:22>
                                  n<> u<58> t<Primary_literal> p<59> c<57> l<7:21> el<7:22>
                                    n<1> u<57> t<INT_CONST> p<58> l<7:21> el<7:22>
                            n<> u<66> t<Constant_expression> p<67> c<65> l<7:23> el<7:24>
                              n<> u<65> t<Constant_primary> p<66> c<64> l<7:23> el<7:24>
                                n<> u<64> t<Primary_literal> p<65> c<63> l<7:23> el<7:24>
                                  n<0> u<63> t<INT_CONST> p<64> l<7:23> el<7:24>
                        n<> u<84> t<Packed_dimension> p<85> c<83> l<7:25> el<7:39>
                          n<> u<83> t<Constant_range> p<84> c<78> l<7:26> el<7:38>
                            n<> u<78> t<Constant_expression> p<83> c<72> s<82> l<7:26> el<7:36>
                              n<> u<72> t<Constant_expression> p<78> c<71> s<77> l<7:26> el<7:34>
                                n<> u<71> t<Constant_primary> p<72> c<70> l<7:26> el<7:34>
                                  n<> u<70> t<Primary_literal> p<71> c<69> l<7:26> el<7:34>
                                    n<KeyWidth> u<69> t<STRING_CONST> p<70> l<7:26> el<7:34>
                              n<> u<77> t<BinOp_Minus> p<78> s<76> l<7:34> el<7:35>
                              n<> u<76> t<Constant_expression> p<78> c<75> l<7:35> el<7:36>
                                n<> u<75> t<Constant_primary> p<76> c<74> l<7:35> el<7:36>
                                  n<> u<74> t<Primary_literal> p<75> c<73> l<7:35> el<7:36>
                                    n<1> u<73> t<INT_CONST> p<74> l<7:35> el<7:36>
                            n<> u<82> t<Constant_expression> p<83> c<81> l<7:37> el<7:38>
                              n<> u<81> t<Constant_primary> p<82> c<80> l<7:37> el<7:38>
                                n<> u<80> t<Primary_literal> p<81> c<79> l<7:37> el<7:38>
                                  n<0> u<79> t<INT_CONST> p<80> l<7:37> el<7:38>
                    n<> u<89> t<Variable_decl_assignment_list> p<90> c<88> l<7:40> el<7:43>
                      n<> u<88> t<Variable_decl_assignment> p<89> c<87> l<7:40> el<7:43>
                        n<key> u<87> t<STRING_CONST> p<88> l<7:40> el<7:43>
                n<hw_key_req_t> u<92> t<STRING_CONST> p<93> l<8:6> el<8:18>
        n<> u<97> t<ENDPACKAGE> p<98> l<9:1> el<9:11>
    n<// my_pkg> u<100> t<LINE_COMMENT> p<220> s<219> l<9:12> el<9:21>
    n<> u<219> t<Description> p<220> c<218> l<11:1> el<19:10>
      n<> u<218> t<Module_declaration> p<219> c<113> l<11:1> el<19:10>
        n<> u<113> t<Module_ansi_header> p<218> c<101> s<122> l<11:1> el<11:26>
          n<module> u<101> t<Module_keyword> p<113> s<102> l<11:1> el<11:7>
          n<top> u<102> t<STRING_CONST> p<113> s<103> l<11:8> el<11:11>
          n<> u<103> t<Package_import_declaration_list> p<113> s<112> l<11:11> el<11:11>
          n<> u<112> t<Port_declaration_list> p<113> c<111> l<11:11> el<11:25>
            n<> u<111> t<Ansi_port_declaration> p<112> c<109> l<11:12> el<11:24>
              n<> u<109> t<Net_port_header> p<111> c<104> s<110> l<11:12> el<11:22>
                n<> u<104> t<PortDir_Out> p<109> s<108> l<11:12> el<11:18>
                n<> u<108> t<Net_port_type> p<109> c<107> l<11:19> el<11:22>
                  n<> u<107> t<Data_type_or_implicit> p<108> c<106> l<11:19> el<11:22>
                    n<> u<106> t<Data_type> p<107> c<105> l<11:19> el<11:22>
                      n<> u<105> t<IntegerAtomType_Int> p<106> l<11:19> el<11:22>
              n<o> u<110> t<STRING_CONST> p<111> l<11:23> el<11:24>
        n<> u<122> t<Non_port_module_item> p<218> c<121> s<136> l<12:4> el<12:21>
          n<> u<121> t<Module_or_generate_item> p<122> c<120> l<12:4> el<12:21>
            n<> u<120> t<Module_common_item> p<121> c<119> l<12:4> el<12:21>
              n<> u<119> t<Module_or_generate_item_declaration> p<120> c<118> l<12:4> el<12:21>
                n<> u<118> t<Package_or_generate_item_declaration> p<119> c<117> l<12:4> el<12:21>
                  n<> u<117> t<Data_declaration> p<118> c<116> l<12:4> el<12:21>
                    n<> u<116> t<Package_import_declaration> p<117> c<115> l<12:4> el<12:21>
                      n<> u<115> t<Package_import_item> p<116> c<114> l<12:11> el<12:20>
                        n<my_pkg> u<114> t<STRING_CONST> p<115> l<12:11> el<12:17>
        n<> u<136> t<Non_port_module_item> p<218> c<135> s<216> l<13:4> el<13:35>
          n<> u<135> t<Module_or_generate_item> p<136> c<134> l<13:4> el<13:35>
            n<> u<134> t<Module_common_item> p<135> c<133> l<13:4> el<13:35>
              n<> u<133> t<Module_or_generate_item_declaration> p<134> c<132> l<13:4> el<13:35>
                n<> u<132> t<Package_or_generate_item_declaration> p<133> c<131> l<13:4> el<13:35>
                  n<> u<131> t<Net_declaration> p<132> c<123> l<13:4> el<13:35>
                    n<hw_key_req_t> u<123> t<STRING_CONST> p<131> s<130> l<13:4> el<13:16>
                    n<> u<130> t<Net_decl_assignment_list> p<131> c<129> l<13:17> el<13:34>
                      n<> u<129> t<Net_decl_assignment> p<130> c<124> l<13:17> el<13:34>
                        n<keymgr_key_i> u<124> t<STRING_CONST> p<129> s<128> l<13:17> el<13:29>
                        n<> u<128> t<Expression> p<129> c<127> l<13:32> el<13:34>
                          n<> u<127> t<Primary> p<128> c<126> l<13:32> el<13:34>
                            n<> u<126> t<Primary_literal> p<127> c<125> l<13:32> el<13:34>
                              n<> u<125> t<Number_Tick1> p<126> l<13:32> el<13:34>
        n<> u<216> t<Non_port_module_item> p<218> c<215> s<217> l<14:4> el<18:7>
          n<> u<215> t<Module_or_generate_item> p<216> c<214> l<14:4> el<18:7>
            n<> u<214> t<Module_common_item> p<215> c<213> l<14:4> el<18:7>
              n<> u<213> t<Always_construct> p<214> c<137> l<14:4> el<18:7>
                n<> u<137> t<ALWAYS_COMB> p<213> s<212> l<14:4> el<14:15>
                n<> u<212> t<Statement> p<213> c<211> l<14:16> el<18:7>
                  n<> u<211> t<Statement_item> p<212> c<210> l<14:16> el<18:7>
                    n<> u<210> t<Seq_block> p<211> c<138> l<14:16> el<18:7>
                      n<key_sideload_get> u<138> t<STRING_CONST> p<210> s<208> l<14:24> el<14:40>
                      n<> u<208> t<Statement_or_null> p<210> c<207> s<209> l<15:7> el<17:10>
                        n<> u<207> t<Statement> p<208> c<206> l<15:7> el<17:10>
                          n<> u<206> t<Statement_item> p<207> c<205> l<15:7> el<17:10>
                            n<> u<205> t<Loop_statement> p<206> c<204> l<15:7> el<17:10>
                              n<> u<204> t<FOR> p<205> s<147> l<15:7> el<15:10>
                              n<> u<147> t<For_initialization> p<205> c<146> s<157> l<15:12> el<15:21>
                                n<> u<146> t<For_variable_declaration> p<147> c<140> l<15:12> el<15:21>
                                  n<> u<140> t<Data_type> p<146> c<139> s<141> l<15:12> el<15:15>
                                    n<> u<139> t<IntegerAtomType_Int> p<140> l<15:12> el<15:15>
                                  n<i> u<141> t<STRING_CONST> p<146> s<145> l<15:16> el<15:17>
                                  n<> u<145> t<Expression> p<146> c<144> l<15:20> el<15:21>
                                    n<> u<144> t<Primary> p<145> c<143> l<15:20> el<15:21>
                                      n<> u<143> t<Primary_literal> p<144> c<142> l<15:20> el<15:21>
                                        n<0> u<142> t<INT_CONST> p<143> l<15:20> el<15:21>
                              n<> u<157> t<Expression> p<205> c<151> s<166> l<15:23> el<15:37>
                                n<> u<151> t<Expression> p<157> c<150> s<156> l<15:23> el<15:24>
                                  n<> u<150> t<Primary> p<151> c<149> l<15:23> el<15:24>
                                    n<> u<149> t<Primary_literal> p<150> c<148> l<15:23> el<15:24>
                                      n<i> u<148> t<STRING_CONST> p<149> l<15:23> el<15:24>
                                n<> u<156> t<BinOp_Less> p<157> s<155> l<15:25> el<15:26>
                                n<> u<155> t<Expression> p<157> c<154> l<15:27> el<15:37>
                                  n<> u<154> t<Primary> p<155> c<153> l<15:27> el<15:37>
                                    n<> u<153> t<Primary_literal> p<154> c<152> l<15:27> el<15:37>
                                      n<NumRegsKey> u<152> t<STRING_CONST> p<153> l<15:27> el<15:37>
                              n<> u<166> t<For_step> p<205> c<165> s<203> l<15:39> el<15:42>
                                n<> u<165> t<For_step_assignment> p<166> c<164> l<15:39> el<15:42>
                                  n<> u<164> t<Inc_or_dec_expression> p<165> c<162> l<15:39> el<15:42>
                                    n<> u<162> t<Variable_lvalue> p<164> c<159> s<163> l<15:39> el<15:40>
                                      n<> u<159> t<Ps_or_hierarchical_identifier> p<162> c<158> s<161> l<15:39> el<15:40>
                                        n<i> u<158> t<STRING_CONST> p<159> l<15:39> el<15:40>
                                      n<> u<161> t<Select> p<162> c<160> l<15:40> el<15:40>
                                        n<> u<160> t<Bit_select> p<161> l<15:40> el<15:40>
                                    n<> u<163> t<IncDec_PlusPlus> p<164> l<15:40> el<15:42>
                              n<> u<203> t<Statement_or_null> p<205> c<202> l<15:44> el<17:10>
                                n<> u<202> t<Statement> p<203> c<201> l<15:44> el<17:10>
                                  n<> u<201> t<Statement_item> p<202> c<200> l<15:44> el<17:10>
                                    n<> u<200> t<Seq_block> p<201> c<198> l<15:44> el<17:10>
                                      n<> u<198> t<Statement_or_null> p<200> c<197> s<199> l<16:10> el<16:42>
                                        n<> u<197> t<Statement> p<198> c<196> l<16:10> el<16:42>
                                          n<> u<196> t<Statement_item> p<197> c<195> l<16:10> el<16:42>
                                            n<> u<195> t<Blocking_assignment> p<196> c<194> l<16:10> el<16:41>
                                              n<> u<194> t<Operator_assignment> p<195> c<171> l<16:10> el<16:41>
                                                n<> u<171> t<Variable_lvalue> p<194> c<168> s<172> l<16:10> el<16:11>
                                                  n<> u<168> t<Ps_or_hierarchical_identifier> p<171> c<167> s<170> l<16:10> el<16:11>
                                                    n<o> u<167> t<STRING_CONST> p<168> l<16:10> el<16:11>
                                                  n<> u<170> t<Select> p<171> c<169> l<16:12> el<16:12>
                                                    n<> u<169> t<Bit_select> p<170> l<16:12> el<16:12>
                                                n<> u<172> t<AssignOp_Assign> p<194> s<193> l<16:12> el<16:13>
                                                n<> u<193> t<Expression> p<194> c<192> l<16:14> el<16:41>
                                                  n<> u<192> t<Primary> p<193> c<191> l<16:14> el<16:41>
                                                    n<> u<191> t<Complex_func_call> p<192> c<173> l<16:14> el<16:41>
                                                      n<keymgr_key_i> u<173> t<STRING_CONST> p<191> s<174> l<16:14> el<16:26>
                                                      n<key> u<174> t<STRING_CONST> p<191> s<190> l<16:27> el<16:30>
                                                      n<> u<190> t<Select> p<191> c<179> l<16:30> el<16:41>
                                                        n<> u<179> t<Bit_select> p<190> c<178> s<189> l<16:30> el<16:33>
                                                          n<> u<178> t<Expression> p<179> c<177> l<16:31> el<16:32>
                                                            n<> u<177> t<Primary> p<178> c<176> l<16:31> el<16:32>
                                                              n<> u<176> t<Primary_literal> p<177> c<175> l<16:31> el<16:32>
                                                                n<0> u<175> t<INT_CONST> p<176> l<16:31> el<16:32>
                                                        n<> u<189> t<Part_select_range> p<190> c<188> l<16:34> el<16:40>
                                                          n<> u<188> t<Constant_range> p<189> c<183> l<16:34> el<16:40>
                                                            n<> u<183> t<Constant_expression> p<188> c<182> s<187> l<16:34> el<16:36>
                                                              n<> u<182> t<Constant_primary> p<183> c<181> l<16:34> el<16:36>
                                                                n<> u<181> t<Primary_literal> p<182> c<180> l<16:34> el<16:36>
                                                                  n<31> u<180> t<INT_CONST> p<181> l<16:34> el<16:36>
                                                            n<> u<187> t<Constant_expression> p<188> c<186> l<16:39> el<16:40>
                                                              n<> u<186> t<Constant_primary> p<187> c<185> l<16:39> el<16:40>
                                                                n<> u<185> t<Primary_literal> p<186> c<184> l<16:39> el<16:40>
                                                                  n<0> u<184> t<INT_CONST> p<185> l<16:39> el<16:40>
                                      n<> u<199> t<END> p<200> l<17:7> el<17:10>
                      n<> u<209> t<END> p<210> l<18:4> el<18:7>
        n<> u<217> t<ENDMODULE> p<218> l<19:1> el<19:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv:1:1: No timescale set for "my_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv:11:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv:1:1: Compile package "my_pkg".
[INF:CP0303] ${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv:11:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             2
Begin                                                  2
Constant                                              18
Design                                                 1
ForStmt                                                1
HierPath                                               1
Identifier                                             5
ImportTypespec                                         1
IntTypespec                                            6
LogicTypespec                                          1
Module                                                 2
ModuleTypespec                                         1
Net                                                    1
Operation                                              4
Package                                                1
ParamAssign                                            3
Parameter                                              3
PartSelect                                             1
Port                                                   1
Range                                                  2
RefObj                                                 7
RefTypespec                                           12
SourceFile                                             1
StructTypespec                                         1
TypedefTypespec                                        1
TypespecMember                                         1
UnsupportedTypespec                                    1
VarSelect                                              1
Variable                                               2
------------------------------------------------------------
Total:                                                85
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PartSelectNoParent/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv, line:1:1, endln:9:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (my_pkg), line:1:9, endln:1:15
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv, line:1:1, endln:9:11
    |vpiName:my_pkg
  |vpiParameter:
  \_Parameter: (my_pkg::Shares), line:2:18, endln:2:28
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv, line:1:1, endln:9:11
    |UINT:2
    |vpiTypespec:
    \_RefTypespec: (my_pkg::Shares), line:2:14, endln:2:17
      |vpiParent:
      \_Parameter: (my_pkg::Shares), line:2:18, endln:2:28
      |vpiFullName:my_pkg::Shares
      |vpiActual:
      \_IntTypespec: , line:2:14, endln:2:17
    |vpiName:Shares
    |vpiFullName:my_pkg::Shares
  |vpiParameter:
  \_Parameter: (my_pkg::KeyWidth), line:3:18, endln:3:32
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv, line:1:1, endln:9:11
    |UINT:256
    |vpiTypespec:
    \_RefTypespec: (my_pkg::KeyWidth), line:3:14, endln:3:17
      |vpiParent:
      \_Parameter: (my_pkg::KeyWidth), line:3:18, endln:3:32
      |vpiFullName:my_pkg::KeyWidth
      |vpiActual:
      \_IntTypespec: , line:2:14, endln:2:17
    |vpiName:KeyWidth
    |vpiFullName:my_pkg::KeyWidth
  |vpiParameter:
  \_Parameter: (my_pkg::NumRegsKey), line:4:18, endln:4:32
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv, line:1:1, endln:9:11
    |UINT:8
    |vpiTypespec:
    \_RefTypespec: (my_pkg::NumRegsKey), line:4:14, endln:4:17
      |vpiParent:
      \_Parameter: (my_pkg::NumRegsKey), line:4:18, endln:4:32
      |vpiFullName:my_pkg::NumRegsKey
      |vpiActual:
      \_IntTypespec: , line:2:14, endln:2:17
    |vpiName:NumRegsKey
    |vpiFullName:my_pkg::NumRegsKey
  |vpiParamAssign:
  \_ParamAssign: , line:2:18, endln:2:28
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv, line:1:1, endln:9:11
    |vpiRhs:
    \_Constant: , line:2:27, endln:2:28
      |vpiParent:
      \_ParamAssign: , line:2:18, endln:2:28
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (my_pkg::Shares), line:2:18, endln:2:28
  |vpiParamAssign:
  \_ParamAssign: , line:3:18, endln:3:32
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv, line:1:1, endln:9:11
    |vpiRhs:
    \_Constant: , line:3:29, endln:3:32
      |vpiParent:
      \_ParamAssign: , line:3:18, endln:3:32
      |vpiDecompile:256
      |vpiSize:64
      |UINT:256
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (my_pkg::KeyWidth), line:3:18, endln:3:32
  |vpiParamAssign:
  \_ParamAssign: , line:4:18, endln:4:32
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv, line:1:1, endln:9:11
    |vpiRhs:
    \_Constant: , line:4:31, endln:4:32
      |vpiParent:
      \_ParamAssign: , line:4:18, endln:4:32
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (my_pkg::NumRegsKey), line:4:18, endln:4:32
  |vpiTypespec:
  \_IntTypespec: , line:2:14, endln:2:17
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv, line:1:1, endln:9:11
    |vpiSigned:1
  |vpiTypespec:
  \_TypedefTypespec: (my_pkg::hw_key_req_t), line:8:6, endln:8:18
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv, line:1:1, endln:9:11
    |vpiName:
    \_Identifier: (my_pkg::hw_key_req_t), line:8:6, endln:8:18
      |vpiParent:
      \_TypedefTypespec: (my_pkg::hw_key_req_t), line:8:6, endln:8:18
      |vpiName:my_pkg::hw_key_req_t
    |vpiTypedefAlias:
    \_RefTypespec: (my_pkg::hw_key_req_t), line:6:12, endln:8:5
      |vpiParent:
      \_TypedefTypespec: (my_pkg::hw_key_req_t), line:8:6, endln:8:18
      |vpiFullName:my_pkg::hw_key_req_t
      |vpiActual:
      \_StructTypespec: , line:6:12, endln:8:5
  |vpiTypespec:
  \_StructTypespec: , line:6:12, endln:8:5
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv, line:1:1, endln:9:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (key), line:7:40, endln:7:43
      |vpiParent:
      \_StructTypespec: , line:6:12, endln:8:5
      |vpiName:key
      |vpiTypespec:
      \_RefTypespec: (my_pkg::key), line:7:7, endln:7:39
        |vpiParent:
        \_TypespecMember: (key), line:7:40, endln:7:43
        |vpiFullName:my_pkg::key
        |vpiActual:
        \_LogicTypespec: , line:7:7, endln:7:12
  |vpiTypespec:
  \_LogicTypespec: , line:7:7, endln:7:12
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv, line:1:1, endln:9:11
    |vpiRange:
    \_Range: , line:7:13, endln:7:25
      |vpiParent:
      \_LogicTypespec: , line:7:7, endln:7:12
      |vpiLeftRange:
      \_Operation: , line:7:14, endln:7:22
        |vpiParent:
        \_Range: , line:7:13, endln:7:25
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (my_pkg::Shares), line:7:14, endln:7:20
          |vpiParent:
          \_Operation: , line:7:14, endln:7:22
          |vpiName:Shares
          |vpiFullName:my_pkg::Shares
          |vpiActual:
          \_Parameter: (my_pkg::Shares), line:2:18, endln:2:28
        |vpiOperand:
        \_Constant: , line:7:21, endln:7:22
          |vpiParent:
          \_Operation: , line:7:14, endln:7:22
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:23, endln:7:24
        |vpiParent:
        \_Range: , line:7:13, endln:7:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_Range: , line:7:25, endln:7:39
      |vpiParent:
      \_LogicTypespec: , line:7:7, endln:7:12
      |vpiLeftRange:
      \_Operation: , line:7:26, endln:7:36
        |vpiParent:
        \_Range: , line:7:25, endln:7:39
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (my_pkg::KeyWidth), line:7:26, endln:7:34
          |vpiParent:
          \_Operation: , line:7:26, endln:7:36
          |vpiName:KeyWidth
          |vpiFullName:my_pkg::KeyWidth
          |vpiActual:
          \_Parameter: (my_pkg::KeyWidth), line:3:18, endln:3:32
        |vpiOperand:
        \_Constant: , line:7:35, endln:7:36
          |vpiParent:
          \_Operation: , line:7:26, endln:7:36
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:37, endln:7:38
        |vpiParent:
        \_Range: , line:7:25, endln:7:39
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_IntTypespec: , line:2:14, endln:2:17
  |vpiImportTypespec:
  \_TypedefTypespec: (my_pkg::hw_key_req_t), line:8:6, endln:8:18
  |vpiImportTypespec:
  \_StructTypespec: , line:6:12, endln:8:5
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:7, endln:7:12
  |vpiDefName:my_pkg
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv, line:11:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top), line:11:8, endln:11:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv, line:11:1, endln:19:10
    |vpiName:work@top
  |vpiVariable:
  \_Variable: (work@top.o), line:11:23, endln:11:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv, line:11:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:11:19, endln:11:22
      |vpiParent:
      \_Variable: (work@top.o), line:11:23, endln:11:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:11:19, endln:11:22
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypespec:
  \_ImportTypespec: (my_pkg), line:12:11, endln:12:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv, line:11:1, endln:19:10
    |vpiName:
    \_Identifier: (my_pkg), line:12:11, endln:12:17
      |vpiParent:
      \_ImportTypespec: (my_pkg), line:12:11, endln:12:20
      |vpiName:my_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:12:11, endln:12:20
      |vpiParent:
      \_ImportTypespec: (my_pkg), line:12:11, endln:12:20
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiConstType:8
  |vpiTypespec:
  \_IntTypespec: , line:11:19, endln:11:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv, line:11:1, endln:19:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_ImportTypespec: (my_pkg), line:12:11, endln:12:20
  |vpiImportTypespec:
  \_IntTypespec: , line:11:19, endln:11:22
  |vpiImportTypespec:
  \_Variable: (work@top.o), line:11:23, endln:11:24
  |vpiImportTypespec:
  \_Net: (work@top.keymgr_key_i), line:13:17, endln:13:29
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv, line:11:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@top.keymgr_key_i.hw_key_req_t), line:13:4, endln:13:16
      |vpiParent:
      \_Net: (work@top.keymgr_key_i), line:13:17, endln:13:29
      |vpiName:hw_key_req_t
      |vpiFullName:work@top.keymgr_key_i.hw_key_req_t
      |vpiActual:
      \_TypedefTypespec: (my_pkg::hw_key_req_t), line:8:6, endln:8:18
    |vpiName:keymgr_key_i
    |vpiFullName:work@top.keymgr_key_i
  |vpiDefName:work@top
  |vpiNet:
  \_Net: (work@top.keymgr_key_i), line:13:17, endln:13:29
  |vpiPort:
  \_Port: (o), line:11:23, endln:11:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv, line:11:1, endln:19:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:11:19, endln:11:22
      |vpiParent:
      \_Port: (o), line:11:23, endln:11:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:11:19, endln:11:22
  |vpiProcess:
  \_Always: , line:14:4, endln:18:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv, line:11:1, endln:19:10
    |vpiStmt:
    \_Begin: (work@top.key_sideload_get), line:14:16, endln:18:7
      |vpiParent:
      \_Always: , line:14:4, endln:18:7
      |vpiName:
      \_Identifier: (key_sideload_get), line:14:24, endln:14:40
        |vpiParent:
        \_Begin: (work@top.key_sideload_get), line:14:16, endln:18:7
        |vpiName:key_sideload_get
      |vpiFullName:work@top.key_sideload_get
      |vpiVariable:
      \_Variable: (work@top.key_sideload_get.i), line:15:16, endln:15:17
        |vpiParent:
        \_Begin: (work@top.key_sideload_get), line:14:16, endln:18:7
        |vpiTypespec:
        \_RefTypespec: (work@top.key_sideload_get.i), line:15:12, endln:15:15
          |vpiParent:
          \_Variable: (work@top.key_sideload_get.i), line:15:16, endln:15:17
          |vpiFullName:work@top.key_sideload_get.i
          |vpiActual:
          \_IntTypespec: , line:15:12, endln:15:15
        |vpiName:i
        |vpiFullName:work@top.key_sideload_get.i
      |vpiInternalScope:
      \_ForStmt: (work@top.key_sideload_get), line:15:7, endln:17:10
        |vpiParent:
        \_Begin: (work@top.key_sideload_get), line:14:16, endln:18:7
        |vpiFullName:work@top.key_sideload_get
        |vpiInternalScope:
        \_Begin: (work@top.key_sideload_get), line:15:44, endln:17:10
          |vpiParent:
          \_ForStmt: (work@top.key_sideload_get), line:15:7, endln:17:10
          |vpiFullName:work@top.key_sideload_get
          |vpiImportTypespec:
          \_Net: (work@top.key_sideload_get.key), line:16:34, endln:16:40
            |vpiParent:
            \_Begin: (work@top.key_sideload_get), line:15:44, endln:17:10
            |vpiName:key
            |vpiFullName:work@top.key_sideload_get.key
            |vpiNetType:1
          |vpiStmt:
          \_Assignment: , line:16:10, endln:16:41
            |vpiParent:
            \_Begin: (work@top.key_sideload_get), line:15:44, endln:17:10
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_HierPath: (keymgr_key_i.key[0][31:0]), line:16:14, endln:16:41
              |vpiParent:
              \_Assignment: , line:16:10, endln:16:41
              |vpiActual:
              \_RefObj: (keymgr_key_i), line:16:14, endln:16:26
                |vpiParent:
                \_HierPath: (keymgr_key_i.key[0][31:0]), line:16:14, endln:16:41
                |vpiName:keymgr_key_i
                |vpiActual:
                \_Net: (work@top.keymgr_key_i), line:13:17, endln:13:29
              |vpiActual:
              \_VarSelect: (work@top.key_sideload_get.keymgr_key_i.key[0][31:0].key), line:16:27, endln:16:41
                |vpiParent:
                \_HierPath: (keymgr_key_i.key[0][31:0]), line:16:14, endln:16:41
                |vpiName:key
                |vpiFullName:work@top.key_sideload_get.keymgr_key_i.key[0][31:0].key
                |vpiActual:
                \_TypespecMember: (key), line:7:40, endln:7:43
                |vpiIndex:
                \_Constant: , line:16:31, endln:16:32
                  |vpiParent:
                  \_VarSelect: (work@top.key_sideload_get.keymgr_key_i.key[0][31:0].key), line:16:27, endln:16:41
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
                |vpiIndex:
                \_PartSelect: key (work@top.key_sideload_get.keymgr_key_i.key[0][31:0].key.key), line:16:34, endln:16:40
                  |vpiParent:
                  \_VarSelect: (work@top.key_sideload_get.keymgr_key_i.key[0][31:0].key), line:16:27, endln:16:41
                  |vpiName:key
                  |vpiFullName:work@top.key_sideload_get.keymgr_key_i.key[0][31:0].key.key
                  |vpiDefName:key
                  |vpiActual:
                  \_Net: (work@top.key_sideload_get.key), line:16:34, endln:16:40
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_Constant: , line:16:34, endln:16:36
                    |vpiParent:
                    \_PartSelect: key (work@top.key_sideload_get.keymgr_key_i.key[0][31:0].key.key), line:16:34, endln:16:40
                    |vpiDecompile:31
                    |vpiSize:64
                    |UINT:31
                    |vpiConstType:9
                  |vpiRightRange:
                  \_Constant: , line:16:39, endln:16:40
                    |vpiParent:
                    \_PartSelect: key (work@top.key_sideload_get.keymgr_key_i.key[0][31:0].key.key), line:16:34, endln:16:40
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
              |vpiName:keymgr_key_i.key[0][31:0]
            |vpiLhs:
            \_RefObj: (work@top.key_sideload_get.o), line:16:10, endln:16:11
              |vpiParent:
              \_Assignment: , line:16:10, endln:16:41
              |vpiName:o
              |vpiFullName:work@top.key_sideload_get.o
              |vpiActual:
              \_Variable: (work@top.o), line:11:23, endln:11:24
        |vpiForInitStmt:
        \_Assignment: , line:15:12, endln:15:21
          |vpiParent:
          \_ForStmt: (work@top.key_sideload_get), line:15:7, endln:17:10
          |vpiRhs:
          \_Constant: , line:15:20, endln:15:21
            |vpiParent:
            \_Assignment: , line:15:12, endln:15:21
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_Variable: (work@top.key_sideload_get.i), line:15:16, endln:15:17
        |vpiForIncStmt:
        \_Operation: , line:15:39, endln:15:42
          |vpiParent:
          \_ForStmt: (work@top.key_sideload_get), line:15:7, endln:17:10
          |vpiOpType:62
          |vpiOperand:
          \_RefObj: (work@top.key_sideload_get.i), line:15:39, endln:15:40
            |vpiParent:
            \_Operation: , line:15:39, endln:15:42
            |vpiName:i
            |vpiFullName:work@top.key_sideload_get.i
            |vpiActual:
            \_Variable: (work@top.key_sideload_get.i), line:15:16, endln:15:17
        |vpiCondition:
        \_Operation: , line:15:23, endln:15:37
          |vpiParent:
          \_ForStmt: (work@top.key_sideload_get), line:15:7, endln:17:10
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@top.key_sideload_get.i), line:15:23, endln:15:24
            |vpiParent:
            \_Operation: , line:15:23, endln:15:37
            |vpiName:i
            |vpiFullName:work@top.key_sideload_get.i
            |vpiActual:
            \_Variable: (work@top.key_sideload_get.i), line:15:16, endln:15:17
          |vpiOperand:
          \_RefObj: (work@top.key_sideload_get.NumRegsKey), line:15:27, endln:15:37
            |vpiParent:
            \_Operation: , line:15:23, endln:15:37
            |vpiName:NumRegsKey
            |vpiFullName:work@top.key_sideload_get.NumRegsKey
            |vpiActual:
            \_Parameter: (my_pkg::NumRegsKey), line:4:18, endln:4:32
        |vpiStmt:
        \_Begin: (work@top.key_sideload_get), line:15:44, endln:17:10
      |vpiTypespec:
      \_IntTypespec: , line:15:12, endln:15:15
        |vpiParent:
        \_Begin: (work@top.key_sideload_get), line:14:16, endln:18:7
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:15:12, endln:15:15
      |vpiImportTypespec:
      \_Variable: (work@top.key_sideload_get.i), line:15:16, endln:15:17
      |vpiStmt:
      \_ForStmt: (work@top.key_sideload_get), line:15:7, endln:17:10
    |vpiAlwaysType:2
|vpiTypespec:
\_ModuleTypespec: (work@top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv, line:11:1, endln:19:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
