{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {
    "scrolled": false
   },
   "outputs": [],
   "source": [
    "if 'top_module' not in list(locals().keys())+list(globals().keys()):\n",
    "    top_module='/nfs/iil/disks/hdk_ws_2/ngadot/rtl_netlist/netlists/rtl/test_script18_w_sararray/ip758flctc2rx_core.v'\n",
    "    top_module='/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/bmods_development/brk_gen2_rev_0.5/flc_tx/01.rtl_with_bmods/ip758flctc2txtop.v'\n",
    "    top_module='/nfs/iil/disks/hdk_ws_2/ngadot/rtl_netlist/netlists/rtl/release_sch0p5_bmods/ip758flctc2top_lane_top.v'\n",
    "    top_module='/nfs/iil/disks/barak_tc3_rtl/users/lisrael1/first/verif/msv_bmods/versions/1.TC3_1p0/bmods_v_files/design/ip758brkrefgen_oct_w_regs.v'\n",
    "    top_module='/nfs/iil/disks/barak_tc3_rtl/users/lisrael1/first/verif/msv_bmods/versions/1.TC3_1p0/bmods_v_files/design/ip758brkadctop_top.v'\n",
    "    top_module='/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/bmods_development/brk_gen2_rev_0.5/single_sar/04.after_script/ip758brk2adcsar_top.v'\n",
    "    top_module='/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/bmods_development/brk_gen2_rev_0.5/sar_array/04.final/ip758brk2adcsararray_shared_top.v'\n",
    "    top_module='/nfs/iil/disks/falcon_tc2-rtl/users/lisrael1/first/./src/bmods/bmods_standalone/release_sch0p5_bmods/ip758flctc2top_lane_top.v'\n",
    "    top_module='/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/bmods_development/brk_gen2_rev_0.5/sara_from_v_netlst/02.empty_bmods/ip758brk2adcfe_adcfe_top.v'\n",
    "    top_module='/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/play_ground/system_verilog/basic_counter/aa/adi/verilog2/ip758brk2adcalign_global_dividers.v'\n",
    "    top_module='/nfs/iil/disks/falcon_tc2-rtl/users/mkovshov/work/src/bmods/bmods_standalone/release_sch0p5_bmods/ip758flctc2top_lane_top.v'\n",
    "    top_module='/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/bmods_development/brk_gen2_rev_0.5/top_with_sara_from_flc/01.v_files/ip758flctc2top_lane_top.v'\n",
    "    top_module='/nfs/iil/disks/falcon_tc2-rtl/users/mkovshov/work/src/bmods/bmods_standalone/release_sch0p5_bmods/ip758flctc2adcafe_afe_unit_x4.v'\n",
    "    top_module='/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/bmods_development/brk_gen2/3.before_tsmc/1.original_netlist_from_yaakov/ip758brk2adctop_adc_top.v'\n",
    "    top_module='/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/bmods_development/brk_gen2/3.before_tsmc/3.manipulated/ip758brk2adcsararray_shared_top.v'\n",
    "    top_module='/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/bmods_development/brk_gen2/3.before_tsmc/3.manipulated/ip758brk2adctop_adc_top.v'\n",
    "    top_module='/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/bmods_development/brk_gen2/3.before_tsmc/3.manipulated/ip758brk2adcsararray_shared_top.v'\n",
    "    top_module='/nfs/iil/disks/falcon_tc2-rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/netlist_steps/5.manual_fixes/ipn5brk2adctop_adc_top.v'\n",
    "    top_module='/nfs/iil/disks/falcon_tc2-rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_fe/netlist_steps/1.real_propagation/ipn5brk2adcfe_adcfe_top.v'\n",
    "    top_module='/nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/0p5_45ww19/ipn5adcsararrayshr_shared_top.v'\n",
    "    top_module='/nfs/iil/disks/hip_ana_users_04/lisrael1/barak_gen2_n5/lisrael1.default/ams.gen2_tc/virtuoso/lisrael1/ipn5adcsararrayshr_shared_top_svrun2/ipn5adcsararrayshr_shared_top_01122019_151639/ipn5adcsararrayshr_shared_top.v'\n",
    "    top_module='/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/bmods_development/brk_gen2/5.brk_gen2_1p0/1.small_fixes/ipn5brk2adctop_adc_top.v'\n",
    "    top_module='/nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20/ipn5brk2adctop_adc_top.v'\n",
    "    top_module='/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/bmods_development/brk_gen2_tc2/0p5/ipn5brk2top_lane_top.v'\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "import datetime\n",
    "from IPython.display import HTML\n",
    "def header(text, size=100):\n",
    "    print('*'*size)\n",
    "    print(\"{:{fill}{align}{width}}\".format(\"  \"+text+\"  \", fill='*', align='^', width=size))\n",
    "    print('*'*size)\n",
    "    html='''\t<p style=\"font-size:32px; color:#cc5c00; font-family:consolas;\"> \n",
    "\t\t    <br>\n",
    "\t\t    {text}\n",
    "\t\t    <br>\n",
    "\t\t    <br>\n",
    "</p>'''.format(text=text)\n",
    "    display(HTML(html))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/bmods_development/brk_gen2_tc2/0p5/\r\n"
     ]
    }
   ],
   "source": [
    "top_module_name=top_module.split('/')[-1].split('.')[0]\n",
    "verilog_folder=top_module.rsplit('/',1)[0]+'/'\n",
    "\n",
    "playground_folder=f'''/nfs/iil/disks/ams_regruns/dkl/users/lisrael1/msv/temp_del/verilog_tmp/auto_tb/{top_module_name}+{datetime.datetime.now().strftime('%d-%m-%Y-%H:%M:%S')}/'''\n",
    "!mkdir $playground_folder\n",
    "tb=playground_folder+'tb.v'\n",
    "\n",
    "!ls -d $verilog_folder"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "****************************************************************************************************\n",
      "*************************************  top modules at folder:  *************************************\n",
      "****************************************************************************************************\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\t<p style=\"font-size:32px; color:#cc5c00; font-family:consolas;\"> \n",
       "\t\t    <br>\n",
       "\t\t    top modules at folder:\n",
       "\t\t    <br>\n",
       "\t\t    <br>\n",
       "</p>"
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "top modules at folder \n",
      "\t/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/bmods_development/brk_gen2_tc2/0p5/:\n",
      "\n",
      "ipn5brk2top_lane_top\n",
      "\n",
      "\t(cmd is:)\n",
      "\t/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/tools/sv/find_verilog_top_module.pl -v_folder=/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/bmods_development/brk_gen2_tc2/0p5/ 2>&1 | grep -v '%Error' \n",
      "\n"
     ]
    }
   ],
   "source": [
    "header('top modules at folder:',100)\n",
    "print('top modules at folder \\n\\t'+verilog_folder+\":\\n\")\n",
    "cmd=f'''/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/tools/sv/find_verilog_top_module.pl -v_folder={verilog_folder} 2>&1 | grep -v '%Error' '''\n",
    "!$cmd\n",
    "print(f'\\n\\t(cmd is:)\\n\\t{cmd}\\n')\n",
    "# !/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/tools/sv/find_verilog_top_module.pl -v_folder=$verilog_folder 2>&1 | grep -v '%Error' "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "****************************************************************************************************\n",
      "****************************************  hierarchy tree:  *****************************************\n",
      "****************************************************************************************************\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\t<p style=\"font-size:32px; color:#cc5c00; font-family:consolas;\"> \n",
       "\t\t    <br>\n",
       "\t\t    hierarchy tree:\n",
       "\t\t    <br>\n",
       "\t\t    <br>\n",
       "</p>"
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "cmd is:\n",
      "\t/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/tools/sv/print_modules_tree.pl     -v_folder=/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/bmods_development/brk_gen2_tc2/0p5//     -top_module=ipn5brk2top_lane_top     -no_ports -no_hierarchy -remove_duplicated_cells# |sed 's/ $/.v/' \n",
      "\n",
      "['--+ ipn5brk2top_lane_top ']\n",
      "--+ ipn5brk2top_lane_top.v\n",
      "****************************************************************************************************\n",
      "*****************************************  list of files:  *****************************************\n",
      "****************************************************************************************************\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\t<p style=\"font-size:32px; color:#cc5c00; font-family:consolas;\"> \n",
       "\t\t    <br>\n",
       "\t\t    list of files:\n",
       "\t\t    <br>\n",
       "\t\t    <br>\n",
       "</p>"
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\tipn5brk2top_lane_top.v\n"
     ]
    }
   ],
   "source": [
    "# print heirarcy tree\n",
    "from glob import glob\n",
    "header('hierarchy tree:',100)\n",
    "\n",
    "cmd=f'''/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/tools/sv/print_modules_tree.pl \\\n",
    "    -v_folder={verilog_folder}/ \\\n",
    "    -top_module={top_module_name} \\\n",
    "    -no_ports -no_hierarchy -remove_duplicated_cells# |sed 's/ $/.v/' '''\n",
    "out=!$cmd\n",
    "print(f'cmd is:\\n\\t{cmd}\\n')\n",
    "if len(out)<3:\n",
    "    print(out)\n",
    "    \n",
    "def find_file_extention(folder, block_name):\n",
    "    f = glob(folder+'/'+block_name+'.*v')\n",
    "    if len(f):\n",
    "        if f[0].endswith('.sv'):  # adding red and bold for sv files\n",
    "            return  '\\033[1m\\033[91m'+f[0].rsplit('/')[-1]+'\\033[0m'\n",
    "        else:\n",
    "            return f[0].rsplit('/')[-1]\n",
    "    else:\n",
    "        return '\\033[4m\\033[1m\\033[93m'+block_name+'.not_found'+'\\033[0m'\n",
    "\n",
    "\n",
    "out_with_file_type = [f.split(' ')[0]+' '+find_file_extention(verilog_folder, f.split(' ')[1]) for f in out if f.startswith('-')]\n",
    "out_with_file_type=\"\\n\".join([i for i in out_with_file_type if i.startswith('-')])\n",
    "\n",
    "print(out_with_file_type)\n",
    "header('list of files:',100)\n",
    "files=[i.split(' ')[-1] for i in out_with_file_type.split('\\n')]\n",
    "files=sorted(set(files),key=files.index)\n",
    "print(\"\\t\"+\"\\n\\t\".join(files))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "****************************************************************************************************\n",
      "****************************************  redudant files:  *****************************************\n",
      "****************************************************************************************************\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\t<p style=\"font-size:32px; color:#cc5c00; font-family:consolas;\"> \n",
       "\t\t    <br>\n",
       "\t\t    redudant files:\n",
       "\t\t    <br>\n",
       "\t\t    <br>\n",
       "</p>"
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "files that are at the folder but not under the module:\r\n",
      "\t\r\n",
      "files that are at the folder but not under the module, in one line:\r\n",
      "\t.*v\r\n",
      "1 files at folder /nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/bmods_development/brk_gen2_tc2/0p5/\r\n",
      "1 blocks under block ipn5brk2top_lane_top\r\n",
      "modules that are under module but not with file name as their module name:\r\n",
      "\t\r\n"
     ]
    }
   ],
   "source": [
    "# find redudant files that are not at the hierarcy\n",
    "header('redudant files:',100)\n",
    "!/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/tools/sv/print_modules_tree/include_exlude_files_under_heirarchy.py \\\n",
    "    -f $verilog_folder \\\n",
    "    -t $top_module_name"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "****************************************************************************************************\n",
      "*******************************  mismatch in module and file names:  *******************************\n",
      "****************************************************************************************************\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\t<p style=\"font-size:32px; color:#cc5c00; font-family:consolas;\"> \n",
       "\t\t    <br>\n",
       "\t\t    mismatch in module and file names:\n",
       "\t\t    <br>\n",
       "\t\t    <br>\n",
       "</p>"
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "header('mismatch in module and file names:',100)\n",
    "import re\n",
    "for f in glob(verilog_folder+'/*v'):\n",
    "    f_name=f.rsplit('/',1)[-1]\n",
    "    modules=\", \".join(re.findall(r'module\\s+(?P<n>[\\w_\\d]+)',open(f).read()))\n",
    "    if f_name.rsplit('.',1)[0]!=modules:\n",
    "        print(f'{f_name} : {modules}')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "copying top module to /nfs/iil/disks/ams_regruns/dkl/users/lisrael1/msv/temp_del/verilog_tmp/auto_tb/ipn5brk2top_lane_top+10-02-2021-20:12:26/ipn5brk2top_lane_top.v and replacing wreal* with real so emacs will not ignore those ports\n"
     ]
    }
   ],
   "source": [
    "tmp_top_mod=playground_folder+top_module_name+'.v'\n",
    "print('copying top module to %s and replacing wreal* with real so emacs will not ignore those ports'%tmp_top_mod)\n",
    "!cat $top_module | sed -r 's=\\bwreal(|sum|avg|min|max|1driver)\\b=real=g'>$tmp_top_mod"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "****************************************************************************************************\n",
      "*******************************************  create tb:  *******************************************\n",
      "****************************************************************************************************\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\t<p style=\"font-size:32px; color:#cc5c00; font-family:consolas;\"> \n",
       "\t\t    <br>\n",
       "\t\t    create tb:\n",
       "\t\t    <br>\n",
       "\t\t    <br>\n",
       "</p>"
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "module tb();\n",
      "\t/*AUTOINPUT*/\n",
      "\t/*AUTOOUTPUT*/\n",
      "\t/*AUTOWIRE*/\n",
      "\t/*AUTOREG*/\n",
      "ipn5brk2top_lane_top top (/*AUTOINST*/);\n",
      "endmodule\n",
      "// Local Variables:\n",
      "// verilog-library-flags:(\"-y /nfs/iil/disks/ams_regruns/dkl/users/lisrael1/msv/temp_del/verilog_tmp/auto_tb/ipn5brk2top_lane_top+10-02-2021-20:12:26\")\n",
      "// End:\n",
      "\n",
      "Processing /nfs/iil/disks/ams_regruns/dkl/users/lisrael1/msv/temp_del/verilog_tmp/auto_tb/ipn5brk2top_lane_top+10-02-2021-20:12:26/tb_original.v\n",
      "\n",
      "/nfs/iil/disks/ams_regruns/dkl/users/lisrael1/msv/temp_del/verilog_tmp/auto_tb/ipn5brk2top_lane_top+10-02-2021-20:12:26/tb_original.v\n",
      "\n",
      "/nfs/iil/disks/ams_regruns/dkl/users/lisrael1/msv/temp_del/verilog_tmp/auto_tb/ipn5brk2top_lane_top+10-02-2021-20:12:26/tb.v\n"
     ]
    }
   ],
   "source": [
    "# create tb\n",
    "header('create tb:',100)\n",
    "\n",
    "module_name=top_module.split('/')[-1].split('.')[0]\n",
    "content='''\n",
    "module tb();\n",
    "\t/*AUTOINPUT*/\n",
    "\t/*AUTOOUTPUT*/\n",
    "\t/*AUTOWIRE*/\n",
    "\t/*AUTOREG*/\n",
    "{module} top (/*AUTOINST*/);\n",
    "endmodule\n",
    "// Local Variables:\n",
    "// verilog-library-flags:(\"-y {directory}\")\n",
    "// End:\n",
    "'''.format(module=module_name, directory=tmp_top_mod.rsplit('/', 1)[0])\n",
    "tb_original=tb.replace('.v','_original.v')\n",
    "f=open(tb_original,'w')\n",
    "f.write(content)\n",
    "f.close()\n",
    "# before letting emacs do its magic:\n",
    "!cat $tb_original\n",
    "print()\n",
    "!emacs --batch $tb_original -f verilog-batch-auto\n",
    "!cat $tb_original|sed -r 's=\\s*// (To|From) top of .*==;s=(out|in)put\\s+real\\s+=real =;s=(out|in)put\\s+(wire\\s+|)logic\\s+=logic =;s=\\boutput\\b=wire=;s=\\binput\\b=logic=' > $tb\n",
    "print(\"\\n\"+tb_original)\n",
    "print(\"\\n\"+tb)\n",
    "# print('you can run at gvim \\n\\t:%s=\\s*// \\(To\\|From\\) top of .*==')\n",
    "# print(\"or \\n\\tsed 's=\\s*// \\(To\\|From\\) top of .*=='\")\n",
    "# print(\"then \\n\\t\"+r\"sed -r 's=(out|in)put\\s+real\\s+=real =;s=(out|in)put\\s+(wire\\s+|)logic\\s+=logic =;s=\\boutput\\b=wire=;s=\\binput\\b=logic='\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "****************************************************************************************************\n",
      "**********************************************  tb:  ***********************************************\n",
      "****************************************************************************************************\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\t<p style=\"font-size:32px; color:#cc5c00; font-family:consolas;\"> \n",
       "\t\t    <br>\n",
       "\t\t    tb:\n",
       "\t\t    <br>\n",
       "\t\t    <br>\n",
       "</p>"
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\r\n",
      "module tb();\r\n",
      "\t/*AUTOINPUT*/\r\n",
      "\t// Beginning of automatic inputs (from unused autoinst inputs)\r\n",
      "\tlogic\t\tabut_bti_clk_in;\r\n",
      "\tlogic\t\tabut_cm_lane_pwr_good_0p9v;\r\n",
      "\tlogic\t\tabut_cm_lane_pwr_good_bar_1p5;\r\n",
      "\tlogic\t\tabut_cm_lane_pwr_good_vnn;\r\n",
      "\tlogic [9:0]\tabut_cm_lane_spare;\r\n",
      "\tlogic\t\tabut_i_ck_dfx_lm1;\r\n",
      "\tlogic\t\tabut_i_ck_dfx_lp1;\r\n",
      "\tlogic\t\tabut_i_txpll_clkn_l2r;\r\n",
      "\tlogic\t\tabut_i_txpll_clkn_r2l;\r\n",
      "\tlogic\t\tabut_i_txpll_clkp_l2r;\r\n",
      "\tlogic\t\tabut_i_txpll_clkp_r2l;\r\n",
      "\treal abut_iref_abs_100u_0;\r\n",
      "\treal abut_iref_abs_100u_1;\r\n",
      "\treal abut_iref_abs_100u_10;\r\n",
      "\treal abut_iref_abs_100u_11;\r\n",
      "\treal abut_iref_abs_100u_2;\r\n",
      "\treal abut_iref_abs_100u_3;\r\n",
      "\treal abut_iref_abs_100u_4;\r\n",
      "\treal abut_iref_abs_100u_5;\r\n",
      "\treal abut_iref_abs_100u_6;\r\n",
      "\treal abut_iref_abs_100u_7;\r\n",
      "\treal abut_iref_abs_100u_8;\r\n",
      "\treal abut_iref_abs_100u_9;\r\n",
      "\tlogic\t\tabut_plla_refclk_100mhz_clk_in;\r\n",
      "\tlogic\t\tabut_plla_refclk_156p25mhz_clk_in;\r\n",
      "\tlogic\t\tabut_refclk_cm2cm;\r\n",
      "\treal b_rx_n_in_brk_pad_lv;\r\n",
      "\treal b_rx_p_in_brk_pad_lv;\r\n",
      "\tlogic [3:0]\tidig_adc_spare;\r\n",
      "\tlogic\t\tidig_bti_en;\r\n",
      "\tlogic\t\tidig_ck_rxdco_hscnt_samp;\r\n",
      "\tlogic\t\tidig_ck_rxdco_samp;\r\n",
      "\tlogic [31:0]\tidig_data_wr_reg;\r\n",
      "\tlogic\t\tidig_i_tx_data_clk;\r\n",
      "\tlogic [63:0]\tidig_i_tx_data_lsb;\r\n",
      "\tlogic [63:0]\tidig_i_tx_data_msb;\r\n",
      "\tlogic\t\tidig_i_tx_reset;\r\n",
      "\tlogic [19:0]\tidig_lane_spare;\r\n",
      "\tlogic\t\tidig_lclbias_en;\r\n",
      "\tlogic\t\tidig_pll_cdr2tx_lpbk;\r\n",
      "\tlogic\t\tidig_pll_dfx_bi_en;\r\n",
      "\tlogic\t\tidig_pll_dfx_fscan_byplatrst_b;\r\n",
      "\tlogic\t\tidig_pll_dfx_fscan_byprst_b;\r\n",
      "\tlogic\t\tidig_pll_dfx_fscan_chain_bypass;\r\n",
      "\tlogic\t\tidig_pll_dfx_fscan_clkgenctrlen;\r\n",
      "\tlogic\t\tidig_pll_dfx_fscan_clkungate;\r\n",
      "\tlogic\t\tidig_pll_dfx_fscan_clkungate_syn;\r\n",
      "\tlogic\t\tidig_pll_dfx_fscan_latch_bypass_in;\r\n",
      "\tlogic\t\tidig_pll_dfx_fscan_latch_bypass_out;\r\n",
      "\tlogic\t\tidig_pll_dfx_fscan_latchclosed_b;\r\n",
      "\tlogic\t\tidig_pll_dfx_fscan_latchopen;\r\n",
      "\tlogic\t\tidig_pll_dfx_fscan_mode;\r\n",
      "\tlogic\t\tidig_pll_dfx_fscan_mode_atspeed;\r\n",
      "\tlogic\t\tidig_pll_dfx_fscan_pll_isolate;\r\n",
      "\tlogic\t\tidig_pll_dfx_fscan_pll_scan_if_dis;\r\n",
      "\tlogic\t\tidig_pll_dfx_fscan_postclk_refclk_clk;\r\n",
      "\tlogic\t\tidig_pll_dfx_fscan_rstbypen;\r\n",
      "\tlogic [9:0]\tidig_pll_dfx_fscan_sdi;\r\n",
      "\tlogic\t\tidig_pll_dfx_fscan_shiften;\r\n",
      "\tlogic\t\tidig_pll_en_h;\r\n",
      "\tlogic [2:0]\tidig_pll_refclksel;\r\n",
      "\tlogic\t\tidig_pll_resetb;\r\n",
      "\tlogic [7:0]\tidig_pll_spare;\r\n",
      "\tlogic [8:0]\tidig_reg_addr;\r\n",
      "\tlogic\t\tidig_reg_rst_n;\r\n",
      "\tlogic\t\tidig_rx_boundary_scan_en;\r\n",
      "\tlogic\t\tidig_rxdco_ck_dtr_samp;\r\n",
      "\tlogic\t\tidig_rxdco_clk_en;\r\n",
      "\tlogic\t\tidig_rxdco_dith_dtr;\r\n",
      "\tlogic\t\tidig_rxdco_dith_fine;\r\n",
      "\tlogic\t\tidig_rxdco_dith_ramp;\r\n",
      "\tlogic [5:0]\tidig_rxdco_dtr;\r\n",
      "\tlogic\t\tidig_rxdco_dtr_dir;\r\n",
      "\tlogic\t\tidig_rxdco_dtr_diren;\r\n",
      "\tlogic [5:0]\tidig_rxdco_fine;\r\n",
      "\tlogic [5:0]\tidig_rxdco_fine_next;\r\n",
      "\tlogic [7:0]\tidig_rxdco_fine_prop;\r\n",
      "\tlogic\t\tidig_rxdco_hscnt_en;\r\n",
      "\tlogic\t\tidig_rxdco_ldodrv_rst;\r\n",
      "\tlogic\t\tidig_rxdco_ldodrv_stg1_bypb;\r\n",
      "\tlogic\t\tidig_rxdco_refgen_calib_toggle;\r\n",
      "\tlogic\t\tidig_strobe_in;\r\n",
      "\tlogic\t\tidig_tx_boundary_scan_en;\r\n",
      "\tlogic\t\tidig_tx_boundary_scan_val;\r\n",
      "\tlogic [4:0]\tidig_tx_dig_spare;\r\n",
      "\tlogic\t\tidig_tx_digffe_dfx_fscan_lanes_slos_en;\r\n",
      "\tlogic\t\tidig_tx_digffe_fscan_atspeed;\r\n",
      "\tlogic\t\tidig_tx_digffe_fscan_mode;\r\n",
      "\tlogic\t\tidig_tx_digffe_fscan_sdi;\r\n",
      "\tlogic\t\tidig_tx_digffe_fscan_shiften;\r\n",
      "\tlogic\t\tidig_txpath_first_mux_control;\r\n",
      "\tlogic\t\tidig_txpath_second_mux_control;\r\n",
      "\tlogic\t\tvccbrk_0p9_lv;\r\n",
      "\tlogic\t\tvccbrk_1p5_hv;\r\n",
      "\tlogic\t\tvccbrk_vnn_0p65_lv;\r\n",
      "\tlogic\t\tvssa;\r\n",
      "\t// End of automatics\r\n",
      "\t/*AUTOOUTPUT*/\r\n",
      "\t// Beginning of automatic outputs (from unused autoinst outputs)\r\n",
      "\treal abut_amon_adc_afe0_brk_pad_lv;\r\n",
      "\treal abut_amon_adc_afe1_brk_pad_lv;\r\n",
      "\treal abut_amon_adc_sararray0_brk_pad_lv;\r\n",
      "\treal abut_amon_adc_sararray1_brk_pad_lv;\r\n",
      "\treal abut_amon_rx_0_brk_pad_lv;\r\n",
      "\treal abut_amon_rx_1_brk_pad_lv;\r\n",
      "\treal abut_amon_tx_0_brk_pad_lv;\r\n",
      "\treal abut_amon_tx_1_brk_pad_lv;\r\n",
      "\twire\t\tabut_bti_clk_next;\r\n",
      "\twire\t\tabut_cm_lane_pwr_good_0p9v_next;\r\n",
      "\twire\t\tabut_cm_lane_pwr_good_vnn_next;\r\n",
      "\twire [9:0]\tabut_cm_lane_spare_next;\r\n",
      "\treal abut_iref_abs_100u_next_0;\r\n",
      "\treal abut_iref_abs_100u_next_1;\r\n",
      "\treal abut_iref_abs_100u_next_10;\r\n",
      "\treal abut_iref_abs_100u_next_11;\r\n",
      "\treal abut_iref_abs_100u_next_2;\r\n",
      "\treal abut_iref_abs_100u_next_3;\r\n",
      "\treal abut_iref_abs_100u_next_4;\r\n",
      "\treal abut_iref_abs_100u_next_5;\r\n",
      "\treal abut_iref_abs_100u_next_6;\r\n",
      "\treal abut_iref_abs_100u_next_7;\r\n",
      "\treal abut_iref_abs_100u_next_8;\r\n",
      "\treal abut_iref_abs_100u_next_9;\r\n",
      "\twire\t\tabut_o_ck_dfx_lm1;\r\n",
      "\twire\t\tabut_o_ck_dfx_lp1;\r\n",
      "\twire\t\tabut_o_txpll_clkn_l2r;\r\n",
      "\twire\t\tabut_o_txpll_clkn_r2l;\r\n",
      "\twire\t\tabut_o_txpll_clkp_l2r;\r\n",
      "\twire\t\tabut_o_txpll_clkp_r2l;\r\n",
      "\twire\t\tabut_plla_refclk_100mhz_clk_next;\r\n",
      "\twire\t\tabut_plla_refclk_156p25mhz_clk_next;\r\n",
      "\twire\t\tabut_refclk_cm2cm_next;\r\n",
      "\treal b_tx_out_n_brk_pad_lv;\r\n",
      "\treal b_tx_out_p_brk_pad_lv;\r\n",
      "\twire [63:0]\to_adc_sararray_valid;\r\n",
      "\twire\t\to_afe_dig_comp_out;\r\n",
      "\twire [31:0]\to_dig_rddataout;\r\n",
      "\twire\t\todig_adc_div33_34_clk;\r\n",
      "\twire\t\todig_adc_div40_clk;\r\n",
      "\twire\t\todig_adc_logic_clkdiv_vco_clk;\r\n",
      "\twire [3:0]\todig_adc_spare;\r\n",
      "\twire\t\todig_global_align_clk;\r\n",
      "\twire [9:0]\todig_lane_spare;\r\n",
      "\twire [9:0]\todig_pll_dfx_ascan_sdo;\r\n",
      "\twire\t\todig_pll_div33_34_clk;\r\n",
      "\twire\t\todig_pll_div40_clk;\r\n",
      "\twire\t\todig_pll_plllock;\r\n",
      "\twire\t\todig_pll_refclk_clk;\r\n",
      "\twire [6:0]\todig_pll_spare;\r\n",
      "\twire [5:0]\todig_q0_qvt0_sar0_data;\r\n",
      "\twire [5:0]\todig_q0_qvt0_sar1_data;\r\n",
      "\twire [5:0]\todig_q0_qvt0_sar2_data;\r\n",
      "\twire [5:0]\todig_q0_qvt0_sar3_data;\r\n",
      "\twire [5:0]\todig_q0_qvt1_sar0_data;\r\n",
      "\twire [5:0]\todig_q0_qvt1_sar1_data;\r\n",
      "\twire [5:0]\todig_q0_qvt1_sar2_data;\r\n",
      "\twire [5:0]\todig_q0_qvt1_sar3_data;\r\n",
      "\twire [5:0]\todig_q0_qvt2_sar0_data;\r\n",
      "\twire [5:0]\todig_q0_qvt2_sar1_data;\r\n",
      "\twire [5:0]\todig_q0_qvt2_sar2_data;\r\n",
      "\twire [5:0]\todig_q0_qvt2_sar3_data;\r\n",
      "\twire [5:0]\todig_q0_qvt3_sar0_data;\r\n",
      "\twire [5:0]\todig_q0_qvt3_sar1_data;\r\n",
      "\twire [5:0]\todig_q0_qvt3_sar2_data;\r\n",
      "\twire [5:0]\todig_q0_qvt3_sar3_data;\r\n",
      "\twire [5:0]\todig_q1_qvt0_sar0_data;\r\n",
      "\twire [5:0]\todig_q1_qvt0_sar1_data;\r\n",
      "\twire [5:0]\todig_q1_qvt0_sar2_data;\r\n",
      "\twire [5:0]\todig_q1_qvt0_sar3_data;\r\n",
      "\twire [5:0]\todig_q1_qvt1_sar0_data;\r\n",
      "\twire [5:0]\todig_q1_qvt1_sar1_data;\r\n",
      "\twire [5:0]\todig_q1_qvt1_sar2_data;\r\n",
      "\twire [5:0]\todig_q1_qvt1_sar3_data;\r\n",
      "\twire [5:0]\todig_q1_qvt2_sar0_data;\r\n",
      "\twire [5:0]\todig_q1_qvt2_sar1_data;\r\n",
      "\twire [5:0]\todig_q1_qvt2_sar2_data;\r\n",
      "\twire [5:0]\todig_q1_qvt2_sar3_data;\r\n",
      "\twire [5:0]\todig_q1_qvt3_sar0_data;\r\n",
      "\twire [5:0]\todig_q1_qvt3_sar1_data;\r\n",
      "\twire [5:0]\todig_q1_qvt3_sar2_data;\r\n",
      "\twire [5:0]\todig_q1_qvt3_sar3_data;\r\n",
      "\twire [5:0]\todig_q2_qvt0_sar0_data;\r\n",
      "\twire [5:0]\todig_q2_qvt0_sar1_data;\r\n",
      "\twire [5:0]\todig_q2_qvt0_sar2_data;\r\n",
      "\twire [5:0]\todig_q2_qvt0_sar3_data;\r\n",
      "\twire [5:0]\todig_q2_qvt1_sar0_data;\r\n",
      "\twire [5:0]\todig_q2_qvt1_sar1_data;\r\n",
      "\twire [5:0]\todig_q2_qvt1_sar2_data;\r\n",
      "\twire [5:0]\todig_q2_qvt1_sar3_data;\r\n",
      "\twire [5:0]\todig_q2_qvt2_sar0_data;\r\n",
      "\twire [5:0]\todig_q2_qvt2_sar1_data;\r\n",
      "\twire [5:0]\todig_q2_qvt2_sar2_data;\r\n",
      "\twire [5:0]\todig_q2_qvt2_sar3_data;\r\n",
      "\twire [5:0]\todig_q2_qvt3_sar0_data;\r\n",
      "\twire [5:0]\todig_q2_qvt3_sar1_data;\r\n",
      "\twire [5:0]\todig_q2_qvt3_sar2_data;\r\n",
      "\twire [5:0]\todig_q2_qvt3_sar3_data;\r\n",
      "\twire [5:0]\todig_q3_qvt0_sar0_data;\r\n",
      "\twire [5:0]\todig_q3_qvt0_sar1_data;\r\n",
      "\twire [5:0]\todig_q3_qvt0_sar2_data;\r\n",
      "\twire [5:0]\todig_q3_qvt0_sar3_data;\r\n",
      "\twire [5:0]\todig_q3_qvt1_sar0_data;\r\n",
      "\twire [5:0]\todig_q3_qvt1_sar1_data;\r\n",
      "\twire [5:0]\todig_q3_qvt1_sar2_data;\r\n",
      "\twire [5:0]\todig_q3_qvt1_sar3_data;\r\n",
      "\twire [5:0]\todig_q3_qvt2_sar0_data;\r\n",
      "\twire [5:0]\todig_q3_qvt2_sar1_data;\r\n",
      "\twire [5:0]\todig_q3_qvt2_sar2_data;\r\n",
      "\twire [5:0]\todig_q3_qvt2_sar3_data;\r\n",
      "\twire [5:0]\todig_q3_qvt3_sar0_data;\r\n",
      "\twire [5:0]\todig_q3_qvt3_sar1_data;\r\n",
      "\twire [5:0]\todig_q3_qvt3_sar2_data;\r\n",
      "\twire [5:0]\todig_q3_qvt3_sar3_data;\r\n",
      "\twire [9:0]\todig_rxdco_hscnt_val;\r\n",
      "\twire\t\todig_tx_caldone;\r\n",
      "\twire\t\todig_tx_ck_64ui;\r\n",
      "\twire\t\todig_tx_ckdist_o_txclk_ready;\r\n",
      "\twire\t\todig_tx_digffe_ascan_sdo;\r\n",
      "\twire\t\todig_tx_digffe_ck_visalane0_dig;\r\n",
      "\twire\t\todig_tx_digffe_ck_visalane1_dig;\r\n",
      "\twire [7:0]\todig_tx_digffe_dfx_visalane0_dig;\r\n",
      "\twire [7:0]\todig_tx_digffe_dfx_visalane1_dig;\r\n",
      "\twire [15:0]\todig_tx_digffe_probe_out;\r\n",
      "\twire\t\todig_tx_ldo_stable;\r\n",
      "\twire\t\torx_dig_boundary_scan_n;\r\n",
      "\twire\t\torx_dig_boundary_scan_p;\r\n",
      "\t// End of automatics\r\n",
      "\t/*AUTOWIRE*/\r\n",
      "\t/*AUTOREG*/\r\n",
      "ipn5brk2top_lane_top top (/*AUTOINST*/\r\n",
      "\t\t\t  // Outputs\r\n",
      "\t\t\t  .abut_iref_abs_100u_next_0(abut_iref_abs_100u_next_0),\r\n",
      "\t\t\t  .abut_iref_abs_100u_next_1(abut_iref_abs_100u_next_1),\r\n",
      "\t\t\t  .abut_iref_abs_100u_next_2(abut_iref_abs_100u_next_2),\r\n",
      "\t\t\t  .abut_iref_abs_100u_next_3(abut_iref_abs_100u_next_3),\r\n",
      "\t\t\t  .abut_iref_abs_100u_next_4(abut_iref_abs_100u_next_4),\r\n",
      "\t\t\t  .abut_iref_abs_100u_next_5(abut_iref_abs_100u_next_5),\r\n",
      "\t\t\t  .abut_iref_abs_100u_next_6(abut_iref_abs_100u_next_6),\r\n",
      "\t\t\t  .abut_iref_abs_100u_next_7(abut_iref_abs_100u_next_7),\r\n",
      "\t\t\t  .abut_iref_abs_100u_next_8(abut_iref_abs_100u_next_8),\r\n",
      "\t\t\t  .abut_iref_abs_100u_next_9(abut_iref_abs_100u_next_9),\r\n",
      "\t\t\t  .abut_iref_abs_100u_next_10(abut_iref_abs_100u_next_10),\r\n",
      "\t\t\t  .abut_iref_abs_100u_next_11(abut_iref_abs_100u_next_11),\r\n",
      "\t\t\t  .b_tx_out_n_brk_pad_lv(b_tx_out_n_brk_pad_lv),\r\n",
      "\t\t\t  .b_tx_out_p_brk_pad_lv(b_tx_out_p_brk_pad_lv),\r\n",
      "\t\t\t  .o_adc_sararray_valid\t(o_adc_sararray_valid[63:0]),\r\n",
      "\t\t\t  .o_afe_dig_comp_out\t(o_afe_dig_comp_out),\r\n",
      "\t\t\t  .o_dig_rddataout\t(o_dig_rddataout[31:0]),\r\n",
      "\t\t\t  .odig_adc_div33_34_clk(odig_adc_div33_34_clk),\r\n",
      "\t\t\t  .odig_adc_div40_clk\t(odig_adc_div40_clk),\r\n",
      "\t\t\t  .odig_adc_logic_clkdiv_vco_clk(odig_adc_logic_clkdiv_vco_clk),\r\n",
      "\t\t\t  .odig_adc_spare\t(odig_adc_spare[3:0]),\r\n",
      "\t\t\t  .odig_global_align_clk(odig_global_align_clk),\r\n",
      "\t\t\t  .odig_lane_spare\t(odig_lane_spare[9:0]),\r\n",
      "\t\t\t  .odig_pll_dfx_ascan_sdo(odig_pll_dfx_ascan_sdo[9:0]),\r\n",
      "\t\t\t  .odig_pll_div33_34_clk(odig_pll_div33_34_clk),\r\n",
      "\t\t\t  .odig_pll_div40_clk\t(odig_pll_div40_clk),\r\n",
      "\t\t\t  .odig_pll_plllock\t(odig_pll_plllock),\r\n",
      "\t\t\t  .odig_pll_refclk_clk\t(odig_pll_refclk_clk),\r\n",
      "\t\t\t  .odig_pll_spare\t(odig_pll_spare[6:0]),\r\n",
      "\t\t\t  .odig_q0_qvt0_sar0_data(odig_q0_qvt0_sar0_data[5:0]),\r\n",
      "\t\t\t  .odig_q0_qvt0_sar1_data(odig_q0_qvt0_sar1_data[5:0]),\r\n",
      "\t\t\t  .odig_q0_qvt0_sar2_data(odig_q0_qvt0_sar2_data[5:0]),\r\n",
      "\t\t\t  .odig_q0_qvt0_sar3_data(odig_q0_qvt0_sar3_data[5:0]),\r\n",
      "\t\t\t  .odig_q0_qvt1_sar0_data(odig_q0_qvt1_sar0_data[5:0]),\r\n",
      "\t\t\t  .odig_q0_qvt1_sar1_data(odig_q0_qvt1_sar1_data[5:0]),\r\n",
      "\t\t\t  .odig_q0_qvt1_sar2_data(odig_q0_qvt1_sar2_data[5:0]),\r\n",
      "\t\t\t  .odig_q0_qvt1_sar3_data(odig_q0_qvt1_sar3_data[5:0]),\r\n",
      "\t\t\t  .odig_q0_qvt2_sar0_data(odig_q0_qvt2_sar0_data[5:0]),\r\n",
      "\t\t\t  .odig_q0_qvt2_sar1_data(odig_q0_qvt2_sar1_data[5:0]),\r\n",
      "\t\t\t  .odig_q0_qvt2_sar2_data(odig_q0_qvt2_sar2_data[5:0]),\r\n",
      "\t\t\t  .odig_q0_qvt2_sar3_data(odig_q0_qvt2_sar3_data[5:0]),\r\n",
      "\t\t\t  .odig_q0_qvt3_sar0_data(odig_q0_qvt3_sar0_data[5:0]),\r\n",
      "\t\t\t  .odig_q0_qvt3_sar1_data(odig_q0_qvt3_sar1_data[5:0]),\r\n",
      "\t\t\t  .odig_q0_qvt3_sar2_data(odig_q0_qvt3_sar2_data[5:0]),\r\n",
      "\t\t\t  .odig_q0_qvt3_sar3_data(odig_q0_qvt3_sar3_data[5:0]),\r\n",
      "\t\t\t  .odig_q1_qvt0_sar0_data(odig_q1_qvt0_sar0_data[5:0]),\r\n",
      "\t\t\t  .odig_q1_qvt0_sar1_data(odig_q1_qvt0_sar1_data[5:0]),\r\n",
      "\t\t\t  .odig_q1_qvt0_sar2_data(odig_q1_qvt0_sar2_data[5:0]),\r\n",
      "\t\t\t  .odig_q1_qvt0_sar3_data(odig_q1_qvt0_sar3_data[5:0]),\r\n",
      "\t\t\t  .odig_q1_qvt1_sar0_data(odig_q1_qvt1_sar0_data[5:0]),\r\n",
      "\t\t\t  .odig_q1_qvt1_sar1_data(odig_q1_qvt1_sar1_data[5:0]),\r\n",
      "\t\t\t  .odig_q1_qvt1_sar2_data(odig_q1_qvt1_sar2_data[5:0]),\r\n",
      "\t\t\t  .odig_q1_qvt1_sar3_data(odig_q1_qvt1_sar3_data[5:0]),\r\n",
      "\t\t\t  .odig_q1_qvt2_sar0_data(odig_q1_qvt2_sar0_data[5:0]),\r\n",
      "\t\t\t  .odig_q1_qvt2_sar1_data(odig_q1_qvt2_sar1_data[5:0]),\r\n",
      "\t\t\t  .odig_q1_qvt2_sar2_data(odig_q1_qvt2_sar2_data[5:0]),\r\n",
      "\t\t\t  .odig_q1_qvt2_sar3_data(odig_q1_qvt2_sar3_data[5:0]),\r\n",
      "\t\t\t  .odig_q1_qvt3_sar0_data(odig_q1_qvt3_sar0_data[5:0]),\r\n",
      "\t\t\t  .odig_q1_qvt3_sar1_data(odig_q1_qvt3_sar1_data[5:0]),\r\n",
      "\t\t\t  .odig_q1_qvt3_sar2_data(odig_q1_qvt3_sar2_data[5:0]),\r\n",
      "\t\t\t  .odig_q1_qvt3_sar3_data(odig_q1_qvt3_sar3_data[5:0]),\r\n",
      "\t\t\t  .odig_q2_qvt0_sar0_data(odig_q2_qvt0_sar0_data[5:0]),\r\n",
      "\t\t\t  .odig_q2_qvt0_sar1_data(odig_q2_qvt0_sar1_data[5:0]),\r\n",
      "\t\t\t  .odig_q2_qvt0_sar2_data(odig_q2_qvt0_sar2_data[5:0]),\r\n",
      "\t\t\t  .odig_q2_qvt0_sar3_data(odig_q2_qvt0_sar3_data[5:0]),\r\n",
      "\t\t\t  .odig_q2_qvt1_sar0_data(odig_q2_qvt1_sar0_data[5:0]),\r\n",
      "\t\t\t  .odig_q2_qvt1_sar1_data(odig_q2_qvt1_sar1_data[5:0]),\r\n",
      "\t\t\t  .odig_q2_qvt1_sar2_data(odig_q2_qvt1_sar2_data[5:0]),\r\n",
      "\t\t\t  .odig_q2_qvt1_sar3_data(odig_q2_qvt1_sar3_data[5:0]),\r\n",
      "\t\t\t  .odig_q2_qvt2_sar0_data(odig_q2_qvt2_sar0_data[5:0]),\r\n",
      "\t\t\t  .odig_q2_qvt2_sar1_data(odig_q2_qvt2_sar1_data[5:0]),\r\n",
      "\t\t\t  .odig_q2_qvt2_sar2_data(odig_q2_qvt2_sar2_data[5:0]),\r\n",
      "\t\t\t  .odig_q2_qvt2_sar3_data(odig_q2_qvt2_sar3_data[5:0]),\r\n",
      "\t\t\t  .odig_q2_qvt3_sar0_data(odig_q2_qvt3_sar0_data[5:0]),\r\n",
      "\t\t\t  .odig_q2_qvt3_sar1_data(odig_q2_qvt3_sar1_data[5:0]),\r\n",
      "\t\t\t  .odig_q2_qvt3_sar2_data(odig_q2_qvt3_sar2_data[5:0]),\r\n",
      "\t\t\t  .odig_q2_qvt3_sar3_data(odig_q2_qvt3_sar3_data[5:0]),\r\n",
      "\t\t\t  .odig_q3_qvt0_sar0_data(odig_q3_qvt0_sar0_data[5:0]),\r\n",
      "\t\t\t  .odig_q3_qvt0_sar1_data(odig_q3_qvt0_sar1_data[5:0]),\r\n",
      "\t\t\t  .odig_q3_qvt0_sar2_data(odig_q3_qvt0_sar2_data[5:0]),\r\n",
      "\t\t\t  .odig_q3_qvt0_sar3_data(odig_q3_qvt0_sar3_data[5:0]),\r\n",
      "\t\t\t  .odig_q3_qvt1_sar0_data(odig_q3_qvt1_sar0_data[5:0]),\r\n",
      "\t\t\t  .odig_q3_qvt1_sar1_data(odig_q3_qvt1_sar1_data[5:0]),\r\n",
      "\t\t\t  .odig_q3_qvt1_sar2_data(odig_q3_qvt1_sar2_data[5:0]),\r\n",
      "\t\t\t  .odig_q3_qvt1_sar3_data(odig_q3_qvt1_sar3_data[5:0]),\r\n",
      "\t\t\t  .odig_q3_qvt2_sar0_data(odig_q3_qvt2_sar0_data[5:0]),\r\n",
      "\t\t\t  .odig_q3_qvt2_sar1_data(odig_q3_qvt2_sar1_data[5:0]),\r\n",
      "\t\t\t  .odig_q3_qvt2_sar2_data(odig_q3_qvt2_sar2_data[5:0]),\r\n",
      "\t\t\t  .odig_q3_qvt2_sar3_data(odig_q3_qvt2_sar3_data[5:0]),\r\n",
      "\t\t\t  .odig_q3_qvt3_sar0_data(odig_q3_qvt3_sar0_data[5:0]),\r\n",
      "\t\t\t  .odig_q3_qvt3_sar1_data(odig_q3_qvt3_sar1_data[5:0]),\r\n",
      "\t\t\t  .odig_q3_qvt3_sar2_data(odig_q3_qvt3_sar2_data[5:0]),\r\n",
      "\t\t\t  .odig_q3_qvt3_sar3_data(odig_q3_qvt3_sar3_data[5:0]),\r\n",
      "\t\t\t  .odig_rxdco_hscnt_val\t(odig_rxdco_hscnt_val[9:0]),\r\n",
      "\t\t\t  .odig_tx_caldone\t(odig_tx_caldone),\r\n",
      "\t\t\t  .odig_tx_ck_64ui\t(odig_tx_ck_64ui),\r\n",
      "\t\t\t  .odig_tx_ckdist_o_txclk_ready(odig_tx_ckdist_o_txclk_ready),\r\n",
      "\t\t\t  .odig_tx_digffe_ascan_sdo(odig_tx_digffe_ascan_sdo),\r\n",
      "\t\t\t  .odig_tx_digffe_ck_visalane0_dig(odig_tx_digffe_ck_visalane0_dig),\r\n",
      "\t\t\t  .odig_tx_digffe_ck_visalane1_dig(odig_tx_digffe_ck_visalane1_dig),\r\n",
      "\t\t\t  .odig_tx_digffe_dfx_visalane0_dig(odig_tx_digffe_dfx_visalane0_dig[7:0]),\r\n",
      "\t\t\t  .odig_tx_digffe_dfx_visalane1_dig(odig_tx_digffe_dfx_visalane1_dig[7:0]),\r\n",
      "\t\t\t  .odig_tx_digffe_probe_out(odig_tx_digffe_probe_out[15:0]),\r\n",
      "\t\t\t  .odig_tx_ldo_stable\t(odig_tx_ldo_stable),\r\n",
      "\t\t\t  .orx_dig_boundary_scan_n(orx_dig_boundary_scan_n),\r\n",
      "\t\t\t  .orx_dig_boundary_scan_p(orx_dig_boundary_scan_p),\r\n",
      "\t\t\t  .abut_amon_adc_afe0_brk_pad_lv(abut_amon_adc_afe0_brk_pad_lv),\r\n",
      "\t\t\t  .abut_amon_adc_afe1_brk_pad_lv(abut_amon_adc_afe1_brk_pad_lv),\r\n",
      "\t\t\t  .abut_amon_adc_sararray0_brk_pad_lv(abut_amon_adc_sararray0_brk_pad_lv),\r\n",
      "\t\t\t  .abut_amon_adc_sararray1_brk_pad_lv(abut_amon_adc_sararray1_brk_pad_lv),\r\n",
      "\t\t\t  .abut_amon_rx_0_brk_pad_lv(abut_amon_rx_0_brk_pad_lv),\r\n",
      "\t\t\t  .abut_amon_rx_1_brk_pad_lv(abut_amon_rx_1_brk_pad_lv),\r\n",
      "\t\t\t  .abut_amon_tx_0_brk_pad_lv(abut_amon_tx_0_brk_pad_lv),\r\n",
      "\t\t\t  .abut_amon_tx_1_brk_pad_lv(abut_amon_tx_1_brk_pad_lv),\r\n",
      "\t\t\t  .abut_bti_clk_next\t(abut_bti_clk_next),\r\n",
      "\t\t\t  .abut_cm_lane_pwr_good_0p9v_next(abut_cm_lane_pwr_good_0p9v_next),\r\n",
      "\t\t\t  .abut_cm_lane_pwr_good_vnn_next(abut_cm_lane_pwr_good_vnn_next),\r\n",
      "\t\t\t  .abut_cm_lane_spare_next(abut_cm_lane_spare_next[9:0]),\r\n",
      "\t\t\t  .abut_o_ck_dfx_lm1\t(abut_o_ck_dfx_lm1),\r\n",
      "\t\t\t  .abut_o_ck_dfx_lp1\t(abut_o_ck_dfx_lp1),\r\n",
      "\t\t\t  .abut_o_txpll_clkn_l2r(abut_o_txpll_clkn_l2r),\r\n",
      "\t\t\t  .abut_o_txpll_clkn_r2l(abut_o_txpll_clkn_r2l),\r\n",
      "\t\t\t  .abut_o_txpll_clkp_l2r(abut_o_txpll_clkp_l2r),\r\n",
      "\t\t\t  .abut_o_txpll_clkp_r2l(abut_o_txpll_clkp_r2l),\r\n",
      "\t\t\t  .abut_plla_refclk_100mhz_clk_next(abut_plla_refclk_100mhz_clk_next),\r\n",
      "\t\t\t  .abut_plla_refclk_156p25mhz_clk_next(abut_plla_refclk_156p25mhz_clk_next),\r\n",
      "\t\t\t  .abut_refclk_cm2cm_next(abut_refclk_cm2cm_next),\r\n",
      "\t\t\t  // Inputs\r\n",
      "\t\t\t  .abut_bti_clk_in\t(abut_bti_clk_in),\r\n",
      "\t\t\t  .abut_cm_lane_pwr_good_0p9v(abut_cm_lane_pwr_good_0p9v),\r\n",
      "\t\t\t  .abut_cm_lane_pwr_good_bar_1p5(abut_cm_lane_pwr_good_bar_1p5),\r\n",
      "\t\t\t  .abut_cm_lane_pwr_good_vnn(abut_cm_lane_pwr_good_vnn),\r\n",
      "\t\t\t  .abut_cm_lane_spare\t(abut_cm_lane_spare[9:0]),\r\n",
      "\t\t\t  .abut_i_ck_dfx_lm1\t(abut_i_ck_dfx_lm1),\r\n",
      "\t\t\t  .abut_i_ck_dfx_lp1\t(abut_i_ck_dfx_lp1),\r\n",
      "\t\t\t  .abut_i_txpll_clkn_l2r(abut_i_txpll_clkn_l2r),\r\n",
      "\t\t\t  .abut_i_txpll_clkn_r2l(abut_i_txpll_clkn_r2l),\r\n",
      "\t\t\t  .abut_i_txpll_clkp_l2r(abut_i_txpll_clkp_l2r),\r\n",
      "\t\t\t  .abut_i_txpll_clkp_r2l(abut_i_txpll_clkp_r2l),\r\n",
      "\t\t\t  .abut_plla_refclk_100mhz_clk_in(abut_plla_refclk_100mhz_clk_in),\r\n",
      "\t\t\t  .abut_plla_refclk_156p25mhz_clk_in(abut_plla_refclk_156p25mhz_clk_in),\r\n",
      "\t\t\t  .abut_refclk_cm2cm\t(abut_refclk_cm2cm),\r\n",
      "\t\t\t  .abut_iref_abs_100u_0\t(abut_iref_abs_100u_0),\r\n",
      "\t\t\t  .abut_iref_abs_100u_1\t(abut_iref_abs_100u_1),\r\n",
      "\t\t\t  .abut_iref_abs_100u_2\t(abut_iref_abs_100u_2),\r\n",
      "\t\t\t  .abut_iref_abs_100u_3\t(abut_iref_abs_100u_3),\r\n",
      "\t\t\t  .abut_iref_abs_100u_4\t(abut_iref_abs_100u_4),\r\n",
      "\t\t\t  .abut_iref_abs_100u_5\t(abut_iref_abs_100u_5),\r\n",
      "\t\t\t  .abut_iref_abs_100u_6\t(abut_iref_abs_100u_6),\r\n",
      "\t\t\t  .abut_iref_abs_100u_7\t(abut_iref_abs_100u_7),\r\n",
      "\t\t\t  .abut_iref_abs_100u_8\t(abut_iref_abs_100u_8),\r\n",
      "\t\t\t  .abut_iref_abs_100u_9\t(abut_iref_abs_100u_9),\r\n",
      "\t\t\t  .abut_iref_abs_100u_10(abut_iref_abs_100u_10),\r\n",
      "\t\t\t  .abut_iref_abs_100u_11(abut_iref_abs_100u_11),\r\n",
      "\t\t\t  .b_rx_n_in_brk_pad_lv\t(b_rx_n_in_brk_pad_lv),\r\n",
      "\t\t\t  .b_rx_p_in_brk_pad_lv\t(b_rx_p_in_brk_pad_lv),\r\n",
      "\t\t\t  .idig_adc_spare\t(idig_adc_spare[3:0]),\r\n",
      "\t\t\t  .idig_bti_en\t\t(idig_bti_en),\r\n",
      "\t\t\t  .idig_ck_rxdco_hscnt_samp(idig_ck_rxdco_hscnt_samp),\r\n",
      "\t\t\t  .idig_ck_rxdco_samp\t(idig_ck_rxdco_samp),\r\n",
      "\t\t\t  .idig_data_wr_reg\t(idig_data_wr_reg[31:0]),\r\n",
      "\t\t\t  .idig_i_tx_data_clk\t(idig_i_tx_data_clk),\r\n",
      "\t\t\t  .idig_i_tx_data_lsb\t(idig_i_tx_data_lsb[63:0]),\r\n",
      "\t\t\t  .idig_i_tx_data_msb\t(idig_i_tx_data_msb[63:0]),\r\n",
      "\t\t\t  .idig_i_tx_reset\t(idig_i_tx_reset),\r\n",
      "\t\t\t  .idig_lane_spare\t(idig_lane_spare[19:0]),\r\n",
      "\t\t\t  .idig_lclbias_en\t(idig_lclbias_en),\r\n",
      "\t\t\t  .idig_pll_cdr2tx_lpbk\t(idig_pll_cdr2tx_lpbk),\r\n",
      "\t\t\t  .idig_pll_dfx_bi_en\t(idig_pll_dfx_bi_en),\r\n",
      "\t\t\t  .idig_pll_dfx_fscan_byplatrst_b(idig_pll_dfx_fscan_byplatrst_b),\r\n",
      "\t\t\t  .idig_pll_dfx_fscan_byprst_b(idig_pll_dfx_fscan_byprst_b),\r\n",
      "\t\t\t  .idig_pll_dfx_fscan_chain_bypass(idig_pll_dfx_fscan_chain_bypass),\r\n",
      "\t\t\t  .idig_pll_dfx_fscan_clkgenctrlen(idig_pll_dfx_fscan_clkgenctrlen),\r\n",
      "\t\t\t  .idig_pll_dfx_fscan_clkungate(idig_pll_dfx_fscan_clkungate),\r\n",
      "\t\t\t  .idig_pll_dfx_fscan_clkungate_syn(idig_pll_dfx_fscan_clkungate_syn),\r\n",
      "\t\t\t  .idig_pll_dfx_fscan_latch_bypass_in(idig_pll_dfx_fscan_latch_bypass_in),\r\n",
      "\t\t\t  .idig_pll_dfx_fscan_latch_bypass_out(idig_pll_dfx_fscan_latch_bypass_out),\r\n",
      "\t\t\t  .idig_pll_dfx_fscan_latchclosed_b(idig_pll_dfx_fscan_latchclosed_b),\r\n",
      "\t\t\t  .idig_pll_dfx_fscan_latchopen(idig_pll_dfx_fscan_latchopen),\r\n",
      "\t\t\t  .idig_pll_dfx_fscan_mode(idig_pll_dfx_fscan_mode),\r\n",
      "\t\t\t  .idig_pll_dfx_fscan_mode_atspeed(idig_pll_dfx_fscan_mode_atspeed),\r\n",
      "\t\t\t  .idig_pll_dfx_fscan_pll_isolate(idig_pll_dfx_fscan_pll_isolate),\r\n",
      "\t\t\t  .idig_pll_dfx_fscan_pll_scan_if_dis(idig_pll_dfx_fscan_pll_scan_if_dis),\r\n",
      "\t\t\t  .idig_pll_dfx_fscan_postclk_refclk_clk(idig_pll_dfx_fscan_postclk_refclk_clk),\r\n",
      "\t\t\t  .idig_pll_dfx_fscan_rstbypen(idig_pll_dfx_fscan_rstbypen),\r\n",
      "\t\t\t  .idig_pll_dfx_fscan_sdi(idig_pll_dfx_fscan_sdi[9:0]),\r\n",
      "\t\t\t  .idig_pll_dfx_fscan_shiften(idig_pll_dfx_fscan_shiften),\r\n",
      "\t\t\t  .idig_pll_en_h\t(idig_pll_en_h),\r\n",
      "\t\t\t  .idig_pll_refclksel\t(idig_pll_refclksel[2:0]),\r\n",
      "\t\t\t  .idig_pll_resetb\t(idig_pll_resetb),\r\n",
      "\t\t\t  .idig_pll_spare\t(idig_pll_spare[7:0]),\r\n",
      "\t\t\t  .idig_reg_addr\t(idig_reg_addr[8:0]),\r\n",
      "\t\t\t  .idig_reg_rst_n\t(idig_reg_rst_n),\r\n",
      "\t\t\t  .idig_rx_boundary_scan_en(idig_rx_boundary_scan_en),\r\n",
      "\t\t\t  .idig_rxdco_ck_dtr_samp(idig_rxdco_ck_dtr_samp),\r\n",
      "\t\t\t  .idig_rxdco_clk_en\t(idig_rxdco_clk_en),\r\n",
      "\t\t\t  .idig_rxdco_dith_dtr\t(idig_rxdco_dith_dtr),\r\n",
      "\t\t\t  .idig_rxdco_dith_fine\t(idig_rxdco_dith_fine),\r\n",
      "\t\t\t  .idig_rxdco_dith_ramp\t(idig_rxdco_dith_ramp),\r\n",
      "\t\t\t  .idig_rxdco_dtr\t(idig_rxdco_dtr[5:0]),\r\n",
      "\t\t\t  .idig_rxdco_dtr_dir\t(idig_rxdco_dtr_dir),\r\n",
      "\t\t\t  .idig_rxdco_dtr_diren\t(idig_rxdco_dtr_diren),\r\n",
      "\t\t\t  .idig_rxdco_fine\t(idig_rxdco_fine[5:0]),\r\n",
      "\t\t\t  .idig_rxdco_fine_next\t(idig_rxdco_fine_next[5:0]),\r\n",
      "\t\t\t  .idig_rxdco_fine_prop\t(idig_rxdco_fine_prop[7:0]),\r\n",
      "\t\t\t  .idig_rxdco_hscnt_en\t(idig_rxdco_hscnt_en),\r\n",
      "\t\t\t  .idig_rxdco_ldodrv_rst(idig_rxdco_ldodrv_rst),\r\n",
      "\t\t\t  .idig_rxdco_ldodrv_stg1_bypb(idig_rxdco_ldodrv_stg1_bypb),\r\n",
      "\t\t\t  .idig_rxdco_refgen_calib_toggle(idig_rxdco_refgen_calib_toggle),\r\n",
      "\t\t\t  .idig_strobe_in\t(idig_strobe_in),\r\n",
      "\t\t\t  .idig_tx_boundary_scan_en(idig_tx_boundary_scan_en),\r\n",
      "\t\t\t  .idig_tx_boundary_scan_val(idig_tx_boundary_scan_val),\r\n",
      "\t\t\t  .idig_tx_dig_spare\t(idig_tx_dig_spare[4:0]),\r\n",
      "\t\t\t  .idig_tx_digffe_dfx_fscan_lanes_slos_en(idig_tx_digffe_dfx_fscan_lanes_slos_en),\r\n",
      "\t\t\t  .idig_tx_digffe_fscan_atspeed(idig_tx_digffe_fscan_atspeed),\r\n",
      "\t\t\t  .idig_tx_digffe_fscan_mode(idig_tx_digffe_fscan_mode),\r\n",
      "\t\t\t  .idig_tx_digffe_fscan_sdi(idig_tx_digffe_fscan_sdi),\r\n",
      "\t\t\t  .idig_tx_digffe_fscan_shiften(idig_tx_digffe_fscan_shiften),\r\n",
      "\t\t\t  .idig_txpath_first_mux_control(idig_txpath_first_mux_control),\r\n",
      "\t\t\t  .idig_txpath_second_mux_control(idig_txpath_second_mux_control),\r\n",
      "\t\t\t  .vccbrk_0p9_lv\t(vccbrk_0p9_lv),\r\n",
      "\t\t\t  .vccbrk_1p5_hv\t(vccbrk_1p5_hv),\r\n",
      "\t\t\t  .vccbrk_vnn_0p65_lv\t(vccbrk_vnn_0p65_lv),\r\n",
      "\t\t\t  .vssa\t\t\t(vssa));\r\n",
      "endmodule\r\n",
      "// Local Variables:\r\n",
      "// verilog-library-flags:(\"-y /nfs/iil/disks/ams_regruns/dkl/users/lisrael1/msv/temp_del/verilog_tmp/auto_tb/ipn5brk2top_lane_top+10-02-2021-20:12:26\")\r\n",
      "// End:\r\n"
     ]
    }
   ],
   "source": [
    "header('tb:',100)\n",
    "!cat $tb"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "****************************************************************************************************\n",
      "*************************************  optional vcs command:  **************************************\n",
      "****************************************************************************************************\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\t<p style=\"font-size:32px; color:#cc5c00; font-family:consolas;\"> \n",
       "\t\t    <br>\n",
       "\t\t    optional vcs command:\n",
       "\t\t    <br>\n",
       "\t\t    <br>\n",
       "</p>"
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "banner starting vcs\n",
      "vcs -sverilog -debug_all -lca -R -timescale=1fs/1fs \\\n",
      "/p/hdk/cad/vcsmx/P-2019.06-SP2-3/etc/snps_msv/snps_msv_nettype_pkg.svp \\\n",
      "/nfs/iil/disks/ams_regruns/dkl/users/lisrael1/msv/temp_del/verilog_helper/extra_verilogs/importing_wrealsum.v \\\n",
      "/nfs/iil/disks/hdk_ws/ckt/lisrael1/lior_dir/bmods_development/brk_gen2_tc2/0p5/*v \\\n",
      "+error+10000 +lint=PCWM +lint=TFIPC-L \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hdh051f_lib/verilog/std_primitives.v \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hdl051f_lib/verilog/std_primitives.v \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hdp051f_lib/verilog/std_primitives.v \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hsh057f_lib/verilog/std_primitives.v \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hsl057f_lib/verilog/std_primitives.v \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hsp057f_lib/verilog/std_primitives.v \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hdh051f_lib/verilog/std_primitives.v \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hdl051f_lib/verilog/std_primitives.v \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hdp051f_lib/verilog/std_primitives.v \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hsh057f_lib/verilog/std_primitives.v \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hsl057f_lib/verilog/std_primitives.v \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hsp057f_lib/verilog/std_primitives.v \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hdh051f_lib/verilog/std_primitives.v \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hdl051f_lib/verilog/std_primitives.v \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hdp051f_lib/verilog/std_primitives.v \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hsh057f_lib/verilog/std_primitives.v \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hsl057f_lib/verilog/std_primitives.v \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hsp057f_lib/verilog/std_primitives.v \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hdh051f_lib/verilog/3.0/ts05nxpllogl06hdh051f.mv \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hdl051f_lib/verilog/3.0/ts05nxpllogl06hdl051f.mv \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hdp051f_lib/verilog/3.0/ts05nxpllogl06hdp051f.mv \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hsh057f_lib/verilog/3.0/ts05nxpllogl06hsh057f.mv \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hsl057f_lib/verilog/3.0/ts05nxpllogl06hsl057f.mv \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hsp057f_lib/verilog/3.0/ts05nxpllogl06hsp057f.mv \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hdh051f_lib/verilog/3.0/ts05nxpslogl06hdh051f.mv \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hdl051f_lib/verilog/3.0/ts05nxpslogl06hdl051f.mv \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hdp051f_lib/verilog/3.0/ts05nxpslogl06hdp051f.mv \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hsh057f_lib/verilog/3.0/ts05nxpslogl06hsh057f.mv \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hsl057f_lib/verilog/3.0/ts05nxpslogl06hsl057f.mv \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hsp057f_lib/verilog/3.0/ts05nxpslogl06hsp057f.mv \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hdh051f_lib/verilog/3.0/ts05nxpvlogl06hdh051f.mv \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hdl051f_lib/verilog/3.0/ts05nxpvlogl06hdl051f.mv \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hdp051f_lib/verilog/3.0/ts05nxpvlogl06hdp051f.mv \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hsh057f_lib/verilog/3.0/ts05nxpvlogl06hsh057f.mv \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hsl057f_lib/verilog/3.0/ts05nxpvlogl06hsl057f.mv \\\n",
      "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hsp057f_lib/verilog/3.0/ts05nxpvlogl06hsp057f.mv \\\n",
      ">&log& less +F -S log\n",
      "# -realport -wreal res_def -xlrm coerce_nettype \n",
      "\n"
     ]
    }
   ],
   "source": [
    "header('optional vcs command:',100)\n",
    "print('''\n",
    "setenv SNPSLMD_LICENSE_FILE 26586@synopsys44p.elic.intel.com:26586@synopsys82p.elic.intel.com:26586@synopsys04p.elic.intel.com:26586@synopsys35p.elic.intel.com:26586@synopsys01p.elic.intel.com:26586@synopsys20p.elic.intel.com:26586@synopsys10p.elic.intel.com:26586@synopsys52p.elic.intel.com:26586@synopsys01p.elic.intel.com:26586@ilic2021.iil.intel.com:26586@fmylic03e.fm.intel.com:26586@fmylic36a.fm.intel.com:26586@plxs0412.pdx.intel.com:26586@synopsys03p.elic.intel.com:26586@synopsys33p.elic.intel.com:26586@synopsys45p.elic.intel.com:26586@synopsys50p.elic.intel.com:26586@synopsys44p.elic.intel.com:26586@synopsys12p.elic.intel.com:26586@synopsys13p.elic.intel.com:26586@synopsys09p.elic.intel.com:26586@synopsys05p.elic.intel.com:26586@synopsys57p.elic.intel.com:26586@synopsys56p.elic.intel.com:26586@synopsys61p.elic.intel.com:26586@synopsys12p.elic.intel.com:26586@synopsys25p.elic.intel.com:26586@synopsys48p.elic.intel.com\n",
    "\n",
    "setenv FLEXLM_DIAGNOSTICS 4\n",
    "unsetenv FLEXLM_DIAGNOSTICS\n",
    "\n",
    "# for XA:\n",
    "setenv XA_HOME /p/hdk/cad/xa/O-2018.09-SP5\n",
    "setenv XA_HOME /p/hdk/cad/xa/P-2019.06-SP5-T-20200326\n",
    "setenv XA_HOME /p/hdk/cad/xa/Q-2020.03-SP4/\n",
    "setenv XA_HOME /p/hdk/cad/xa/R-2020.12/\n",
    "setenv XA_64 1\n",
    "setenv XA_SHARED_LICENSE_ORDER hsim-cosim:hsim-sc:hsim-ms:xsim:fastspice_xa+hsim-xl\n",
    "setenv XA_GCC /p/hdk/rtl/cad/x86-64_linux30/synopsys/xa/P-2019.06-SP5/GNU/linux64/gcc-6.2.0/bin/gcc\n",
    "setenv XA_GCC /p/hdk/rtl/cad/x86-64_linux30/synopsys/xa/R-2020.12-3/GNU/linux64/gcc-7.3.0/bin/gcc\n",
    "setenv VG_GNU_PACKAGE /p/com/eda/synopsys/vggnu/2014.12\n",
    "\n",
    "# for vcs:\n",
    "setenv VCS_HOME /p/hdk/cad/vcsmx/O-2018.09-SP2-5\n",
    "setenv VCS_HOME /p/hdk/cad/vcsmx/P-2019.06-SP2-3\n",
    "setenv VCS_HOME /p/hdk/rtl/cad/x86-64_linux30/synopsys/vcsmx/R-2020.12-1/\n",
    "setenv VCS_TARGET_ARCH suse64\n",
    "unsetenv SYNOPSYS_SIM_SETUP\n",
    "\n",
    "setenv VERDI_HOME /p/hdk/rtl/cad/x86-64_linux30/synopsys/verdi3/P-2019.06-SP2\n",
    "setenv PATH \"$VCS_HOME/bin:$XA_HOME/bin:$VERDI_HOME/bin:/p/hdk/cad/wv/Q-2020.03-SP1/bin/:$PATH\"\n",
    "\n",
    "banner starting vcs\n",
    "vcs -sverilog -debug_all -lca -R -timescale=1fs/1fs \\\\\n",
    "/p/hdk/cad/vcsmx/P-2019.06-SP2-3/etc/snps_msv/snps_msv_nettype_pkg.svp \\\\\n",
    "/nfs/iil/disks/ams_regruns/dkl/users/lisrael1/msv/temp_del/verilog_helper/extra_verilogs/importing_wrealsum.v \\\\\n",
    "{verilogs}*v \\\\\n",
    "+error+10000 +lint=PCWM +lint=TFIPC-L \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hdh051f_lib/verilog/std_primitives.v \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hdl051f_lib/verilog/std_primitives.v \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hdp051f_lib/verilog/std_primitives.v \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hsh057f_lib/verilog/std_primitives.v \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hsl057f_lib/verilog/std_primitives.v \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hsp057f_lib/verilog/std_primitives.v \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hdh051f_lib/verilog/std_primitives.v \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hdl051f_lib/verilog/std_primitives.v \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hdp051f_lib/verilog/std_primitives.v \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hsh057f_lib/verilog/std_primitives.v \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hsl057f_lib/verilog/std_primitives.v \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hsp057f_lib/verilog/std_primitives.v \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hdh051f_lib/verilog/std_primitives.v \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hdl051f_lib/verilog/std_primitives.v \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hdp051f_lib/verilog/std_primitives.v \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hsh057f_lib/verilog/std_primitives.v \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hsl057f_lib/verilog/std_primitives.v \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hsp057f_lib/verilog/std_primitives.v \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hdh051f_lib/verilog/3.0/ts05nxpllogl06hdh051f.mv \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hdl051f_lib/verilog/3.0/ts05nxpllogl06hdl051f.mv \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hdp051f_lib/verilog/3.0/ts05nxpllogl06hdp051f.mv \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hsh057f_lib/verilog/3.0/ts05nxpllogl06hsh057f.mv \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hsl057f_lib/verilog/3.0/ts05nxpllogl06hsl057f.mv \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpllogl06hsp057f_lib/verilog/3.0/ts05nxpllogl06hsp057f.mv \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hdh051f_lib/verilog/3.0/ts05nxpslogl06hdh051f.mv \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hdl051f_lib/verilog/3.0/ts05nxpslogl06hdl051f.mv \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hdp051f_lib/verilog/3.0/ts05nxpslogl06hdp051f.mv \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hsh057f_lib/verilog/3.0/ts05nxpslogl06hsh057f.mv \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hsl057f_lib/verilog/3.0/ts05nxpslogl06hsl057f.mv \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpslogl06hsp057f_lib/verilog/3.0/ts05nxpslogl06hsp057f.mv \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hdh051f_lib/verilog/3.0/ts05nxpvlogl06hdh051f.mv \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hdl051f_lib/verilog/3.0/ts05nxpvlogl06hdl051f.mv \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hdp051f_lib/verilog/3.0/ts05nxpvlogl06hdp051f.mv \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hsh057f_lib/verilog/3.0/ts05nxpvlogl06hsh057f.mv \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hsl057f_lib/verilog/3.0/ts05nxpvlogl06hsl057f.mv \\\\\n",
    "-v /p/tech/n5/tech-prerelease/v1.0.0_pre.2/ts05nxpvlogl06hsp057f_lib/verilog/3.0/ts05nxpvlogl06hsp057f.mv \\\\\n",
    ">&log& less +F -S log\n",
    "# -realport -wreal res_avg -xlrm coerce_nettype \n",
    "'''.format(verilogs=verilog_folder))"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
