Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gpgpu-sim-builds/accelsim-commit-686240852a0ff2e10f725c2cec20b7f8be93ea65_modified_18.0:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/package/gcc/8.3.0/lib64:
doing: cd /home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gaussian-rodinia-3.1/_f___data_matrix208_txt/QV100-SASS-10M_INSN-8CLUSTER
doing: export OPENCL_CURRENT_TEST_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gaussian-rodinia-3.1/_f___data_matrix208_txt/QV100-SASS-10M_INSN-8CLUSTER
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/package/gcc/8.3.0/bin:/usr/lib64/qt-3.3/bin:/usr/lib64/ccache:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:.
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gpgpu-sim-builds/accelsim-commit-686240852a0ff2e10f725c2cec20b7f8be93ea65_modified_18.0/accel-sim.out  -config ./gpgpusim.config -trace ./traces/kernelslist.g
Accel-Sim [build accelsim-commit-686240852a0ff2e10f725c2cec20b7f8be93ea65_modified_18.0]

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-686240852a0ff2e10f725c2cec20b7f8be93ea65_modified_18.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:m:N:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    8 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                  10000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ./traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  8,4 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  8,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fc201500000,173056
launching memcpy command : MemcpyHtoD,0x00007fc20152a400,173056
launching memcpy command : MemcpyHtoD,0x00007fc201554800,832
Processing kernel ./traces/kernel-1.traceg
-kernel name = _Z4Fan1PfS_ii
-kernel id = 1
-grid dim = (2,1,1)
-block dim = (128,1,1)
-shmem = 0
-nregs = 15
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-1.traceg
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x3d83370, kernel=0x7be79b50
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4Fan1PfS_ii'
Starting issue_block2core, core=0x4083b90, kernel=0x7be79b50
thread block = 1,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 6101
gpu_sim_insn = 9054
gpu_ipc =       1.4840
gpu_tot_sim_cycle = 6101
gpu_tot_sim_insn = 9054
gpu_tot_ipc =       1.4840
gpu_tot_issued_cta = 2
gpu_occupancy = 5.1259% 
gpu_tot_occupancy = 5.1259% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0682
partiton_level_parallism_total  =       0.0682
partiton_level_parallism_util =       1.5522
partiton_level_parallism_util_total  =       1.5522
L2_BW  =       2.4700 GB/Sec
L2_BW_total  =       2.4700 GB/Sec
gpu_total_sim_rate=12

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 421, Miss = 416, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 98
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 421
	L1D_total_cache_misses = 416
	L1D_total_cache_miss_rate = 0.9881
	L1D_total_cache_pending_hits = 5
	L1D_total_cache_reservation_fails = 98
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.095
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 207

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 77
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 21
ctas_completed 2, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 
distro:
90, 90, 90, 45, 
gpgpu_n_tot_thrd_icount = 17568
gpgpu_n_tot_w_icount = 549
gpgpu_n_stall_shd_mem = 254
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 209
gpgpu_n_mem_write_global = 207
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 414
gpgpu_n_store_insn = 207
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 254
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:68	W0_Idle:3411	W0_Scoreboard:4816	W1:111	W2:74	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:34	W16:0	W17:1	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:24	W31:36	W32:201
single_issue_nums: WS0:180	WS1:180	WS2:135	WS3:54	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1672 {8:209,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8280 {40:207,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8360 {40:209,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1656 {8:207,}
maxmflatency = 499 
max_icnt2mem_latency = 60 
maxmrqlatency = 14 
max_icnt2sh_latency = 155 
averagemflatency = 329 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 51 
mrq_lat_table:186 	14 	2 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	194 	222 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	118 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	46 	41 	58 	87 	93 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0      5360      5414      5398         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      5443      5447      5410      5365         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5463      5382      5376         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5370      5458         0      5386         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0      5409      5378      5395      5390         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      5422      5391      5386         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0      5442      5403      5402      5365         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0      5369      5358      5374         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0      5454         0      5377      5368         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      5373      5361      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0      5373      5362      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0      5434      5402      5356      5369         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0      5372      5423      5422      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0      5361      5377      5366         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0      5406      5450         0      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0      5471         0      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0      5365      5406      5398         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0      5430         0      5394      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0      5386      5374      5358      5370         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0      5470      5446         0      5394         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0      5383      5438      5378      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0      5442      5399      5360      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0      5423      5418         0      5369         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0      5364      5373      5379         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0      5377      5361      5373         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0      5366      5438      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0      5368      5357      5398      5394         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0      5451      5422      5414      5373         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0      5365         0      5361      5399         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0      5376      5382      5372         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0      5406      5356         0      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0      5478      5399      5362      5390         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan  3.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  2.000000  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  2.000000  2.000000      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan  2.000000  3.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  1.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan  2.000000  2.000000  1.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan  2.000000  3.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  1.000000      -nan  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  3.000000  4.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  1.000000  3.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan  3.000000  2.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan  2.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan  2.000000  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan  1.000000      -nan  4.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan  1.000000  5.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan  2.000000      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan  1.000000  1.000000  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan  1.000000  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan  2.000000  2.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan  1.000000  1.000000  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan  2.000000  2.000000      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan  3.000000  3.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan  1.000000  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan  3.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan  1.000000  3.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan  3.000000      -nan  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan  4.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan  2.000000  1.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan  1.000000  2.000000  5.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 208/110 = 1.890909
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         3         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         2         1         1         2         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         2         1         4         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         2         2         0         3         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         2         3         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         1         2         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         2         2         1         3         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         2         3         1         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         3         3         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         3         4         2         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         1         3         1         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         2         1         1         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         3         2         1         1         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         2         1         1         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         2         1         0         2         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         1         0         4         1         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         1         5         1         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         2         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         1         1         4         2         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         1         1         0         2         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         2         2         2         1         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         1         1         3         2         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         2         2         0         3         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         3         3         1         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         1         2         3         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         3         2         1         2         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         1         3         2         1         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         2         1         1         2         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         3         0         2         1         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         4         1         1         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         2         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         1         2         5         3         0         0         0         0         0         0         0         0         0         0 
total dram reads = 208
min_bank_accesses = 0!
chip skew: 11/4 = 2.75
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none         420       481       435    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none         415       404       386       360    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none         397       620       365    none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         694       438    none         410    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none         547       419       388       414    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         892       402       344    none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none         515       545       386       363    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none         369       345       465    none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none         644    none         406       375    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         562       394       439       397    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none         471       546       454       497    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none         429       392       325       366    none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none         457       435       397       401    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none         327       361       365    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none         618       613    none         362    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none         383    none         356       417    none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none         523       410       348    none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none         439    none         353       378    none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none         421       578       380       421    none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none         975       361    none         354    none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none         494       446       394       419    none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none         850       769       368       431    none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none         507       418    none         353    none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none         367       349       434    none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none         594       384       442    none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none         407       434       379       394    none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none         532       453       391       371    none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none         409       422       371       337    none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none         430    none         362       368    none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none         352       387       342    none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none         555       329    none         399    none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none         431       662       413       474    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        257       245       227       373       481       435         0         0         0         0         0         0         0         0         0         0
dram[1]:        195       248       442       404       386       372         0         0         0         0         0         0         0         0         0         0
dram[2]:        235       271       433       397       436         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        228       253       433       439         0       449         0         0         0         0         0         0         0         0         0         0
dram[4]:        200       253       453       461       388       435         0         0         0         0         0         0         0         0         0         0
dram[5]:        201       227       211       480       411       344         0         0         0         0         0         0         0         0         0         0
dram[6]:        203       264       410       441       386       390         0         0         0         0         0         0         0         0         0         0
dram[7]:        260       248       411       357       465         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        245       210       449       228       414       420         0         0         0         0         0         0         0         0         0         0
dram[9]:        224       244       442       461       484       457         0         0         0         0         0         0         0         0         0         0
dram[10]:        240       201       471       407       454       497         0         0         0         0         0         0         0         0         0         0
dram[11]:        190       221       442       392       325       370         0         0         0         0         0         0         0         0         0         0
dram[12]:        203       245       415       450       397       401         0         0         0         0         0         0         0         0         0         0
dram[13]:        241       210       198       332       361       365         0         0         0         0         0         0         0         0         0         0
dram[14]:        219       238       419       423         0       373         0         0         0         0         0         0         0         0         0         0
dram[15]:        218       222       383       201       410       417         0         0         0         0         0         0         0         0         0         0
dram[16]:        236       240       332       458       348         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        266       277       450       208       353       378         0         0         0         0         0         0         0         0         0         0
dram[18]:        225       263       421       368       467       473         0         0         0         0         0         0         0         0         0         0
dram[19]:        265       256       392       361         0       358         0         0         0         0         0         0         0         0         0         0
dram[20]:        226       265       432       456       417       419         0         0         0         0         0         0         0         0         0         0
dram[21]:        256       266       452       354       415       437         0         0         0         0         0         0         0         0         0         0
dram[22]:        209       258       411       421         0       368         0         0         0         0         0         0         0         0         0         0
dram[23]:        221       226       436       379       434         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        234       233       209       379       429       480         0         0         0         0         0         0         0         0         0         0
dram[25]:        216       251       346       436       379       426         0         0         0         0         0         0         0         0         0         0
dram[26]:        247       196       340       433       417       371         0         0         0         0         0         0         0         0         0         0
dram[27]:        226       232       429       422       371       338         0         0         0         0         0         0         0         0         0         0
dram[28]:        229       235       382       187       380       368         0         0         0         0         0         0         0         0         0         0
dram[29]:        222       196       192       379       387       342         0         0         0         0         0         0         0         0         0         0
dram[30]:        249       253       386       329         0       399         0         0         0         0         0         0         0         0         0         0
dram[31]:        196       229       431       465       495       499         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4574 n_act=3 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001091
n_activity=88 dram_eff=0.05682
bk0: 0a 4581i bk1: 0a 4581i bk2: 0a 4581i bk3: 3a 4569i bk4: 1a 4569i bk5: 1a 4569i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400000
Row_Buffer_Locality_read = 0.400000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051282
Bank_Level_Parallism_Col = 1.027027
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027027 

BW Util details:
bwutil = 0.001091 
total_CMD = 4581 
util_bw = 5 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 4542 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4574 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 5 
Row_Bus_Util =  0.000655 
CoL_Bus_Util = 0.001091 
Either_Row_CoL_Bus_Util = 0.001528 
Issued_on_Two_Bus_Simul_Util = 0.000218 
issued_two_Eff = 0.142857 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4571 n_act=4 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00131
n_activity=102 dram_eff=0.05882
bk0: 0a 4581i bk1: 0a 4581i bk2: 2a 4568i bk3: 1a 4569i bk4: 1a 4569i bk5: 2a 4568i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.302326
Bank_Level_Parallism_Col = 1.300000
Bank_Level_Parallism_Ready = 1.166667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.300000 

BW Util details:
bwutil = 0.001310 
total_CMD = 4581 
util_bw = 6 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 4538 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4571 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 6 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.001310 
Either_Row_CoL_Bus_Util = 0.002183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00109146
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4571 n_act=3 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001528
n_activity=98 dram_eff=0.07143
bk0: 0a 4581i bk1: 0a 4581i bk2: 2a 4568i bk3: 1a 4569i bk4: 4a 4569i bk5: 0a 4581i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571429
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.257143
Bank_Level_Parallism_Col = 1.242424
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.242424 

BW Util details:
bwutil = 0.001528 
total_CMD = 4581 
util_bw = 7 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 4546 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4571 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 7 
Row_Bus_Util =  0.000655 
CoL_Bus_Util = 0.001528 
Either_Row_CoL_Bus_Util = 0.002183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4572 n_act=3 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001528
n_activity=95 dram_eff=0.07368
bk0: 0a 4581i bk1: 0a 4581i bk2: 2a 4569i bk3: 2a 4568i bk4: 0a 4581i bk5: 3a 4569i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571429
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023256
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001528 
total_CMD = 4581 
util_bw = 7 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 4538 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4572 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 7 
Row_Bus_Util =  0.000655 
CoL_Bus_Util = 0.001528 
Either_Row_CoL_Bus_Util = 0.001965 
Issued_on_Two_Bus_Simul_Util = 0.000218 
issued_two_Eff = 0.111111 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4570 n_act=4 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001746
n_activity=63 dram_eff=0.127
bk0: 0a 4581i bk1: 0a 4581i bk2: 2a 4569i bk3: 3a 4569i bk4: 1a 4569i bk5: 2a 4568i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.461538
Bank_Level_Parallism_Col = 1.394737
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.394737 

BW Util details:
bwutil = 0.001746 
total_CMD = 4581 
util_bw = 8 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 4542 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4570 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 8 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.001746 
Either_Row_CoL_Bus_Util = 0.002401 
Issued_on_Two_Bus_Simul_Util = 0.000218 
issued_two_Eff = 0.090909 
queue_avg = 0.000437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000436586
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4574 n_act=3 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008732
n_activity=67 dram_eff=0.0597
bk0: 0a 4581i bk1: 0a 4581i bk2: 0a 4581i bk3: 1a 4569i bk4: 2a 4569i bk5: 1a 4569i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.250000
Row_Buffer_Locality_read = 0.250000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.321429
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.321429 

BW Util details:
bwutil = 0.000873 
total_CMD = 4581 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 4551 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4574 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 4 
Row_Bus_Util =  0.000655 
CoL_Bus_Util = 0.000873 
Either_Row_CoL_Bus_Util = 0.001528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4569 n_act=4 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001746
n_activity=98 dram_eff=0.08163
bk0: 0a 4581i bk1: 0a 4581i bk2: 2a 4569i bk3: 2a 4566i bk4: 1a 4569i bk5: 3a 4569i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282609
Bank_Level_Parallism_Col = 1.232558
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.232558 

BW Util details:
bwutil = 0.001746 
total_CMD = 4581 
util_bw = 8 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 4535 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4569 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 8 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.001746 
Either_Row_CoL_Bus_Util = 0.002620 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4573 n_act=3 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00131
n_activity=65 dram_eff=0.09231
bk0: 0a 4581i bk1: 0a 4581i bk2: 2a 4569i bk3: 3a 4569i bk4: 1a 4569i bk5: 0a 4581i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555556
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500000 

BW Util details:
bwutil = 0.001310 
total_CMD = 4581 
util_bw = 6 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 4554 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4573 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 6 
Row_Bus_Util =  0.000655 
CoL_Bus_Util = 0.001310 
Either_Row_CoL_Bus_Util = 0.001746 
Issued_on_Two_Bus_Simul_Util = 0.000218 
issued_two_Eff = 0.125000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4571 n_act=3 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001528
n_activity=105 dram_eff=0.06667
bk0: 0a 4581i bk1: 0a 4581i bk2: 1a 4569i bk3: 0a 4581i bk4: 3a 4568i bk5: 3a 4569i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571429
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189189
Bank_Level_Parallism_Col = 1.171429
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171429 

BW Util details:
bwutil = 0.001528 
total_CMD = 4581 
util_bw = 7 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 4544 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4571 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 7 
Row_Bus_Util =  0.000655 
CoL_Bus_Util = 0.001528 
Either_Row_CoL_Bus_Util = 0.002183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4566 n_act=4 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002401
n_activity=90 dram_eff=0.1222
bk0: 0a 4581i bk1: 0a 4581i bk2: 3a 4569i bk3: 4a 4569i bk4: 2a 4568i bk5: 2a 4568i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636364
Row_Buffer_Locality_read = 0.636364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.326087
Bank_Level_Parallism_Col = 1.295455
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.295455 

BW Util details:
bwutil = 0.002401 
total_CMD = 4581 
util_bw = 11 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 4535 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4566 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 11 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.002401 
Either_Row_CoL_Bus_Util = 0.003274 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00371098
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4571 n_act=4 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00131
n_activity=79 dram_eff=0.07595
bk0: 0a 4581i bk1: 0a 4581i bk2: 1a 4569i bk3: 3a 4569i bk4: 1a 4568i bk5: 1a 4569i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.447368
Bank_Level_Parallism_Col = 1.416667
Bank_Level_Parallism_Ready = 1.166667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.416667 

BW Util details:
bwutil = 0.001310 
total_CMD = 4581 
util_bw = 6 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 4543 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4571 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 6 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.001310 
Either_Row_CoL_Bus_Util = 0.002183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4571 n_act=4 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00131
n_activity=99 dram_eff=0.06061
bk0: 0a 4581i bk1: 0a 4581i bk2: 2a 4568i bk3: 1a 4569i bk4: 1a 4569i bk5: 2a 4569i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057692
Bank_Level_Parallism_Col = 1.040816
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.040816 

BW Util details:
bwutil = 0.001310 
total_CMD = 4581 
util_bw = 6 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 4529 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4571 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 6 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.001310 
Either_Row_CoL_Bus_Util = 0.002183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000873172
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4570 n_act=4 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001528
n_activity=96 dram_eff=0.07292
bk0: 0a 4581i bk1: 0a 4581i bk2: 3a 4569i bk3: 2a 4567i bk4: 1a 4569i bk5: 1a 4569i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.428571
Row_Buffer_Locality_read = 0.428571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.416667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.416667 

BW Util details:
bwutil = 0.001528 
total_CMD = 4581 
util_bw = 7 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 4543 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4570 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 7 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.001528 
Either_Row_CoL_Bus_Util = 0.002401 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4575 n_act=3 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008732
n_activity=52 dram_eff=0.07692
bk0: 0a 4581i bk1: 0a 4581i bk2: 0a 4581i bk3: 2a 4569i bk4: 1a 4569i bk5: 1a 4568i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.250000
Row_Buffer_Locality_read = 0.250000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.640000
Bank_Level_Parallism_Col = 1.583333
Bank_Level_Parallism_Ready = 1.250000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.583333 

BW Util details:
bwutil = 0.000873 
total_CMD = 4581 
util_bw = 4 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 4556 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4575 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 4 
Row_Bus_Util =  0.000655 
CoL_Bus_Util = 0.000873 
Either_Row_CoL_Bus_Util = 0.001310 
Issued_on_Two_Bus_Simul_Util = 0.000218 
issued_two_Eff = 0.166667 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4574 n_act=3 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001091
n_activity=85 dram_eff=0.05882
bk0: 0a 4581i bk1: 0a 4581i bk2: 2a 4569i bk3: 1a 4569i bk4: 0a 4581i bk5: 2a 4569i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400000
Row_Buffer_Locality_read = 0.400000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051282
Bank_Level_Parallism_Col = 1.027027
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027027 

BW Util details:
bwutil = 0.001091 
total_CMD = 4581 
util_bw = 5 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 4542 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4574 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 5 
Row_Bus_Util =  0.000655 
CoL_Bus_Util = 0.001091 
Either_Row_CoL_Bus_Util = 0.001528 
Issued_on_Two_Bus_Simul_Util = 0.000218 
issued_two_Eff = 0.142857 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4572 n_act=3 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00131
n_activity=117 dram_eff=0.05128
bk0: 0a 4581i bk1: 0a 4581i bk2: 1a 4569i bk3: 0a 4581i bk4: 4a 4569i bk5: 1a 4569i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024390
Bank_Level_Parallism_Col = 1.026316
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026316 

BW Util details:
bwutil = 0.001310 
total_CMD = 4581 
util_bw = 6 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 4540 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4572 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 6 
Row_Bus_Util =  0.000655 
CoL_Bus_Util = 0.001310 
Either_Row_CoL_Bus_Util = 0.001965 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4571 n_act=3 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001528
n_activity=90 dram_eff=0.07778
bk0: 0a 4581i bk1: 0a 4581i bk2: 1a 4569i bk3: 5a 4568i bk4: 1a 4569i bk5: 0a 4581i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571429
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189189
Bank_Level_Parallism_Col = 1.171429
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171429 

BW Util details:
bwutil = 0.001528 
total_CMD = 4581 
util_bw = 7 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 4544 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4571 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 7 
Row_Bus_Util =  0.000655 
CoL_Bus_Util = 0.001528 
Either_Row_CoL_Bus_Util = 0.002183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000654879
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4574 n_act=3 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008732
n_activity=67 dram_eff=0.0597
bk0: 0a 4581i bk1: 0a 4581i bk2: 2a 4569i bk3: 0a 4581i bk4: 1a 4569i bk5: 1a 4569i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.250000
Row_Buffer_Locality_read = 0.250000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.321429
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.321429 

BW Util details:
bwutil = 0.000873 
total_CMD = 4581 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 4551 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4574 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 4 
Row_Bus_Util =  0.000655 
CoL_Bus_Util = 0.000873 
Either_Row_CoL_Bus_Util = 0.001528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4571 n_act=4 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001746
n_activity=61 dram_eff=0.1311
bk0: 0a 4581i bk1: 0a 4581i bk2: 1a 4568i bk3: 1a 4569i bk4: 4a 4569i bk5: 2a 4569i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.540541
Bank_Level_Parallism_Col = 1.472222
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472222 

BW Util details:
bwutil = 0.001746 
total_CMD = 4581 
util_bw = 8 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 4544 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4571 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 8 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.001746 
Either_Row_CoL_Bus_Util = 0.002183 
Issued_on_Two_Bus_Simul_Util = 0.000437 
issued_two_Eff = 0.200000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4574 n_act=3 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008732
n_activity=97 dram_eff=0.04124
bk0: 0a 4581i bk1: 0a 4581i bk2: 1a 4569i bk3: 1a 4569i bk4: 0a 4581i bk5: 2a 4568i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.250000
Row_Buffer_Locality_read = 0.250000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000873 
total_CMD = 4581 
util_bw = 4 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 4540 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4574 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 4 
Row_Bus_Util =  0.000655 
CoL_Bus_Util = 0.000873 
Either_Row_CoL_Bus_Util = 0.001528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00196464
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4570 n_act=4 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001528
n_activity=85 dram_eff=0.08235
bk0: 0a 4581i bk1: 0a 4581i bk2: 2a 4569i bk3: 2a 4568i bk4: 2a 4569i bk5: 1a 4569i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.428571
Row_Buffer_Locality_read = 0.428571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244444
Bank_Level_Parallism_Col = 1.238095
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.238095 

BW Util details:
bwutil = 0.001528 
total_CMD = 4581 
util_bw = 7 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 4536 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4570 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 7 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.001528 
Either_Row_CoL_Bus_Util = 0.002401 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4570 n_act=4 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001528
n_activity=102 dram_eff=0.06863
bk0: 0a 4581i bk1: 0a 4581i bk2: 1a 4569i bk3: 1a 4569i bk4: 3a 4568i bk5: 2a 4568i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.428571
Row_Buffer_Locality_read = 0.428571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239130
Bank_Level_Parallism_Col = 1.232558
Bank_Level_Parallism_Ready = 1.285714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.232558 

BW Util details:
bwutil = 0.001528 
total_CMD = 4581 
util_bw = 7 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 4535 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4570 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 7 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.001528 
Either_Row_CoL_Bus_Util = 0.002401 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4571 n_act=3 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001528
n_activity=95 dram_eff=0.07368
bk0: 0a 4581i bk1: 0a 4581i bk2: 2a 4569i bk3: 2a 4569i bk4: 0a 4581i bk5: 3a 4569i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571429
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.264706
Bank_Level_Parallism_Col = 1.250000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.250000 

BW Util details:
bwutil = 0.001528 
total_CMD = 4581 
util_bw = 7 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 4547 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4571 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 7 
Row_Bus_Util =  0.000655 
CoL_Bus_Util = 0.001528 
Either_Row_CoL_Bus_Util = 0.002183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4572 n_act=3 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001528
n_activity=76 dram_eff=0.09211
bk0: 0a 4581i bk1: 0a 4581i bk2: 3a 4569i bk3: 3a 4569i bk4: 1a 4569i bk5: 0a 4581i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571429
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.535714
Bank_Level_Parallism_Col = 1.481481
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.481481 

BW Util details:
bwutil = 0.001528 
total_CMD = 4581 
util_bw = 7 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 4553 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4572 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 7 
Row_Bus_Util =  0.000655 
CoL_Bus_Util = 0.001528 
Either_Row_CoL_Bus_Util = 0.001965 
Issued_on_Two_Bus_Simul_Util = 0.000218 
issued_two_Eff = 0.111111 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4573 n_act=3 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00131
n_activity=63 dram_eff=0.09524
bk0: 0a 4581i bk1: 0a 4581i bk2: 0a 4581i bk3: 1a 4569i bk4: 2a 4569i bk5: 3a 4569i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.444444
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.444444 

BW Util details:
bwutil = 0.001310 
total_CMD = 4581 
util_bw = 6 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 4553 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4573 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 6 
Row_Bus_Util =  0.000655 
CoL_Bus_Util = 0.001310 
Either_Row_CoL_Bus_Util = 0.001746 
Issued_on_Two_Bus_Simul_Util = 0.000218 
issued_two_Eff = 0.125000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4570 n_act=4 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001746
n_activity=98 dram_eff=0.08163
bk0: 0a 4581i bk1: 0a 4581i bk2: 3a 4569i bk3: 2a 4569i bk4: 1a 4569i bk5: 2a 4568i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.036364
Bank_Level_Parallism_Col = 1.019231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019231 

BW Util details:
bwutil = 0.001746 
total_CMD = 4581 
util_bw = 8 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 4526 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4570 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 8 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.001746 
Either_Row_CoL_Bus_Util = 0.002401 
Issued_on_Two_Bus_Simul_Util = 0.000218 
issued_two_Eff = 0.090909 
queue_avg = 0.002183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00218293
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4570 n_act=4 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001528
n_activity=88 dram_eff=0.07955
bk0: 0a 4581i bk1: 0a 4581i bk2: 1a 4569i bk3: 3a 4569i bk4: 2a 4569i bk5: 1a 4569i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.428571
Row_Buffer_Locality_read = 0.428571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375000
Bank_Level_Parallism_Col = 1.342105
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.342105 

BW Util details:
bwutil = 0.001528 
total_CMD = 4581 
util_bw = 7 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 4541 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4570 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 7 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.001528 
Either_Row_CoL_Bus_Util = 0.002401 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4571 n_act=4 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00131
n_activity=99 dram_eff=0.06061
bk0: 0a 4581i bk1: 0a 4581i bk2: 2a 4568i bk3: 1a 4569i bk4: 1a 4569i bk5: 2a 4569i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.170213
Bank_Level_Parallism_Col = 1.159091
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.159091 

BW Util details:
bwutil = 0.001310 
total_CMD = 4581 
util_bw = 6 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 4534 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4571 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 6 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.001310 
Either_Row_CoL_Bus_Util = 0.002183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00109146
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4572 n_act=3 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00131
n_activity=87 dram_eff=0.06897
bk0: 0a 4581i bk1: 0a 4581i bk2: 3a 4569i bk3: 0a 4581i bk4: 2a 4569i bk5: 1a 4569i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.312500
Bank_Level_Parallism_Col = 1.300000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.300000 

BW Util details:
bwutil = 0.001310 
total_CMD = 4581 
util_bw = 6 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 4549 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4572 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 6 
Row_Bus_Util =  0.000655 
CoL_Bus_Util = 0.001310 
Either_Row_CoL_Bus_Util = 0.001965 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4572 n_act=3 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00131
n_activity=80 dram_eff=0.075
bk0: 0a 4581i bk1: 0a 4581i bk2: 0a 4581i bk3: 4a 4569i bk4: 1a 4569i bk5: 1a 4569i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.750000
Bank_Level_Parallism_Col = 1.695652
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.695652 

BW Util details:
bwutil = 0.001310 
total_CMD = 4581 
util_bw = 6 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 4557 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4572 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 6 
Row_Bus_Util =  0.000655 
CoL_Bus_Util = 0.001310 
Either_Row_CoL_Bus_Util = 0.001965 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4574 n_act=3 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008732
n_activity=94 dram_eff=0.04255
bk0: 0a 4581i bk1: 0a 4581i bk2: 2a 4569i bk3: 1a 4569i bk4: 0a 4581i bk5: 1a 4569i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.250000
Row_Buffer_Locality_read = 0.250000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025641
Bank_Level_Parallism_Col = 1.027778
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027778 

BW Util details:
bwutil = 0.000873 
total_CMD = 4581 
util_bw = 4 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 4542 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4574 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 4 
Row_Bus_Util =  0.000655 
CoL_Bus_Util = 0.000873 
Either_Row_CoL_Bus_Util = 0.001528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581 n_nop=4566 n_act=4 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002401
n_activity=110 dram_eff=0.1
bk0: 0a 4581i bk1: 0a 4581i bk2: 1a 4569i bk3: 2a 4569i bk4: 5a 4569i bk5: 3a 4569i bk6: 0a 4581i bk7: 0a 4581i bk8: 0a 4581i bk9: 0a 4581i bk10: 0a 4581i bk11: 0a 4581i bk12: 0a 4581i bk13: 0a 4581i bk14: 0a 4581i bk15: 0a 4581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636364
Row_Buffer_Locality_read = 0.636364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.180000
Bank_Level_Parallism_Col = 1.170213
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.170213 

BW Util details:
bwutil = 0.002401 
total_CMD = 4581 
util_bw = 11 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 4531 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4581 
n_nop = 4566 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 11 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.002401 
Either_Row_CoL_Bus_Util = 0.003274 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 416
L2_total_cache_misses = 415
L2_total_cache_miss_rate = 0.9976
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 210
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 207
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=416
icnt_total_pkts_simt_to_mem=416
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 416
Req_Network_cycles = 6101
Req_Network_injected_packets_per_cycle =       0.0682 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.5522
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0007
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0011

Reply_Network_injected_packets_num = 416
Reply_Network_cycles = 6101
Reply_Network_injected_packets_per_cycle =        0.0682
Reply_Network_conflicts_per_cycle =        1.7096
Reply_Network_conflicts_per_cycle_util =      25.0721
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0393
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0009
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 56 sec (716 sec)
gpgpu_simulation_rate = 12 (inst/sec)
gpgpu_simulation_rate = 8 (cycle/sec)
gpgpu_silicon_slowdown = 141500000x
Processing kernel ./traces/kernel-2.traceg
-kernel name = _Z4Fan2PfS_S_iii
-kernel id = 2
-grid dim = (13,13,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-2.traceg
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x55864b0, kernel=0x3d6d360
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5886b50, kernel=0x3d6d360
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5b87130, kernel=0x3d6d360
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5e87710, kernel=0x3d6d360
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6187cf0, kernel=0x3d6d360
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64882d0, kernel=0x3d6d360
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x67888b0, kernel=0x3d6d360
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6a88e90, kernel=0x3d6d360
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6d89470, kernel=0x3d6d360
thread block = 8,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7089b10, kernel=0x3d6d360
thread block = 9,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x738a0f0, kernel=0x3d6d360
thread block = 10,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x768a6d0, kernel=0x3d6d360
thread block = 11,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x798acb0, kernel=0x3d6d360
thread block = 12,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7c8b290, kernel=0x3d6d360
thread block = 0,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7f8b870, kernel=0x3d6d360
thread block = 1,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x828be50, kernel=0x3d6d360
thread block = 2,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x858c430, kernel=0x3d6d360
thread block = 3,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x888cad0, kernel=0x3d6d360
thread block = 4,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x8b8d0b0, kernel=0x3d6d360
thread block = 5,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x8e8d690, kernel=0x3d6d360
thread block = 6,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x918dc70, kernel=0x3d6d360
thread block = 7,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x948e250, kernel=0x3d6d360
thread block = 8,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x978e830, kernel=0x3d6d360
thread block = 9,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x9a8ee10, kernel=0x3d6d360
thread block = 10,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x9d8f3f0, kernel=0x3d6d360
thread block = 11,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xa08fa90, kernel=0x3d6d360
thread block = 12,1,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xa390070, kernel=0x3d6d360
thread block = 0,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xa690650, kernel=0x3d6d360
thread block = 1,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xa990c30, kernel=0x3d6d360
thread block = 2,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xac91210, kernel=0x3d6d360
thread block = 3,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xaf917f0, kernel=0x3d6d360
thread block = 4,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xb291dd0, kernel=0x3d6d360
thread block = 5,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xb5923b0, kernel=0x3d6d360
thread block = 6,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xb892a50, kernel=0x3d6d360
thread block = 7,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xbb93030, kernel=0x3d6d360
thread block = 8,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xbe93610, kernel=0x3d6d360
thread block = 9,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xc193bf0, kernel=0x3d6d360
thread block = 10,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xc4941d0, kernel=0x3d6d360
thread block = 11,2,0
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xc7947b0, kernel=0x3d6d360
thread block = 12,2,0
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xca94d90, kernel=0x3d6d360
thread block = 0,3,0
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xcd95370, kernel=0x3d6d360
thread block = 1,3,0
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xd095a10, kernel=0x3d6d360
thread block = 2,3,0
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xd395ff0, kernel=0x3d6d360
thread block = 3,3,0
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xd6965d0, kernel=0x3d6d360
thread block = 4,3,0
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xd996bb0, kernel=0x3d6d360
thread block = 5,3,0
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xdc97190, kernel=0x3d6d360
thread block = 6,3,0
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xdf97770, kernel=0x3d6d360
thread block = 7,3,0
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xe297d50, kernel=0x3d6d360
thread block = 8,3,0
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xe598330, kernel=0x3d6d360
thread block = 9,3,0
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xe8989d0, kernel=0x3d6d360
thread block = 10,3,0
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xeb98fb0, kernel=0x3d6d360
thread block = 11,3,0
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xee99590, kernel=0x3d6d360
thread block = 12,3,0
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xf199b70, kernel=0x3d6d360
thread block = 0,4,0
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xf49a150, kernel=0x3d6d360
thread block = 1,4,0
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xf79a730, kernel=0x3d6d360
thread block = 2,4,0
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xfa9ad10, kernel=0x3d6d360
thread block = 3,4,0
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xfd9b2f0, kernel=0x3d6d360
thread block = 4,4,0
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1009b990, kernel=0x3d6d360
thread block = 5,4,0
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1039bf70, kernel=0x3d6d360
thread block = 6,4,0
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1069c550, kernel=0x3d6d360
thread block = 7,4,0
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1099cb30, kernel=0x3d6d360
thread block = 8,4,0
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x10c9d110, kernel=0x3d6d360
thread block = 9,4,0
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x10f9d6f0, kernel=0x3d6d360
thread block = 10,4,0
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1129dcd0, kernel=0x3d6d360
thread block = 11,4,0
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1159e2b0, kernel=0x3d6d360
thread block = 12,4,0
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1189e950, kernel=0x3d6d360
thread block = 0,5,0
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x11b9ef30, kernel=0x3d6d360
thread block = 1,5,0
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x11e9f510, kernel=0x3d6d360
thread block = 2,5,0
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1219faf0, kernel=0x3d6d360
thread block = 3,5,0
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x124a00d0, kernel=0x3d6d360
thread block = 4,5,0
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x127a06b0, kernel=0x3d6d360
thread block = 5,5,0
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x12aa0c90, kernel=0x3d6d360
thread block = 6,5,0
GPGPU-Sim uArch: Shader 80 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x12da1270, kernel=0x3d6d360
thread block = 7,5,0
GPGPU-Sim uArch: Shader 81 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x130a1910, kernel=0x3d6d360
thread block = 8,5,0
GPGPU-Sim uArch: Shader 82 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x133a1ef0, kernel=0x3d6d360
thread block = 9,5,0
GPGPU-Sim uArch: Shader 83 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x136a24d0, kernel=0x3d6d360
thread block = 10,5,0
GPGPU-Sim uArch: Shader 84 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x139a2ab0, kernel=0x3d6d360
thread block = 11,5,0
GPGPU-Sim uArch: Shader 85 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x13ca3090, kernel=0x3d6d360
thread block = 12,5,0
GPGPU-Sim uArch: Shader 86 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x13fa3670, kernel=0x3d6d360
thread block = 0,6,0
GPGPU-Sim uArch: Shader 87 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x142a3c50, kernel=0x3d6d360
thread block = 1,6,0
GPGPU-Sim uArch: Shader 88 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x145a4230, kernel=0x3d6d360
thread block = 2,6,0
GPGPU-Sim uArch: Shader 89 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x148a48d0, kernel=0x3d6d360
thread block = 3,6,0
GPGPU-Sim uArch: Shader 90 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x14ba4eb0, kernel=0x3d6d360
thread block = 4,6,0
GPGPU-Sim uArch: Shader 91 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x14ea5490, kernel=0x3d6d360
thread block = 5,6,0
GPGPU-Sim uArch: Shader 92 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x151a5a70, kernel=0x3d6d360
thread block = 6,6,0
GPGPU-Sim uArch: Shader 93 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x154a6050, kernel=0x3d6d360
thread block = 7,6,0
GPGPU-Sim uArch: Shader 94 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x157a6630, kernel=0x3d6d360
thread block = 8,6,0
GPGPU-Sim uArch: Shader 95 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x15aa6c10, kernel=0x3d6d360
thread block = 9,6,0
GPGPU-Sim uArch: Shader 96 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x15da71f0, kernel=0x3d6d360
thread block = 10,6,0
GPGPU-Sim uArch: Shader 97 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x160a7890, kernel=0x3d6d360
thread block = 11,6,0
GPGPU-Sim uArch: Shader 98 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x163a7e70, kernel=0x3d6d360
thread block = 12,6,0
GPGPU-Sim uArch: Shader 99 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x166a8450, kernel=0x3d6d360
thread block = 0,7,0
GPGPU-Sim uArch: Shader 100 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x169a8a30, kernel=0x3d6d360
thread block = 1,7,0
GPGPU-Sim uArch: Shader 101 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x16ca9010, kernel=0x3d6d360
thread block = 2,7,0
GPGPU-Sim uArch: Shader 102 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x16fa95f0, kernel=0x3d6d360
thread block = 3,7,0
GPGPU-Sim uArch: Shader 103 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x172a9bd0, kernel=0x3d6d360
thread block = 4,7,0
GPGPU-Sim uArch: Shader 104 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x175aa1b0, kernel=0x3d6d360
thread block = 5,7,0
GPGPU-Sim uArch: Shader 105 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x178aa850, kernel=0x3d6d360
thread block = 6,7,0
GPGPU-Sim uArch: Shader 106 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x17baae30, kernel=0x3d6d360
thread block = 7,7,0
GPGPU-Sim uArch: Shader 107 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x17eab410, kernel=0x3d6d360
thread block = 8,7,0
GPGPU-Sim uArch: Shader 108 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x181ab9f0, kernel=0x3d6d360
thread block = 9,7,0
GPGPU-Sim uArch: Shader 109 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x184abfd0, kernel=0x3d6d360
thread block = 10,7,0
GPGPU-Sim uArch: Shader 110 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x187ac5b0, kernel=0x3d6d360
thread block = 11,7,0
GPGPU-Sim uArch: Shader 111 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x18aacb90, kernel=0x3d6d360
thread block = 12,7,0
GPGPU-Sim uArch: Shader 112 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x18dad170, kernel=0x3d6d360
thread block = 0,8,0
GPGPU-Sim uArch: Shader 113 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x190ad810, kernel=0x3d6d360
thread block = 1,8,0
GPGPU-Sim uArch: Shader 114 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x193addf0, kernel=0x3d6d360
thread block = 2,8,0
GPGPU-Sim uArch: Shader 115 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x196ae3d0, kernel=0x3d6d360
thread block = 3,8,0
GPGPU-Sim uArch: Shader 116 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x199ae9b0, kernel=0x3d6d360
thread block = 4,8,0
GPGPU-Sim uArch: Shader 117 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x19caef90, kernel=0x3d6d360
thread block = 5,8,0
GPGPU-Sim uArch: Shader 118 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x19faf570, kernel=0x3d6d360
thread block = 6,8,0
GPGPU-Sim uArch: Shader 119 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1a2afb50, kernel=0x3d6d360
thread block = 7,8,0
GPGPU-Sim uArch: Shader 120 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1a5b0130, kernel=0x3d6d360
thread block = 8,8,0
GPGPU-Sim uArch: Shader 121 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1a8b07d0, kernel=0x3d6d360
thread block = 9,8,0
GPGPU-Sim uArch: Shader 122 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1abb0db0, kernel=0x3d6d360
thread block = 10,8,0
GPGPU-Sim uArch: Shader 123 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1aeb1390, kernel=0x3d6d360
thread block = 11,8,0
GPGPU-Sim uArch: Shader 124 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1b1b1970, kernel=0x3d6d360
thread block = 12,8,0
GPGPU-Sim uArch: Shader 125 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1b4b1f50, kernel=0x3d6d360
thread block = 0,9,0
GPGPU-Sim uArch: Shader 126 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1b7b2530, kernel=0x3d6d360
thread block = 1,9,0
GPGPU-Sim uArch: Shader 127 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1bab2b10, kernel=0x3d6d360
thread block = 2,9,0
GPGPU-Sim uArch: Shader 128 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1bdb30f0, kernel=0x3d6d360
thread block = 3,9,0
GPGPU-Sim uArch: Shader 129 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1c0b3790, kernel=0x3d6d360
thread block = 4,9,0
GPGPU-Sim uArch: Shader 130 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1c3b3d70, kernel=0x3d6d360
thread block = 5,9,0
GPGPU-Sim uArch: Shader 131 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1c6b4350, kernel=0x3d6d360
thread block = 6,9,0
GPGPU-Sim uArch: Shader 132 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1c9b4930, kernel=0x3d6d360
thread block = 7,9,0
GPGPU-Sim uArch: Shader 133 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1ccb4f10, kernel=0x3d6d360
thread block = 8,9,0
GPGPU-Sim uArch: Shader 134 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1cfb54f0, kernel=0x3d6d360
thread block = 9,9,0
GPGPU-Sim uArch: Shader 135 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1d2b5ad0, kernel=0x3d6d360
thread block = 10,9,0
GPGPU-Sim uArch: Shader 136 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1d5b60b0, kernel=0x3d6d360
thread block = 11,9,0
GPGPU-Sim uArch: Shader 137 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1d8b6750, kernel=0x3d6d360
thread block = 12,9,0
GPGPU-Sim uArch: Shader 138 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1dbb6d30, kernel=0x3d6d360
thread block = 0,10,0
GPGPU-Sim uArch: Shader 139 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1deb7310, kernel=0x3d6d360
thread block = 1,10,0
GPGPU-Sim uArch: Shader 140 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1e1b78f0, kernel=0x3d6d360
thread block = 2,10,0
GPGPU-Sim uArch: Shader 141 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1e4b7ed0, kernel=0x3d6d360
thread block = 3,10,0
GPGPU-Sim uArch: Shader 142 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1e7b84b0, kernel=0x3d6d360
thread block = 4,10,0
GPGPU-Sim uArch: Shader 143 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1eab8a90, kernel=0x3d6d360
thread block = 5,10,0
GPGPU-Sim uArch: Shader 144 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1edb9070, kernel=0x3d6d360
thread block = 6,10,0
GPGPU-Sim uArch: Shader 145 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1f0b9710, kernel=0x3d6d360
thread block = 7,10,0
GPGPU-Sim uArch: Shader 146 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1f3b9cf0, kernel=0x3d6d360
thread block = 8,10,0
GPGPU-Sim uArch: Shader 147 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1f6ba2d0, kernel=0x3d6d360
thread block = 9,10,0
GPGPU-Sim uArch: Shader 148 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1f9ba8b0, kernel=0x3d6d360
thread block = 10,10,0
GPGPU-Sim uArch: Shader 149 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1fcbae90, kernel=0x3d6d360
thread block = 11,10,0
GPGPU-Sim uArch: Shader 150 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1ffbb470, kernel=0x3d6d360
thread block = 12,10,0
GPGPU-Sim uArch: Shader 151 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x202bba50, kernel=0x3d6d360
thread block = 0,11,0
GPGPU-Sim uArch: Shader 152 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x205bc030, kernel=0x3d6d360
thread block = 1,11,0
GPGPU-Sim uArch: Shader 153 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x208bc6d0, kernel=0x3d6d360
thread block = 2,11,0
GPGPU-Sim uArch: Shader 154 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x20bbccb0, kernel=0x3d6d360
thread block = 3,11,0
GPGPU-Sim uArch: Shader 155 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x20ebd290, kernel=0x3d6d360
thread block = 4,11,0
GPGPU-Sim uArch: Shader 156 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x211bd870, kernel=0x3d6d360
thread block = 5,11,0
GPGPU-Sim uArch: Shader 157 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x214bde50, kernel=0x3d6d360
thread block = 6,11,0
GPGPU-Sim uArch: Shader 158 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x217be430, kernel=0x3d6d360
thread block = 7,11,0
GPGPU-Sim uArch: Shader 159 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x21abea10, kernel=0x3d6d360
thread block = 8,11,0
GPGPU-Sim uArch: Shader 160 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x21dbeff0, kernel=0x3d6d360
thread block = 9,11,0
GPGPU-Sim uArch: Shader 161 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x220bf690, kernel=0x3d6d360
thread block = 10,11,0
GPGPU-Sim uArch: Shader 162 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x223bfc70, kernel=0x3d6d360
thread block = 11,11,0
GPGPU-Sim uArch: Shader 163 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x226c0250, kernel=0x3d6d360
thread block = 12,11,0
GPGPU-Sim uArch: Shader 164 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x229c0830, kernel=0x3d6d360
thread block = 0,12,0
GPGPU-Sim uArch: Shader 165 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x22cc0e10, kernel=0x3d6d360
thread block = 1,12,0
GPGPU-Sim uArch: Shader 166 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x22fc13f0, kernel=0x3d6d360
thread block = 2,12,0
GPGPU-Sim uArch: Shader 167 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x232c19d0, kernel=0x3d6d360
thread block = 3,12,0
GPGPU-Sim uArch: Shader 168 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x235c1fb0, kernel=0x3d6d360
thread block = 4,12,0
GPGPU-Sim uArch: Shader 169 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x238c2650, kernel=0x3d6d360
thread block = 5,12,0
GPGPU-Sim uArch: Shader 170 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x23bc2c30, kernel=0x3d6d360
thread block = 6,12,0
GPGPU-Sim uArch: Shader 171 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x23ec3210, kernel=0x3d6d360
thread block = 7,12,0
GPGPU-Sim uArch: Shader 172 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x241c37f0, kernel=0x3d6d360
thread block = 8,12,0
GPGPU-Sim uArch: Shader 173 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x244c3dd0, kernel=0x3d6d360
thread block = 9,12,0
GPGPU-Sim uArch: Shader 174 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x247c43b0, kernel=0x3d6d360
thread block = 10,12,0
GPGPU-Sim uArch: Shader 175 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x24ac4990, kernel=0x3d6d360
thread block = 11,12,0
GPGPU-Sim uArch: Shader 176 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x24dc4f70, kernel=0x3d6d360
thread block = 12,12,0
Destroy streams for kernel 2: size 0
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 7494
gpu_sim_insn = 1252151
gpu_ipc =     167.0871
gpu_tot_sim_cycle = 13595
gpu_tot_sim_insn = 1261205
gpu_tot_ipc =      92.7698
gpu_tot_issued_cta = 171
gpu_occupancy = 10.8126% 
gpu_tot_occupancy = 10.7800% 
max_total_param_size = 0
gpu_stall_dramfull = 7182
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.0068
partiton_level_parallism_total  =       2.2393
partiton_level_parallism_util =      18.0126
partiton_level_parallism_util_total  =      15.7328
L2_BW  =     145.1425 GB/Sec
L2_BW_total  =      81.1156 GB/Sec
gpu_total_sim_rate=1549

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 421, Miss = 416, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 98
	L1D_cache_core[1]: Access = 3320, Miss = 1199, Miss_rate = 0.361, Pending_hits = 1713, Reservation_fails = 394
	L1D_cache_core[2]: Access = 3224, Miss = 1178, Miss_rate = 0.365, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[3]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 321
	L1D_cache_core[4]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[5]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[6]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[7]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[8]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[9]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[10]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[11]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[12]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[13]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[14]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[15]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[16]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[17]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 280
	L1D_cache_core[18]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[19]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[20]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 700
	L1D_cache_core[21]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 322
	L1D_cache_core[22]: Access = 368, Miss = 137, Miss_rate = 0.372, Pending_hits = 201, Reservation_fails = 26
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 66653
	L1D_total_cache_misses = 25023
	L1D_total_cache_miss_rate = 0.3754
	L1D_total_cache_pending_hits = 36003
	L1D_total_cache_reservation_fails = 6429
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5790
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36003
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 80883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21773

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6309
ctas_completed 171, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 
distro:
90, 90, 90, 45, 
gpgpu_n_tot_thrd_icount = 1406176
gpgpu_n_tot_w_icount = 43943
gpgpu_n_stall_shd_mem = 28997
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8670
gpgpu_n_mem_write_global = 21773
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 130203
gpgpu_n_store_insn = 43470
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 28997
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32218	W0_Idle:620032	W0_Scoreboard:834103	W1:111	W2:178	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:45	W16:132	W17:1	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2311	W31:36	W32:37109
single_issue_nums: WS0:11126	WS1:10996	WS2:10951	WS3:10870	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 69360 {8:8670,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 870920 {40:21773,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 346800 {40:8670,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 174184 {8:21773,}
maxmflatency = 1566 
max_icnt2mem_latency = 847 
maxmrqlatency = 57 
max_icnt2sh_latency = 577 
averagemflatency = 546 
avg_icnt2mem_latency = 226 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 222 
mrq_lat_table:2122 	1465 	999 	644 	339 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1086 	10517 	18360 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1218 	4276 	6024 	11688 	7029 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1974 	1369 	1673 	2320 	2630 	4353 	6956 	8968 	200 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5406      5411      5560      5360      5414      5398         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5544      5397      5443      5447      5410      5365         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5409      5414      5463      5382      5376      5703         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5386      5415      5370      5458      5707      5386         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5535      5389      5409      5378      5395      5390         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5402      5543      5386      5422      5391      5386         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5417      5406      5442      5403      5402      5365         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5394      5465      5369      5358      5374      5699         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5398      5386      5454      5543      5377      5368         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5512      5403      5373      5361      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5398      5387      5373      5362      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5401      5434      5402      5356      5369         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5527      5395      5372      5423      5422      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5407      5442      5414      5361      5377      5366         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5519      5394      5406      5450      5803      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5393      5552      5471      5413      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5402      5410      5365      5406      5398      5690         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5386      5390      5430      5387      5394      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5409      5417      5386      5374      5358      5370         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5386      5394      5470      5446      5698      5394         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5418      5406      5383      5438      5378      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5523      5385      5442      5399      5360      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5457      5398      5423      5418      5611      5369         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5397      5540      5364      5373      5379      5687         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5395      5543      5544      5377      5361      5373         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5407      5402      5366      5438      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5391      5539      5368      5357      5398      5394         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5406      5403      5451      5422      5414      5373         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5531      5462      5365      5386      5361      5399         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5403      5414      5413      5376      5382      5372         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5386      5527      5406      5356      5819      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5660      5386      5478      5399      5362      5390         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6114      5995      2966      3035      3134      2845    none      none      none      none      none      none      none      none      none      none  
dram[1]:       6516      5186      2212      2271      2513      2366    none      none      none      none      none      none      none      none      none      none  
dram[2]:       5497      5741      3003      2913      3000      3337    none      none      none      none      none      none      none      none      none      none  
dram[3]:       5633      6242      3125      2843      2712      2793    none      none      none      none      none      none      none      none      none      none  
dram[4]:       6344      5351      3140      3300      3310      3246    none      none      none      none      none      none      none      none      none      none  
dram[5]:       5600      6579      2612      2650      2570      2392    none      none      none      none      none      none      none      none      none      none  
dram[6]:       5367      5719      3120      3094      3153      3044    none      none      none      none      none      none      none      none      none      none  
dram[7]:       5858      6146      2977      3086      3310      3311    none      none      none      none      none      none      none      none      none      none  
dram[8]:       6289      4504      3686      4514      3539      3665    none      none      none      none      none      none      none      none      none      none  
dram[9]:       6032      7092      3412      3675      3490      3455    none      none      none      none      none      none      none      none      none      none  
dram[10]:       6282      4429      3532      4672      3473      3638    none      none      none      none      none      none      none      none      none      none  
dram[11]:       5209      6541      3672      4854      3557      3722    none      none      none      none      none      none      none      none      none      none  
dram[12]:       6228      4647      2534      2500      2673      2558    none      none      none      none      none      none      none      none      none      none  
dram[13]:       6074      5191      2932      3000      2911      2956    none      none      none      none      none      none      none      none      none      none  
dram[14]:       6594      6320      2830      2816      2689      2758    none      none      none      none      none      none      none      none      none      none  
dram[15]:       5331      6729      2851      3076      3167      2882    none      none      none      none      none      none      none      none      none      none  
dram[16]:       5961      4974      3282      3179      3252      3063    none      none      none      none      none      none      none      none      none      none  
dram[17]:       5873      5495      2450      2653      2573      2539    none      none      none      none      none      none      none      none      none      none  
dram[18]:       5846      4987      3134      3214      3254      3238    none      none      none      none      none      none      none      none      none      none  
dram[19]:       6130      6157      3130      2852      3078      2764    none      none      none      none      none      none      none      none      none      none  
dram[20]:       5211      6224      3304      3391      2941      3433    none      none      none      none      none      none      none      none      none      none  
dram[21]:       8007      4971      3168      2983      2749      2944    none      none      none      none      none      none      none      none      none      none  
dram[22]:       5259      5468      3078      2858      2917      2934    none      none      none      none      none      none      none      none      none      none  
dram[23]:       5818      6536      3057      3056      2937      3331    none      none      none      none      none      none      none      none      none      none  
dram[24]:       5273      6628      3025      2826      3018      2895    none      none      none      none      none      none      none      none      none      none  
dram[25]:       5755      6413      3255      3113      3018      3131    none      none      none      none      none      none      none      none      none      none  
dram[26]:       4815      6547      3107      3090      2778      3029    none      none      none      none      none      none      none      none      none      none  
dram[27]:       5624      6375      2895      2919      2919      2844    none      none      none      none      none      none      none      none      none      none  
dram[28]:       6515      5387      2919      2815      2848      2816    none      none      none      none      none      none      none      none      none      none  
dram[29]:       6034      5035      3491      3456      3333      3484    none      none      none      none      none      none      none      none      none      none  
dram[30]:       5763      7004      2774      2666      2600      2578    none      none      none      none      none      none      none      none      none      none  
dram[31]:       7962      4765      3188      3233      3189      3161    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        568       527      1138      1175      1019      1183         0         0         0         0         0         0         0         0         0         0
dram[1]:        497       466       765       788       890       803         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       519       907      1030      1059      1080         0         0         0         0         0         0         0         0         0         0
dram[3]:        508       596       920       916       916       916         0         0         0         0         0         0         0         0         0         0
dram[4]:        480       581       993      1041      1083      1041         0         0         0         0         0         0         0         0         0         0
dram[5]:        496       498       806       835       880       826         0         0         0         0         0         0         0         0         0         0
dram[6]:        491       497      1112      1098      1060      1102         0         0         0         0         0         0         0         0         0         0
dram[7]:        589       515       992      1158      1027      1186         0         0         0         0         0         0         0         0         0         0
dram[8]:        591       340      1556      1517      1555      1534         0         0         0         0         0         0         0         0         0         0
dram[9]:        452       713      1144      1126      1192      1144         0         0         0         0         0         0         0         0         0         0
dram[10]:        613       332      1233      1256      1247      1262         0         0         0         0         0         0         0         0         0         0
dram[11]:        478       704      1488      1501      1551      1566         0         0         0         0         0         0         0         0         0         0
dram[12]:        475       349       979      1005      1009       908         0         0         0         0         0         0         0         0         0         0
dram[13]:        610       400      1048      1141      1046      1178         0         0         0         0         0         0         0         0         0         0
dram[14]:        580       596       884       943       988       946         0         0         0         0         0         0         0         0         0         0
dram[15]:        456       511      1104      1071      1137       977         0         0         0         0         0         0         0         0         0         0
dram[16]:        511       372      1160      1174      1149      1115         0         0         0         0         0         0         0         0         0         0
dram[17]:        500       498       862       813       788       908         0         0         0         0         0         0         0         0         0         0
dram[18]:        533       382       964      1079      1112      1128         0         0         0         0         0         0         0         0         0         0
dram[19]:        570       583      1107       995      1057      1095         0         0         0         0         0         0         0         0         0         0
dram[20]:        506       593       970      1074      1082      1116         0         0         0         0         0         0         0         0         0         0
dram[21]:        740       459      1126      1130      1129      1161         0         0         0         0         0         0         0         0         0         0
dram[22]:        394       481      1005       895       967       996         0         0         0         0         0         0         0         0         0         0
dram[23]:        586       496       978      1072       945      1134         0         0         0         0         0         0         0         0         0         0
dram[24]:        447       510      1042       912       908      1005         0         0         0         0         0         0         0         0         0         0
dram[25]:        501       593      1173      1138      1178      1105         0         0         0         0         0         0         0         0         0         0
dram[26]:        382       508      1034       976       963       987         0         0         0         0         0         0         0         0         0         0
dram[27]:        502       604       873       909       955      1006         0         0         0         0         0         0         0         0         0         0
dram[28]:        495       408      1003       851      1040       990         0         0         0         0         0         0         0         0         0         0
dram[29]:        602       383      1154      1125      1156      1107         0         0         0         0         0         0         0         0         0         0
dram[30]:        605       626       880       883       881       911         0         0         0         0         0         0         0         0         0         0
dram[31]:        607       390       950       950      1031      1082         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10027 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01724
n_activity=398 dram_eff=0.4422
bk0: 3a 10196i bk1: 3a 10196i bk2: 41a 10180i bk3: 49a 10162i bk4: 40a 10159i bk5: 40a 10148i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.392045
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564315 

BW Util details:
bwutil = 0.017241 
total_CMD = 10208 
util_bw = 176 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 9963 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10027 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017241 
Either_Row_CoL_Bus_Util = 0.017731 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.005525 
queue_avg = 0.043593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0435933
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10030 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01685
n_activity=371 dram_eff=0.4636
bk0: 1a 10196i bk1: 3a 10196i bk2: 40a 10185i bk3: 48a 10166i bk4: 40a 10167i bk5: 40a 10132i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568465
Bank_Level_Parallism_Col = 1.576271
Bank_Level_Parallism_Ready = 1.459302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576271 

BW Util details:
bwutil = 0.016850 
total_CMD = 10208 
util_bw = 172 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 9967 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10030 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.016850 
Either_Row_CoL_Bus_Util = 0.017437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0397727
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10027 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01714
n_activity=353 dram_eff=0.4958
bk0: 3a 10196i bk1: 3a 10196i bk2: 40a 10178i bk3: 49a 10167i bk4: 40a 10168i bk5: 40a 10132i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.700441
Bank_Level_Parallism_Col = 1.704036
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.704036 

BW Util details:
bwutil = 0.017143 
total_CMD = 10208 
util_bw = 175 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 9981 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10027 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017143 
Either_Row_CoL_Bus_Util = 0.017731 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.062206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0622061
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10027 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01724
n_activity=416 dram_eff=0.4231
bk0: 2a 10196i bk1: 3a 10196i bk2: 43a 10180i bk3: 48a 10166i bk4: 40a 10153i bk5: 40a 10147i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550201
Bank_Level_Parallism_Col = 1.557377
Bank_Level_Parallism_Ready = 1.448864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557377 

BW Util details:
bwutil = 0.017241 
total_CMD = 10208 
util_bw = 176 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 9959 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10027 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017241 
Either_Row_CoL_Bus_Util = 0.017731 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.005525 
queue_avg = 0.069259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0692594
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10029 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01705
n_activity=340 dram_eff=0.5118
bk0: 1a 10196i bk1: 4a 10194i bk2: 41a 10173i bk3: 48a 10161i bk4: 40a 10160i bk5: 40a 10137i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.691983
Bank_Level_Parallism_Col = 1.688034
Bank_Level_Parallism_Ready = 1.465517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.688034 

BW Util details:
bwutil = 0.017045 
total_CMD = 10208 
util_bw = 174 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 9971 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10029 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017045 
Either_Row_CoL_Bus_Util = 0.017535 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.005587 
queue_avg = 0.032915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0329154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10028 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01714
n_activity=367 dram_eff=0.4768
bk0: 2a 10196i bk1: 1a 10196i bk2: 42a 10181i bk3: 50a 10158i bk4: 40a 10158i bk5: 40a 10151i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.017143 
total_CMD = 10208 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 9963 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10028 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017143 
Either_Row_CoL_Bus_Util = 0.017633 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.005556 
queue_avg = 0.040850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0408503
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10028 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01705
n_activity=357 dram_eff=0.4874
bk0: 2a 10196i bk1: 2a 10196i bk2: 41a 10178i bk3: 49a 10163i bk4: 40a 10159i bk5: 40a 10137i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617284
Bank_Level_Parallism_Col = 1.610879
Bank_Level_Parallism_Ready = 1.471264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.610879 

BW Util details:
bwutil = 0.017045 
total_CMD = 10208 
util_bw = 174 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 9965 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10028 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017045 
Either_Row_CoL_Bus_Util = 0.017633 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.072296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0722962
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10028 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01714
n_activity=382 dram_eff=0.4581
bk0: 5a 10196i bk1: 2a 10196i bk2: 40a 10180i bk3: 48a 10168i bk4: 40a 10161i bk5: 40a 10136i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.656652
Bank_Level_Parallism_Col = 1.659389
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.659389 

BW Util details:
bwutil = 0.017143 
total_CMD = 10208 
util_bw = 175 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 9975 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10028 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017143 
Either_Row_CoL_Bus_Util = 0.017633 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.005556 
queue_avg = 0.103252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.103252
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10027 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01714
n_activity=467 dram_eff=0.3747
bk0: 4a 10196i bk1: 1a 10196i bk2: 41a 10185i bk3: 49a 10164i bk4: 40a 10157i bk5: 40a 10152i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462745
Bank_Level_Parallism_Col = 1.462151
Bank_Level_Parallism_Ready = 1.348571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462151 

BW Util details:
bwutil = 0.017143 
total_CMD = 10208 
util_bw = 175 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 9953 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10027 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017143 
Either_Row_CoL_Bus_Util = 0.017731 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0492751
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10027 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01714
n_activity=437 dram_eff=0.4005
bk0: 1a 10196i bk1: 4a 10195i bk2: 42a 10180i bk3: 48a 10163i bk4: 40a 10167i bk5: 40a 10137i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533864
Bank_Level_Parallism_Col = 1.534413
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530364 

BW Util details:
bwutil = 0.017143 
total_CMD = 10208 
util_bw = 175 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 9957 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10027 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017143 
Either_Row_CoL_Bus_Util = 0.017731 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0223354
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10028 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01705
n_activity=417 dram_eff=0.4173
bk0: 4a 10196i bk1: 1a 10196i bk2: 40a 10181i bk3: 49a 10162i bk4: 40a 10160i bk5: 40a 10148i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592437
Bank_Level_Parallism_Col = 1.587234
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587234 

BW Util details:
bwutil = 0.017045 
total_CMD = 10208 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 9970 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10028 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017045 
Either_Row_CoL_Bus_Util = 0.017633 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0162618
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10030 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01695
n_activity=451 dram_eff=0.3836
bk0: 1a 10196i bk1: 4a 10195i bk2: 40a 10186i bk3: 48a 10168i bk4: 40a 10166i bk5: 40a 10147i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.390805
Bank_Level_Parallism_Col = 1.389105
Bank_Level_Parallism_Ready = 1.346821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389105 

BW Util details:
bwutil = 0.016947 
total_CMD = 10208 
util_bw = 173 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10030 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.016947 
Either_Row_CoL_Bus_Util = 0.017437 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.005618 
queue_avg = 0.022727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0227273
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10038 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01607
n_activity=380 dram_eff=0.4316
bk0: 1a 10196i bk1: 2a 10195i bk2: 41a 10183i bk3: 40a 10178i bk4: 40a 10175i bk5: 40a 10142i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429167
Bank_Level_Parallism_Col = 1.419492
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419492 

BW Util details:
bwutil = 0.016066 
total_CMD = 10208 
util_bw = 164 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 9968 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10038 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.016066 
Either_Row_CoL_Bus_Util = 0.016654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0410462
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10036 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01636
n_activity=371 dram_eff=0.4501
bk0: 4a 10196i bk1: 2a 10196i bk2: 41a 10181i bk3: 40a 10180i bk4: 40a 10161i bk5: 40a 10152i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551111
Bank_Level_Parallism_Col = 1.545045
Bank_Level_Parallism_Ready = 1.347305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545045 

BW Util details:
bwutil = 0.016360 
total_CMD = 10208 
util_bw = 167 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 9983 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10036 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.016360 
Either_Row_CoL_Bus_Util = 0.016850 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.005814 
queue_avg = 0.017731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0177312
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10035 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01656
n_activity=372 dram_eff=0.4543
bk0: 2a 10195i bk1: 4a 10195i bk2: 42a 10175i bk3: 41a 10170i bk4: 40a 10152i bk5: 40a 10138i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.704348
Bank_Level_Parallism_Col = 1.707965
Bank_Level_Parallism_Ready = 1.443787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.707965 

BW Util details:
bwutil = 0.016556 
total_CMD = 10208 
util_bw = 169 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 9978 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10035 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.016556 
Either_Row_CoL_Bus_Util = 0.016947 
Issued_on_Two_Bus_Simul_Util = 0.000196 
issued_two_Eff = 0.011561 
queue_avg = 0.056622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0566223
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10037 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01616
n_activity=415 dram_eff=0.3976
bk0: 2a 10196i bk1: 1a 10196i bk2: 40a 10180i bk3: 42a 10164i bk4: 40a 10158i bk5: 40a 10142i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.539419
Bank_Level_Parallism_Ready = 1.442424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539419 

BW Util details:
bwutil = 0.016164 
total_CMD = 10208 
util_bw = 165 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 9961 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10037 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.016164 
Either_Row_CoL_Bus_Util = 0.016752 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0487853
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10028 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01705
n_activity=341 dram_eff=0.5103
bk0: 3a 10196i bk1: 2a 10196i bk2: 41a 10177i bk3: 48a 10177i bk4: 40a 10165i bk5: 40a 10127i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.648069
Bank_Level_Parallism_Col = 1.650655
Bank_Level_Parallism_Ready = 1.431034
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.650655 

BW Util details:
bwutil = 0.017045 
total_CMD = 10208 
util_bw = 174 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 9975 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10028 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017045 
Either_Row_CoL_Bus_Util = 0.017633 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.078174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.078174
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10026 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01724
n_activity=316 dram_eff=0.557
bk0: 3a 10196i bk1: 3a 10193i bk2: 40a 10173i bk3: 50a 10163i bk4: 40a 10151i bk5: 40a 10144i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803571
Bank_Level_Parallism_Col = 1.778280
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.778280 

BW Util details:
bwutil = 0.017241 
total_CMD = 10208 
util_bw = 176 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 9984 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10026 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017241 
Either_Row_CoL_Bus_Util = 0.017829 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0436912
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10030 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01705
n_activity=317 dram_eff=0.5489
bk0: 3a 10196i bk1: 2a 10196i bk2: 40a 10178i bk3: 49a 10162i bk4: 40a 10154i bk5: 40a 10138i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.768889
Bank_Level_Parallism_Col = 1.757848
Bank_Level_Parallism_Ready = 1.482759
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.757848 

BW Util details:
bwutil = 0.017045 
total_CMD = 10208 
util_bw = 174 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 9983 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10030 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017045 
Either_Row_CoL_Bus_Util = 0.017437 
Issued_on_Two_Bus_Simul_Util = 0.000196 
issued_two_Eff = 0.011236 
queue_avg = 0.030564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0305643
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10026 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01734
n_activity=390 dram_eff=0.4538
bk0: 3a 10196i bk1: 3a 10196i bk2: 43a 10176i bk3: 48a 10174i bk4: 40a 10160i bk5: 40a 10120i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693277
Bank_Level_Parallism_Col = 1.696581
Bank_Level_Parallism_Ready = 1.508475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.696581 

BW Util details:
bwutil = 0.017339 
total_CMD = 10208 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 9970 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10026 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017339 
Either_Row_CoL_Bus_Util = 0.017829 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.005495 
queue_avg = 0.044279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.044279
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10018 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01803
n_activity=406 dram_eff=0.4532
bk0: 2a 10195i bk1: 5a 10196i bk2: 41a 10181i bk3: 48a 10168i bk4: 48a 10155i bk5: 40a 10137i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562500
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.413043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.018025 
total_CMD = 10208 
util_bw = 184 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 9952 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10018 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.018025 
Either_Row_CoL_Bus_Util = 0.018613 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0478056
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10024 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01744
n_activity=491 dram_eff=0.3625
bk0: 2a 10196i bk1: 2a 10196i bk2: 42a 10184i bk3: 50a 10167i bk4: 42a 10165i bk5: 40a 10153i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387833
Bank_Level_Parallism_Col = 1.391473
Bank_Level_Parallism_Ready = 1.280899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391473 

BW Util details:
bwutil = 0.017437 
total_CMD = 10208 
util_bw = 178 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 9945 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10024 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017437 
Either_Row_CoL_Bus_Util = 0.018025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0352665
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10022 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01763
n_activity=445 dram_eff=0.4045
bk0: 1a 10196i bk1: 2a 10196i bk2: 41a 10185i bk3: 48a 10166i bk4: 48a 10157i bk5: 40a 10134i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595142
Bank_Level_Parallism_Col = 1.603306
Bank_Level_Parallism_Ready = 1.450000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603306 

BW Util details:
bwutil = 0.017633 
total_CMD = 10208 
util_bw = 180 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 9961 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10022 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017633 
Either_Row_CoL_Bus_Util = 0.018221 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0462382
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10022 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01773
n_activity=443 dram_eff=0.4086
bk0: 4a 10195i bk1: 1a 10196i bk2: 40a 10188i bk3: 48a 10169i bk4: 48a 10162i bk5: 40a 10129i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604938
Bank_Level_Parallism_Col = 1.606695
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606695 

BW Util details:
bwutil = 0.017731 
total_CMD = 10208 
util_bw = 181 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 9965 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10022 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017731 
Either_Row_CoL_Bus_Util = 0.018221 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.005376 
queue_avg = 0.084542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0845415
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10022 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01773
n_activity=355 dram_eff=0.5099
bk0: 2a 10196i bk1: 1a 10196i bk2: 41a 10179i bk3: 49a 10176i bk4: 48a 10154i bk5: 40a 10135i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665254
Bank_Level_Parallism_Col = 1.652361
Bank_Level_Parallism_Ready = 1.497238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.652361 

BW Util details:
bwutil = 0.017731 
total_CMD = 10208 
util_bw = 181 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 9972 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10022 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017731 
Either_Row_CoL_Bus_Util = 0.018221 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.005376 
queue_avg = 0.034091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0340909
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10020 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01793
n_activity=385 dram_eff=0.4753
bk0: 2a 10196i bk1: 4a 10196i bk2: 41a 10187i bk3: 48a 10173i bk4: 48a 10146i bk5: 40a 10142i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509652
Bank_Level_Parallism_Col = 1.509804
Bank_Level_Parallism_Ready = 1.382514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509804 

BW Util details:
bwutil = 0.017927 
total_CMD = 10208 
util_bw = 183 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 9949 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10020 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017927 
Either_Row_CoL_Bus_Util = 0.018417 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.005319 
queue_avg = 0.044867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0448668
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10021 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01773
n_activity=393 dram_eff=0.4606
bk0: 2a 10196i bk1: 1a 10196i bk2: 41a 10179i bk3: 49a 10173i bk4: 48a 10158i bk5: 40a 10136i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589431
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.017731 
total_CMD = 10208 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 9962 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10021 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017731 
Either_Row_CoL_Bus_Util = 0.018319 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0288009
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10020 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01783
n_activity=387 dram_eff=0.4703
bk0: 2a 10195i bk1: 4a 10195i bk2: 40a 10174i bk3: 48a 10168i bk4: 48a 10135i bk5: 40a 10151i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654619
Bank_Level_Parallism_Col = 1.653061
Bank_Level_Parallism_Ready = 1.472528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.653061 

BW Util details:
bwutil = 0.017829 
total_CMD = 10208 
util_bw = 182 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 9959 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10020 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017829 
Either_Row_CoL_Bus_Util = 0.018417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0347766
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10021 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01773
n_activity=445 dram_eff=0.4067
bk0: 1a 10196i bk1: 2a 10195i bk2: 41a 10185i bk3: 49a 10180i bk4: 48a 10155i bk5: 40a 10141i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466926
Bank_Level_Parallism_Col = 1.472222
Bank_Level_Parallism_Ready = 1.436464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472222 

BW Util details:
bwutil = 0.017731 
total_CMD = 10208 
util_bw = 181 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 9951 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10021 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017731 
Either_Row_CoL_Bus_Util = 0.018319 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.02596
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10020 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01783
n_activity=402 dram_eff=0.4527
bk0: 4a 10195i bk1: 1a 10194i bk2: 41a 10178i bk3: 48a 10172i bk4: 48a 10154i bk5: 40a 10153i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580247
Bank_Level_Parallism_Col = 1.560166
Bank_Level_Parallism_Ready = 1.302198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.017829 
total_CMD = 10208 
util_bw = 182 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 9965 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10020 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017829 
Either_Row_CoL_Bus_Util = 0.018417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.023413
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10015 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01832
n_activity=391 dram_eff=0.4783
bk0: 4a 10195i bk1: 5a 10193i bk2: 42a 10184i bk3: 48a 10168i bk4: 48a 10148i bk5: 40a 10132i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571970
Bank_Level_Parallism_Col = 1.585271
Bank_Level_Parallism_Ready = 1.422460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585271 

BW Util details:
bwutil = 0.018319 
total_CMD = 10208 
util_bw = 187 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 9944 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10015 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.018319 
Either_Row_CoL_Bus_Util = 0.018907 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.100901
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10208 n_nop=10021 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01773
n_activity=445 dram_eff=0.4067
bk0: 1a 10196i bk1: 2a 10196i bk2: 40a 10171i bk3: 50a 10176i bk4: 48a 10170i bk5: 40a 10162i bk6: 0a 10208i bk7: 0a 10208i bk8: 0a 10208i bk9: 0a 10208i bk10: 0a 10208i bk11: 0a 10208i bk12: 0a 10208i bk13: 0a 10208i bk14: 0a 10208i bk15: 0a 10208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443548
Bank_Level_Parallism_Col = 1.448560
Bank_Level_Parallism_Ready = 1.276243
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432099 

BW Util details:
bwutil = 0.017731 
total_CMD = 10208 
util_bw = 181 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 9960 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10208 
n_nop = 10021 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.017731 
Either_Row_CoL_Bus_Util = 0.018319 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0213558

========= L2 cache stats =========
L2_cache_bank[0]: Access = 460, Miss = 88, Miss_rate = 0.191, Pending_hits = 10, Reservation_fails = 323
L2_cache_bank[1]: Access = 497, Miss = 96, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 246
L2_cache_bank[2]: Access = 431, Miss = 84, Miss_rate = 0.195, Pending_hits = 6, Reservation_fails = 239
L2_cache_bank[3]: Access = 471, Miss = 92, Miss_rate = 0.195, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[4]: Access = 445, Miss = 86, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 196
L2_cache_bank[5]: Access = 500, Miss = 96, Miss_rate = 0.192, Pending_hits = 12, Reservation_fails = 231
L2_cache_bank[6]: Access = 472, Miss = 90, Miss_rate = 0.191, Pending_hits = 12, Reservation_fails = 343
L2_cache_bank[7]: Access = 487, Miss = 94, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 216
L2_cache_bank[8]: Access = 459, Miss = 88, Miss_rate = 0.192, Pending_hits = 9, Reservation_fails = 335
L2_cache_bank[9]: Access = 473, Miss = 92, Miss_rate = 0.195, Pending_hits = 6, Reservation_fails = 263
L2_cache_bank[10]: Access = 445, Miss = 86, Miss_rate = 0.193, Pending_hits = 6, Reservation_fails = 254
L2_cache_bank[11]: Access = 497, Miss = 96, Miss_rate = 0.193, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[12]: Access = 432, Miss = 84, Miss_rate = 0.194, Pending_hits = 6, Reservation_fails = 204
L2_cache_bank[13]: Access = 500, Miss = 96, Miss_rate = 0.192, Pending_hits = 10, Reservation_fails = 219
L2_cache_bank[14]: Access = 445, Miss = 86, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 357
L2_cache_bank[15]: Access = 499, Miss = 96, Miss_rate = 0.192, Pending_hits = 12, Reservation_fails = 180
L2_cache_bank[16]: Access = 459, Miss = 88, Miss_rate = 0.192, Pending_hits = 10, Reservation_fails = 350
L2_cache_bank[17]: Access = 550, Miss = 94, Miss_rate = 0.171, Pending_hits = 25, Reservation_fails = 629
L2_cache_bank[18]: Access = 461, Miss = 88, Miss_rate = 0.191, Pending_hits = 12, Reservation_fails = 449
L2_cache_bank[19]: Access = 504, Miss = 94, Miss_rate = 0.187, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[20]: Access = 459, Miss = 88, Miss_rate = 0.192, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[21]: Access = 536, Miss = 92, Miss_rate = 0.172, Pending_hits = 21, Reservation_fails = 572
L2_cache_bank[22]: Access = 445, Miss = 86, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 339
L2_cache_bank[23]: Access = 535, Miss = 92, Miss_rate = 0.172, Pending_hits = 27, Reservation_fails = 790
L2_cache_bank[24]: Access = 431, Miss = 84, Miss_rate = 0.195, Pending_hits = 6, Reservation_fails = 233
L2_cache_bank[25]: Access = 432, Miss = 84, Miss_rate = 0.194, Pending_hits = 3, Reservation_fails = 121
L2_cache_bank[26]: Access = 458, Miss = 88, Miss_rate = 0.192, Pending_hits = 9, Reservation_fails = 330
L2_cache_bank[27]: Access = 444, Miss = 86, Miss_rate = 0.194, Pending_hits = 7, Reservation_fails = 107
L2_cache_bank[28]: Access = 458, Miss = 88, Miss_rate = 0.192, Pending_hits = 10, Reservation_fails = 349
L2_cache_bank[29]: Access = 473, Miss = 90, Miss_rate = 0.190, Pending_hits = 9, Reservation_fails = 331
L2_cache_bank[30]: Access = 432, Miss = 84, Miss_rate = 0.194, Pending_hits = 6, Reservation_fails = 246
L2_cache_bank[31]: Access = 444, Miss = 86, Miss_rate = 0.194, Pending_hits = 9, Reservation_fails = 352
L2_cache_bank[32]: Access = 446, Miss = 86, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[33]: Access = 485, Miss = 94, Miss_rate = 0.194, Pending_hits = 9, Reservation_fails = 211
L2_cache_bank[34]: Access = 457, Miss = 88, Miss_rate = 0.193, Pending_hits = 7, Reservation_fails = 203
L2_cache_bank[35]: Access = 499, Miss = 96, Miss_rate = 0.192, Pending_hits = 11, Reservation_fails = 246
L2_cache_bank[36]: Access = 446, Miss = 86, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 231
L2_cache_bank[37]: Access = 486, Miss = 94, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 197
L2_cache_bank[38]: Access = 472, Miss = 90, Miss_rate = 0.191, Pending_hits = 12, Reservation_fails = 331
L2_cache_bank[39]: Access = 498, Miss = 96, Miss_rate = 0.193, Pending_hits = 12, Reservation_fails = 239
L2_cache_bank[40]: Access = 459, Miss = 88, Miss_rate = 0.192, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[41]: Access = 524, Miss = 104, Miss_rate = 0.198, Pending_hits = 7, Reservation_fails = 204
L2_cache_bank[42]: Access = 445, Miss = 86, Miss_rate = 0.193, Pending_hits = 8, Reservation_fails = 97
L2_cache_bank[43]: Access = 520, Miss = 100, Miss_rate = 0.192, Pending_hits = 12, Reservation_fails = 479
L2_cache_bank[44]: Access = 432, Miss = 84, Miss_rate = 0.194, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[45]: Access = 505, Miss = 100, Miss_rate = 0.198, Pending_hits = 10, Reservation_fails = 239
L2_cache_bank[46]: Access = 445, Miss = 86, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 343
L2_cache_bank[47]: Access = 496, Miss = 100, Miss_rate = 0.202, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[48]: Access = 444, Miss = 86, Miss_rate = 0.194, Pending_hits = 9, Reservation_fails = 256
L2_cache_bank[49]: Access = 512, Miss = 100, Miss_rate = 0.195, Pending_hits = 6, Reservation_fails = 211
L2_cache_bank[50]: Access = 459, Miss = 88, Miss_rate = 0.192, Pending_hits = 11, Reservation_fails = 233
L2_cache_bank[51]: Access = 527, Miss = 102, Miss_rate = 0.194, Pending_hits = 9, Reservation_fails = 336
L2_cache_bank[52]: Access = 445, Miss = 86, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 259
L2_cache_bank[53]: Access = 512, Miss = 100, Miss_rate = 0.195, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[54]: Access = 445, Miss = 86, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 226
L2_cache_bank[55]: Access = 525, Miss = 102, Miss_rate = 0.194, Pending_hits = 9, Reservation_fails = 340
L2_cache_bank[56]: Access = 445, Miss = 86, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 369
L2_cache_bank[57]: Access = 511, Miss = 100, Miss_rate = 0.196, Pending_hits = 6, Reservation_fails = 102
L2_cache_bank[58]: Access = 459, Miss = 88, Miss_rate = 0.192, Pending_hits = 12, Reservation_fails = 341
L2_cache_bank[59]: Access = 511, Miss = 100, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 122
L2_cache_bank[60]: Access = 472, Miss = 90, Miss_rate = 0.191, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[61]: Access = 566, Miss = 108, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 324
L2_cache_bank[62]: Access = 434, Miss = 84, Miss_rate = 0.194, Pending_hits = 5, Reservation_fails = 92
L2_cache_bank[63]: Access = 527, Miss = 102, Miss_rate = 0.194, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 30443
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.1921
L2_total_cache_pending_hits = 610
L2_total_cache_reservation_fails = 17911
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 610
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21566
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21773
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17911
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=30443
icnt_total_pkts_simt_to_mem=30443
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30443
Req_Network_cycles = 13595
Req_Network_injected_packets_per_cycle =       2.2393 
Req_Network_conflicts_per_cycle =       0.4105
Req_Network_conflicts_per_cycle_util =       3.0135
Req_Bank_Level_Parallism =      16.4379
Req_Network_in_buffer_full_per_cycle =       0.0434
Req_Network_in_buffer_avg_util =       3.9115
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1089

Reply_Network_injected_packets_num = 30443
Reply_Network_cycles = 13595
Reply_Network_injected_packets_per_cycle =        2.2393
Reply_Network_conflicts_per_cycle =        6.3184
Reply_Network_conflicts_per_cycle_util =      34.4837
Reply_Bank_Level_Parallism =      12.2212
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.0438
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0280
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 34 sec (814 sec)
gpgpu_simulation_rate = 1549 (inst/sec)
gpgpu_simulation_rate = 16 (cycle/sec)
gpgpu_silicon_slowdown = 70750000x
Processing kernel ./traces/kernel-3.traceg
-kernel name = _Z4Fan1PfS_ii
-kernel id = 3
-grid dim = (2,1,1)
-block dim = (128,1,1)
-shmem = 0
-nregs = 15
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-3.traceg
GPGPU-Sim uArch: Shader 184 bind to kernel 3 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x265c7f30, kernel=0x7c271fe0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 185 bind to kernel 3 '_Z4Fan1PfS_ii'
Starting issue_block2core, core=0x268c85d0, kernel=0x7c271fe0
thread block = 1,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 5963
gpu_sim_insn = 8871
gpu_ipc =       1.4877
gpu_tot_sim_cycle = 19558
gpu_tot_sim_insn = 1270076
gpu_tot_ipc =      64.9389
gpu_tot_issued_cta = 173
gpu_occupancy = 5.3506% 
gpu_tot_occupancy = 10.7530% 
max_total_param_size = 0
gpu_stall_dramfull = 7182
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0694
partiton_level_parallism_total  =       1.5777
partiton_level_parallism_util =       1.5682
partiton_level_parallism_util_total  =      14.0323
L2_BW  =       2.5150 GB/Sec
L2_BW_total  =      57.1512 GB/Sec
gpu_total_sim_rate=1468

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 421, Miss = 416, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 98
	L1D_cache_core[1]: Access = 3320, Miss = 1199, Miss_rate = 0.361, Pending_hits = 1713, Reservation_fails = 394
	L1D_cache_core[2]: Access = 3224, Miss = 1178, Miss_rate = 0.365, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[3]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 321
	L1D_cache_core[4]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[5]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[6]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[7]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[8]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[9]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[10]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[11]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[12]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[13]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[14]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[15]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[16]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[17]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 280
	L1D_cache_core[18]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[19]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[20]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 700
	L1D_cache_core[21]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 322
	L1D_cache_core[22]: Access = 368, Miss = 137, Miss_rate = 0.372, Pending_hits = 201, Reservation_fails = 26
	L1D_cache_core[23]: Access = 419, Miss = 414, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 132
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 67072
	L1D_total_cache_misses = 25437
	L1D_total_cache_miss_rate = 0.3792
	L1D_total_cache_pending_hits = 36008
	L1D_total_cache_reservation_fails = 6561
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5998
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36008
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 81101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21979

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 194
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6367
ctas_completed 173, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 
distro:
90, 90, 90, 45, 
gpgpu_n_tot_thrd_icount = 1417984
gpgpu_n_tot_w_icount = 44312
gpgpu_n_stall_shd_mem = 29288
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8878
gpgpu_n_mem_write_global = 21979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 130615
gpgpu_n_store_insn = 43676
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29288
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32254	W0_Idle:623525	W0_Scoreboard:837865	W1:148	W2:178	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:34	W15:45	W16:132	W17:1	W18:1	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2311	W31:48	W32:37358
single_issue_nums: WS0:11216	WS1:11086	WS2:11086	WS3:10924	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 71024 {8:8878,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 879160 {40:21979,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 355120 {40:8878,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 175832 {8:21979,}
maxmflatency = 1566 
max_icnt2mem_latency = 847 
maxmrqlatency = 57 
max_icnt2sh_latency = 577 
averagemflatency = 581 
avg_icnt2mem_latency = 177 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 174 
mrq_lat_table:2122 	1465 	999 	644 	339 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1323 	10694 	18360 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1294 	4613 	6025 	11688 	7029 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2005 	1396 	1715 	2396 	2739 	4476 	6962 	8968 	200 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5406      5411      5560      5360      5414      5398         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5544      5397      5443      5447      5410      5365         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5409      5414      5463      5382      5376      5703         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5386      5415      5370      5458      5707      5386         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5535      5389      5409      5378      5395      5390         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5402      5543      5386      5422      5391      5386         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5417      5406      5442      5403      5402      5365         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5394      5465      5369      5358      5374      5699         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5398      5386      5454      5543      5377      5368         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5512      5403      5373      5361      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5398      5387      5373      5362      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5401      5434      5402      5356      5369         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5527      5395      5372      5423      5422      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5407      5442      5414      5361      5377      5366         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5519      5394      5406      5450      5803      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5393      5552      5471      5413      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5402      5410      5365      5406      5398      5690         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5386      5390      5430      5387      5394      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5409      5417      5386      5374      5358      5370         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5386      5394      5470      5446      5698      5394         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5418      5406      5383      5438      5378      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5523      5385      5442      5399      5360      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5457      5398      5423      5418      5611      5369         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5397      5540      5364      5373      5379      5687         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5395      5543      5544      5377      5361      5373         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5407      5402      5366      5438      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5391      5539      5368      5357      5398      5394         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5406      5403      5451      5422      5414      5373         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5531      5462      5365      5386      5361      5399         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5403      5414      5413      5376      5382      5372         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5386      5527      5406      5356      5819      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5660      5386      5478      5399      5362      5390         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6323      6225      2971      3053      3142      2851    none      none      none      none      none      none      none      none      none      none  
dram[1]:       6766      5453      2227      2277      2520      2377    none      none      none      none      none      none      none      none      none      none  
dram[2]:       5651      6022      3017      2923      3025      3337    none      none      none      none      none      none      none      none      none      none  
dram[3]:       5873      6477      3153      2855      2712      2812    none      none      none      none      none      none      none      none      none      none  
dram[4]:       6600      5656      3160      3318      3316      3261    none      none      none      none      none      none      none      none      none      none  
dram[5]:       5842      6780      2623      2664      2583      2398    none      none      none      none      none      none      none      none      none      none  
dram[6]:       5633      5976      3139      3110      3160      3060    none      none      none      none      none      none      none      none      none      none  
dram[7]:       6120      6375      2987      3102      3316      3311    none      none      none      none      none      none      none      none      none      none  
dram[8]:       6563      4793      3701      4519      3555      3683    none      none      none      none      none      none      none      none      none      none  
dram[9]:       6242      7340      3442      3706      3504      3469    none      none      none      none      none      none      none      none      none      none  
dram[10]:       6503      4673      3538      4685      3479      3643    none      none      none      none      none      none      none      none      none      none  
dram[11]:       5517      6808      3687      4859      3562      3734    none      none      none      none      none      none      none      none      none      none  
dram[12]:       6432      4865      2556      2513      2679      2564    none      none      none      none      none      none      none      none      none      none  
dram[13]:       6331      5428      2938      3011      2916      2961    none      none      none      none      none      none      none      none      none      none  
dram[14]:       6904      6570      2854      2829      2689      2770    none      none      none      none      none      none      none      none      none      none  
dram[15]:       5551      6984      2857      3086      3191      2889    none      none      none      none      none      none      none      none      none      none  
dram[16]:       6174      5203      3292      3209      3258      3063    none      none      none      none      none      none      none      none      none      none  
dram[17]:       6119      5780      2464      2661      2579      2545    none      none      none      none      none      none      none      none      none      none  
dram[18]:       6122      5290      3141      3223      3280      3252    none      none      none      none      none      none      none      none      none      none  
dram[19]:       6367      6433      3152      2856      3078      2777    none      none      none      none      none      none      none      none      none      none  
dram[20]:       5457      6471      3323      3403      2951      3439    none      none      none      none      none      none      none      none      none      none  
dram[21]:       8269      5249      3185      2999      2768      2958    none      none      none      none      none      none      none      none      none      none  
dram[22]:       5497      5704      3097      2870      2917      2951    none      none      none      none      none      none      none      none      none      none  
dram[23]:       6087      6777      3076      3071      2943      3331    none      none      none      none      none      none      none      none      none      none  
dram[24]:       5574      6905      3030      2835      3028      2917    none      none      none      none      none      none      none      none      none      none  
dram[25]:       5985      6689      3277      3125      3022      3144    none      none      none      none      none      none      none      none      none      none  
dram[26]:       5049      6877      3117      3110      2789      3036    none      none      none      none      none      none      none      none      none      none  
dram[27]:       5874      6612      2909      2925      2925      2856    none      none      none      none      none      none      none      none      none      none  
dram[28]:       6749      5634      2941      2819      2857      2821    none      none      none      none      none      none      none      none      none      none  
dram[29]:       6272      5241      3498      3475      3339      3489    none      none      none      none      none      none      none      none      none      none  
dram[30]:       6016      7277      2796      2670      2600      2583    none      none      none      none      none      none      none      none      none      none  
dram[31]:       8188      4979      3195      3253      3217      3184    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        568       527      1138      1175      1019      1183         0         0         0         0         0         0         0         0         0         0
dram[1]:        497       466       765       788       890       803         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       519       907      1030      1059      1080         0         0         0         0         0         0         0         0         0         0
dram[3]:        508       596       920       916       916       916         0         0         0         0         0         0         0         0         0         0
dram[4]:        480       581       993      1041      1083      1041         0         0         0         0         0         0         0         0         0         0
dram[5]:        496       498       806       835       880       826         0         0         0         0         0         0         0         0         0         0
dram[6]:        491       497      1112      1098      1060      1102         0         0         0         0         0         0         0         0         0         0
dram[7]:        589       515       992      1158      1027      1186         0         0         0         0         0         0         0         0         0         0
dram[8]:        591       340      1556      1517      1555      1534         0         0         0         0         0         0         0         0         0         0
dram[9]:        452       713      1144      1126      1192      1144         0         0         0         0         0         0         0         0         0         0
dram[10]:        613       332      1233      1256      1247      1262         0         0         0         0         0         0         0         0         0         0
dram[11]:        478       704      1488      1501      1551      1566         0         0         0         0         0         0         0         0         0         0
dram[12]:        475       349       979      1005      1009       908         0         0         0         0         0         0         0         0         0         0
dram[13]:        610       400      1048      1141      1046      1178         0         0         0         0         0         0         0         0         0         0
dram[14]:        580       596       884       943       988       946         0         0         0         0         0         0         0         0         0         0
dram[15]:        456       511      1104      1071      1137       977         0         0         0         0         0         0         0         0         0         0
dram[16]:        511       372      1160      1174      1149      1115         0         0         0         0         0         0         0         0         0         0
dram[17]:        500       498       862       813       788       908         0         0         0         0         0         0         0         0         0         0
dram[18]:        533       382       964      1079      1112      1128         0         0         0         0         0         0         0         0         0         0
dram[19]:        570       583      1107       995      1057      1095         0         0         0         0         0         0         0         0         0         0
dram[20]:        506       593       970      1074      1082      1116         0         0         0         0         0         0         0         0         0         0
dram[21]:        740       459      1126      1130      1129      1161         0         0         0         0         0         0         0         0         0         0
dram[22]:        394       481      1005       895       967       996         0         0         0         0         0         0         0         0         0         0
dram[23]:        586       496       978      1072       945      1134         0         0         0         0         0         0         0         0         0         0
dram[24]:        447       510      1042       912       908      1005         0         0         0         0         0         0         0         0         0         0
dram[25]:        501       593      1173      1138      1178      1105         0         0         0         0         0         0         0         0         0         0
dram[26]:        382       508      1034       976       963       987         0         0         0         0         0         0         0         0         0         0
dram[27]:        502       604       873       909       955      1006         0         0         0         0         0         0         0         0         0         0
dram[28]:        495       408      1003       851      1040       990         0         0         0         0         0         0         0         0         0         0
dram[29]:        602       383      1154      1125      1156      1107         0         0         0         0         0         0         0         0         0         0
dram[30]:        605       626       880       883       881       911         0         0         0         0         0         0         0         0         0         0
dram[31]:        607       390       950       950      1031      1082         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14505 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01198
n_activity=398 dram_eff=0.4422
bk0: 3a 14674i bk1: 3a 14674i bk2: 41a 14658i bk3: 49a 14640i bk4: 40a 14637i bk5: 40a 14626i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.392045
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564315 

BW Util details:
bwutil = 0.011984 
total_CMD = 14686 
util_bw = 176 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 14441 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14505 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.011984 
Either_Row_CoL_Bus_Util = 0.012325 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.005525 
queue_avg = 0.030301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.030301
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14508 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01171
n_activity=371 dram_eff=0.4636
bk0: 1a 14674i bk1: 3a 14674i bk2: 40a 14663i bk3: 48a 14644i bk4: 40a 14645i bk5: 40a 14610i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568465
Bank_Level_Parallism_Col = 1.576271
Bank_Level_Parallism_Ready = 1.459302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576271 

BW Util details:
bwutil = 0.011712 
total_CMD = 14686 
util_bw = 172 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 14445 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14508 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.011712 
Either_Row_CoL_Bus_Util = 0.012120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0276454
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14505 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01192
n_activity=353 dram_eff=0.4958
bk0: 3a 14674i bk1: 3a 14674i bk2: 40a 14656i bk3: 49a 14645i bk4: 40a 14646i bk5: 40a 14610i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.700441
Bank_Level_Parallism_Col = 1.704036
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.704036 

BW Util details:
bwutil = 0.011916 
total_CMD = 14686 
util_bw = 175 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 14459 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14505 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.011916 
Either_Row_CoL_Bus_Util = 0.012325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0432385
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14505 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01198
n_activity=416 dram_eff=0.4231
bk0: 2a 14674i bk1: 3a 14674i bk2: 43a 14658i bk3: 48a 14644i bk4: 40a 14631i bk5: 40a 14625i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550201
Bank_Level_Parallism_Col = 1.557377
Bank_Level_Parallism_Ready = 1.448864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557377 

BW Util details:
bwutil = 0.011984 
total_CMD = 14686 
util_bw = 176 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 14437 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14505 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.011984 
Either_Row_CoL_Bus_Util = 0.012325 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.005525 
queue_avg = 0.048141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0481411
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14507 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01185
n_activity=340 dram_eff=0.5118
bk0: 1a 14674i bk1: 4a 14672i bk2: 41a 14651i bk3: 48a 14639i bk4: 40a 14638i bk5: 40a 14615i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.691983
Bank_Level_Parallism_Col = 1.688034
Bank_Level_Parallism_Ready = 1.465517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.688034 

BW Util details:
bwutil = 0.011848 
total_CMD = 14686 
util_bw = 174 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 14449 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14507 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.011848 
Either_Row_CoL_Bus_Util = 0.012188 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.005587 
queue_avg = 0.022879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0228789
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14506 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01192
n_activity=367 dram_eff=0.4768
bk0: 2a 14674i bk1: 1a 14674i bk2: 42a 14659i bk3: 50a 14636i bk4: 40a 14636i bk5: 40a 14629i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.011916 
total_CMD = 14686 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 14441 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14506 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.011916 
Either_Row_CoL_Bus_Util = 0.012257 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.005556 
queue_avg = 0.028394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0283944
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14506 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01185
n_activity=357 dram_eff=0.4874
bk0: 2a 14674i bk1: 2a 14674i bk2: 41a 14656i bk3: 49a 14641i bk4: 40a 14637i bk5: 40a 14615i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617284
Bank_Level_Parallism_Col = 1.610879
Bank_Level_Parallism_Ready = 1.471264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.610879 

BW Util details:
bwutil = 0.011848 
total_CMD = 14686 
util_bw = 174 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 14443 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14506 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.011848 
Either_Row_CoL_Bus_Util = 0.012257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0502519
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14506 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01192
n_activity=382 dram_eff=0.4581
bk0: 5a 14674i bk1: 2a 14674i bk2: 40a 14658i bk3: 48a 14646i bk4: 40a 14639i bk5: 40a 14614i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.656652
Bank_Level_Parallism_Col = 1.659389
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.659389 

BW Util details:
bwutil = 0.011916 
total_CMD = 14686 
util_bw = 175 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 14453 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14506 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.011916 
Either_Row_CoL_Bus_Util = 0.012257 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.005556 
queue_avg = 0.071769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.071769
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14505 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01192
n_activity=467 dram_eff=0.3747
bk0: 4a 14674i bk1: 1a 14674i bk2: 41a 14663i bk3: 49a 14642i bk4: 40a 14635i bk5: 40a 14630i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462745
Bank_Level_Parallism_Col = 1.462151
Bank_Level_Parallism_Ready = 1.348571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462151 

BW Util details:
bwutil = 0.011916 
total_CMD = 14686 
util_bw = 175 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 14431 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14505 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.011916 
Either_Row_CoL_Bus_Util = 0.012325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0342503
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14505 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01192
n_activity=437 dram_eff=0.4005
bk0: 1a 14674i bk1: 4a 14673i bk2: 42a 14658i bk3: 48a 14641i bk4: 40a 14645i bk5: 40a 14615i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533864
Bank_Level_Parallism_Col = 1.534413
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530364 

BW Util details:
bwutil = 0.011916 
total_CMD = 14686 
util_bw = 175 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 14435 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14505 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.011916 
Either_Row_CoL_Bus_Util = 0.012325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.015525
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14506 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01185
n_activity=417 dram_eff=0.4173
bk0: 4a 14674i bk1: 1a 14674i bk2: 40a 14659i bk3: 49a 14640i bk4: 40a 14638i bk5: 40a 14626i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592437
Bank_Level_Parallism_Col = 1.587234
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587234 

BW Util details:
bwutil = 0.011848 
total_CMD = 14686 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 14448 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14506 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.011848 
Either_Row_CoL_Bus_Util = 0.012257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0113033
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14508 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01178
n_activity=451 dram_eff=0.3836
bk0: 1a 14674i bk1: 4a 14673i bk2: 40a 14664i bk3: 48a 14646i bk4: 40a 14644i bk5: 40a 14625i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.390805
Bank_Level_Parallism_Col = 1.389105
Bank_Level_Parallism_Ready = 1.346821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389105 

BW Util details:
bwutil = 0.011780 
total_CMD = 14686 
util_bw = 173 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 14425 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14508 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.011780 
Either_Row_CoL_Bus_Util = 0.012120 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.005618 
queue_avg = 0.015797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0157974
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14516 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01117
n_activity=380 dram_eff=0.4316
bk0: 1a 14674i bk1: 2a 14673i bk2: 41a 14661i bk3: 40a 14656i bk4: 40a 14653i bk5: 40a 14620i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429167
Bank_Level_Parallism_Col = 1.419492
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419492 

BW Util details:
bwutil = 0.011167 
total_CMD = 14686 
util_bw = 164 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 14446 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14516 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.011167 
Either_Row_CoL_Bus_Util = 0.011576 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0285306
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14514 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01137
n_activity=371 dram_eff=0.4501
bk0: 4a 14674i bk1: 2a 14674i bk2: 41a 14659i bk3: 40a 14658i bk4: 40a 14639i bk5: 40a 14630i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551111
Bank_Level_Parallism_Col = 1.545045
Bank_Level_Parallism_Ready = 1.347305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545045 

BW Util details:
bwutil = 0.011371 
total_CMD = 14686 
util_bw = 167 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 14461 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14514 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.011371 
Either_Row_CoL_Bus_Util = 0.011712 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.005814 
queue_avg = 0.012325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0123247
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14513 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01151
n_activity=372 dram_eff=0.4543
bk0: 2a 14673i bk1: 4a 14673i bk2: 42a 14653i bk3: 41a 14648i bk4: 40a 14630i bk5: 40a 14616i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.704348
Bank_Level_Parallism_Col = 1.707965
Bank_Level_Parallism_Ready = 1.443787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.707965 

BW Util details:
bwutil = 0.011508 
total_CMD = 14686 
util_bw = 169 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 14456 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14513 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.011508 
Either_Row_CoL_Bus_Util = 0.011780 
Issued_on_Two_Bus_Simul_Util = 0.000136 
issued_two_Eff = 0.011561 
queue_avg = 0.039357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0393572
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14515 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01124
n_activity=415 dram_eff=0.3976
bk0: 2a 14674i bk1: 1a 14674i bk2: 40a 14658i bk3: 42a 14642i bk4: 40a 14636i bk5: 40a 14620i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.539419
Bank_Level_Parallism_Ready = 1.442424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539419 

BW Util details:
bwutil = 0.011235 
total_CMD = 14686 
util_bw = 165 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 14439 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14515 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.011235 
Either_Row_CoL_Bus_Util = 0.011644 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0339098
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14506 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01185
n_activity=341 dram_eff=0.5103
bk0: 3a 14674i bk1: 2a 14674i bk2: 41a 14655i bk3: 48a 14655i bk4: 40a 14643i bk5: 40a 14605i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.648069
Bank_Level_Parallism_Col = 1.650655
Bank_Level_Parallism_Ready = 1.431034
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.650655 

BW Util details:
bwutil = 0.011848 
total_CMD = 14686 
util_bw = 174 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 14453 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14506 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.011848 
Either_Row_CoL_Bus_Util = 0.012257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0543375
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14504 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01198
n_activity=316 dram_eff=0.557
bk0: 3a 14674i bk1: 3a 14671i bk2: 40a 14651i bk3: 50a 14641i bk4: 40a 14629i bk5: 40a 14622i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803571
Bank_Level_Parallism_Col = 1.778280
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.778280 

BW Util details:
bwutil = 0.011984 
total_CMD = 14686 
util_bw = 176 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 14462 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14504 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.011984 
Either_Row_CoL_Bus_Util = 0.012393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0303691
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14508 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01185
n_activity=317 dram_eff=0.5489
bk0: 3a 14674i bk1: 2a 14674i bk2: 40a 14656i bk3: 49a 14640i bk4: 40a 14632i bk5: 40a 14616i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.768889
Bank_Level_Parallism_Col = 1.757848
Bank_Level_Parallism_Ready = 1.482759
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.757848 

BW Util details:
bwutil = 0.011848 
total_CMD = 14686 
util_bw = 174 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 14461 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14508 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.011848 
Either_Row_CoL_Bus_Util = 0.012120 
Issued_on_Two_Bus_Simul_Util = 0.000136 
issued_two_Eff = 0.011236 
queue_avg = 0.021245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0212447
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14504 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01205
n_activity=390 dram_eff=0.4538
bk0: 3a 14674i bk1: 3a 14674i bk2: 43a 14654i bk3: 48a 14652i bk4: 40a 14638i bk5: 40a 14598i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693277
Bank_Level_Parallism_Col = 1.696581
Bank_Level_Parallism_Ready = 1.508475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.696581 

BW Util details:
bwutil = 0.012052 
total_CMD = 14686 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 14448 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14504 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.012052 
Either_Row_CoL_Bus_Util = 0.012393 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.005495 
queue_avg = 0.030778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0307776
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14496 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01253
n_activity=406 dram_eff=0.4532
bk0: 2a 14673i bk1: 5a 14674i bk2: 41a 14659i bk3: 48a 14646i bk4: 48a 14633i bk5: 40a 14615i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562500
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.413043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.012529 
total_CMD = 14686 
util_bw = 184 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 14430 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14496 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.012529 
Either_Row_CoL_Bus_Util = 0.012937 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0332289
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14502 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01212
n_activity=491 dram_eff=0.3625
bk0: 2a 14674i bk1: 2a 14674i bk2: 42a 14662i bk3: 50a 14645i bk4: 42a 14643i bk5: 40a 14631i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387833
Bank_Level_Parallism_Col = 1.391473
Bank_Level_Parallism_Ready = 1.280899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391473 

BW Util details:
bwutil = 0.012120 
total_CMD = 14686 
util_bw = 178 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 14423 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14502 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.012120 
Either_Row_CoL_Bus_Util = 0.012529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0245131
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14500 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01226
n_activity=445 dram_eff=0.4045
bk0: 1a 14674i bk1: 2a 14674i bk2: 41a 14663i bk3: 48a 14644i bk4: 48a 14635i bk5: 40a 14612i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595142
Bank_Level_Parallism_Col = 1.603306
Bank_Level_Parallism_Ready = 1.450000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603306 

BW Util details:
bwutil = 0.012257 
total_CMD = 14686 
util_bw = 180 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 14439 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14500 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.012257 
Either_Row_CoL_Bus_Util = 0.012665 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0321395
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14500 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01232
n_activity=443 dram_eff=0.4086
bk0: 4a 14673i bk1: 1a 14674i bk2: 40a 14666i bk3: 48a 14647i bk4: 48a 14640i bk5: 40a 14607i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604938
Bank_Level_Parallism_Col = 1.606695
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606695 

BW Util details:
bwutil = 0.012325 
total_CMD = 14686 
util_bw = 181 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 14443 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14500 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.012325 
Either_Row_CoL_Bus_Util = 0.012665 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.005376 
queue_avg = 0.058763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0587634
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14500 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01232
n_activity=355 dram_eff=0.5099
bk0: 2a 14674i bk1: 1a 14674i bk2: 41a 14657i bk3: 49a 14654i bk4: 48a 14632i bk5: 40a 14613i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665254
Bank_Level_Parallism_Col = 1.652361
Bank_Level_Parallism_Ready = 1.497238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.652361 

BW Util details:
bwutil = 0.012325 
total_CMD = 14686 
util_bw = 181 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 14450 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14500 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.012325 
Either_Row_CoL_Bus_Util = 0.012665 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.005376 
queue_avg = 0.023696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.023696
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14498 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01246
n_activity=385 dram_eff=0.4753
bk0: 2a 14674i bk1: 4a 14674i bk2: 41a 14665i bk3: 48a 14651i bk4: 48a 14624i bk5: 40a 14620i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509652
Bank_Level_Parallism_Col = 1.509804
Bank_Level_Parallism_Ready = 1.382514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509804 

BW Util details:
bwutil = 0.012461 
total_CMD = 14686 
util_bw = 183 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 14427 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14498 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.012461 
Either_Row_CoL_Bus_Util = 0.012801 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.005319 
queue_avg = 0.031186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0311862
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14499 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01232
n_activity=393 dram_eff=0.4606
bk0: 2a 14674i bk1: 1a 14674i bk2: 41a 14657i bk3: 49a 14651i bk4: 48a 14636i bk5: 40a 14614i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589431
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.012325 
total_CMD = 14686 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 14440 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14499 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.012325 
Either_Row_CoL_Bus_Util = 0.012733 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0200191
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14498 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01239
n_activity=387 dram_eff=0.4703
bk0: 2a 14673i bk1: 4a 14673i bk2: 40a 14652i bk3: 48a 14646i bk4: 48a 14613i bk5: 40a 14629i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654619
Bank_Level_Parallism_Col = 1.653061
Bank_Level_Parallism_Ready = 1.472528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.653061 

BW Util details:
bwutil = 0.012393 
total_CMD = 14686 
util_bw = 182 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 14437 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14498 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.012393 
Either_Row_CoL_Bus_Util = 0.012801 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0241727
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14499 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01232
n_activity=445 dram_eff=0.4067
bk0: 1a 14674i bk1: 2a 14673i bk2: 41a 14663i bk3: 49a 14658i bk4: 48a 14633i bk5: 40a 14619i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466926
Bank_Level_Parallism_Col = 1.472222
Bank_Level_Parallism_Ready = 1.436464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472222 

BW Util details:
bwutil = 0.012325 
total_CMD = 14686 
util_bw = 181 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 14429 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14499 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.012325 
Either_Row_CoL_Bus_Util = 0.012733 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0180444
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14498 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01239
n_activity=402 dram_eff=0.4527
bk0: 4a 14673i bk1: 1a 14672i bk2: 41a 14656i bk3: 48a 14650i bk4: 48a 14632i bk5: 40a 14631i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580247
Bank_Level_Parallism_Col = 1.560166
Bank_Level_Parallism_Ready = 1.302198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.012393 
total_CMD = 14686 
util_bw = 182 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 14443 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14498 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.012393 
Either_Row_CoL_Bus_Util = 0.012801 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.016274
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14493 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01273
n_activity=391 dram_eff=0.4783
bk0: 4a 14673i bk1: 5a 14671i bk2: 42a 14662i bk3: 48a 14646i bk4: 48a 14626i bk5: 40a 14610i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571970
Bank_Level_Parallism_Col = 1.585271
Bank_Level_Parallism_Ready = 1.422460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585271 

BW Util details:
bwutil = 0.012733 
total_CMD = 14686 
util_bw = 187 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 14422 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14493 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.012733 
Either_Row_CoL_Bus_Util = 0.013142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.070135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0701348
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14686 n_nop=14499 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01232
n_activity=445 dram_eff=0.4067
bk0: 1a 14674i bk1: 2a 14674i bk2: 40a 14649i bk3: 50a 14654i bk4: 48a 14648i bk5: 40a 14640i bk6: 0a 14686i bk7: 0a 14686i bk8: 0a 14686i bk9: 0a 14686i bk10: 0a 14686i bk11: 0a 14686i bk12: 0a 14686i bk13: 0a 14686i bk14: 0a 14686i bk15: 0a 14686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443548
Bank_Level_Parallism_Col = 1.448560
Bank_Level_Parallism_Ready = 1.276243
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432099 

BW Util details:
bwutil = 0.012325 
total_CMD = 14686 
util_bw = 181 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 14438 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14686 
n_nop = 14499 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000409 
CoL_Bus_Util = 0.012325 
Either_Row_CoL_Bus_Util = 0.012733 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0148441

========= L2 cache stats =========
L2_cache_bank[0]: Access = 468, Miss = 88, Miss_rate = 0.188, Pending_hits = 10, Reservation_fails = 323
L2_cache_bank[1]: Access = 502, Miss = 96, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 246
L2_cache_bank[2]: Access = 436, Miss = 84, Miss_rate = 0.193, Pending_hits = 6, Reservation_fails = 239
L2_cache_bank[3]: Access = 476, Miss = 92, Miss_rate = 0.193, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[4]: Access = 450, Miss = 86, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 196
L2_cache_bank[5]: Access = 508, Miss = 96, Miss_rate = 0.189, Pending_hits = 12, Reservation_fails = 231
L2_cache_bank[6]: Access = 479, Miss = 90, Miss_rate = 0.188, Pending_hits = 12, Reservation_fails = 343
L2_cache_bank[7]: Access = 495, Miss = 94, Miss_rate = 0.190, Pending_hits = 9, Reservation_fails = 216
L2_cache_bank[8]: Access = 466, Miss = 88, Miss_rate = 0.189, Pending_hits = 9, Reservation_fails = 335
L2_cache_bank[9]: Access = 480, Miss = 92, Miss_rate = 0.192, Pending_hits = 6, Reservation_fails = 263
L2_cache_bank[10]: Access = 451, Miss = 86, Miss_rate = 0.191, Pending_hits = 6, Reservation_fails = 254
L2_cache_bank[11]: Access = 502, Miss = 96, Miss_rate = 0.191, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[12]: Access = 438, Miss = 84, Miss_rate = 0.192, Pending_hits = 6, Reservation_fails = 204
L2_cache_bank[13]: Access = 508, Miss = 96, Miss_rate = 0.189, Pending_hits = 10, Reservation_fails = 219
L2_cache_bank[14]: Access = 451, Miss = 86, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 357
L2_cache_bank[15]: Access = 506, Miss = 96, Miss_rate = 0.190, Pending_hits = 12, Reservation_fails = 180
L2_cache_bank[16]: Access = 466, Miss = 88, Miss_rate = 0.189, Pending_hits = 10, Reservation_fails = 350
L2_cache_bank[17]: Access = 557, Miss = 94, Miss_rate = 0.169, Pending_hits = 25, Reservation_fails = 629
L2_cache_bank[18]: Access = 470, Miss = 88, Miss_rate = 0.187, Pending_hits = 12, Reservation_fails = 449
L2_cache_bank[19]: Access = 514, Miss = 94, Miss_rate = 0.183, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[20]: Access = 466, Miss = 88, Miss_rate = 0.189, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[21]: Access = 540, Miss = 92, Miss_rate = 0.170, Pending_hits = 21, Reservation_fails = 572
L2_cache_bank[22]: Access = 451, Miss = 86, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 339
L2_cache_bank[23]: Access = 540, Miss = 92, Miss_rate = 0.170, Pending_hits = 27, Reservation_fails = 790
L2_cache_bank[24]: Access = 436, Miss = 84, Miss_rate = 0.193, Pending_hits = 6, Reservation_fails = 233
L2_cache_bank[25]: Access = 438, Miss = 84, Miss_rate = 0.192, Pending_hits = 3, Reservation_fails = 121
L2_cache_bank[26]: Access = 464, Miss = 88, Miss_rate = 0.190, Pending_hits = 9, Reservation_fails = 330
L2_cache_bank[27]: Access = 449, Miss = 86, Miss_rate = 0.192, Pending_hits = 7, Reservation_fails = 107
L2_cache_bank[28]: Access = 464, Miss = 88, Miss_rate = 0.190, Pending_hits = 10, Reservation_fails = 349
L2_cache_bank[29]: Access = 481, Miss = 90, Miss_rate = 0.187, Pending_hits = 9, Reservation_fails = 331
L2_cache_bank[30]: Access = 438, Miss = 84, Miss_rate = 0.192, Pending_hits = 6, Reservation_fails = 246
L2_cache_bank[31]: Access = 449, Miss = 86, Miss_rate = 0.192, Pending_hits = 9, Reservation_fails = 352
L2_cache_bank[32]: Access = 453, Miss = 86, Miss_rate = 0.190, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[33]: Access = 491, Miss = 94, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 211
L2_cache_bank[34]: Access = 462, Miss = 88, Miss_rate = 0.190, Pending_hits = 7, Reservation_fails = 203
L2_cache_bank[35]: Access = 506, Miss = 96, Miss_rate = 0.190, Pending_hits = 11, Reservation_fails = 246
L2_cache_bank[36]: Access = 453, Miss = 86, Miss_rate = 0.190, Pending_hits = 9, Reservation_fails = 231
L2_cache_bank[37]: Access = 493, Miss = 94, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 197
L2_cache_bank[38]: Access = 479, Miss = 90, Miss_rate = 0.188, Pending_hits = 12, Reservation_fails = 331
L2_cache_bank[39]: Access = 504, Miss = 96, Miss_rate = 0.190, Pending_hits = 12, Reservation_fails = 239
L2_cache_bank[40]: Access = 466, Miss = 88, Miss_rate = 0.189, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[41]: Access = 532, Miss = 104, Miss_rate = 0.195, Pending_hits = 7, Reservation_fails = 204
L2_cache_bank[42]: Access = 451, Miss = 86, Miss_rate = 0.191, Pending_hits = 8, Reservation_fails = 97
L2_cache_bank[43]: Access = 529, Miss = 100, Miss_rate = 0.189, Pending_hits = 12, Reservation_fails = 479
L2_cache_bank[44]: Access = 438, Miss = 84, Miss_rate = 0.192, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[45]: Access = 510, Miss = 100, Miss_rate = 0.196, Pending_hits = 10, Reservation_fails = 239
L2_cache_bank[46]: Access = 451, Miss = 86, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 343
L2_cache_bank[47]: Access = 502, Miss = 100, Miss_rate = 0.199, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[48]: Access = 449, Miss = 86, Miss_rate = 0.192, Pending_hits = 9, Reservation_fails = 256
L2_cache_bank[49]: Access = 518, Miss = 100, Miss_rate = 0.193, Pending_hits = 6, Reservation_fails = 211
L2_cache_bank[50]: Access = 466, Miss = 88, Miss_rate = 0.189, Pending_hits = 11, Reservation_fails = 233
L2_cache_bank[51]: Access = 535, Miss = 102, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 336
L2_cache_bank[52]: Access = 451, Miss = 86, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 259
L2_cache_bank[53]: Access = 518, Miss = 100, Miss_rate = 0.193, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[54]: Access = 451, Miss = 86, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 226
L2_cache_bank[55]: Access = 531, Miss = 102, Miss_rate = 0.192, Pending_hits = 9, Reservation_fails = 340
L2_cache_bank[56]: Access = 451, Miss = 86, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 369
L2_cache_bank[57]: Access = 516, Miss = 100, Miss_rate = 0.194, Pending_hits = 6, Reservation_fails = 102
L2_cache_bank[58]: Access = 466, Miss = 88, Miss_rate = 0.189, Pending_hits = 12, Reservation_fails = 341
L2_cache_bank[59]: Access = 516, Miss = 100, Miss_rate = 0.194, Pending_hits = 4, Reservation_fails = 122
L2_cache_bank[60]: Access = 479, Miss = 90, Miss_rate = 0.188, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[61]: Access = 574, Miss = 108, Miss_rate = 0.188, Pending_hits = 9, Reservation_fails = 324
L2_cache_bank[62]: Access = 442, Miss = 84, Miss_rate = 0.190, Pending_hits = 5, Reservation_fails = 92
L2_cache_bank[63]: Access = 535, Miss = 102, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 30857
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.1895
L2_total_cache_pending_hits = 610
L2_total_cache_reservation_fails = 17911
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2627
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 610
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21772
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9488
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21979
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17911
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=30857
icnt_total_pkts_simt_to_mem=30857
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30857
Req_Network_cycles = 19558
Req_Network_injected_packets_per_cycle =       1.5777 
Req_Network_conflicts_per_cycle =       0.2854
Req_Network_conflicts_per_cycle_util =       2.6375
Req_Bank_Level_Parallism =      14.5827
Req_Network_in_buffer_full_per_cycle =       0.0302
Req_Network_in_buffer_avg_util =       2.7195
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0761

Reply_Network_injected_packets_num = 30857
Reply_Network_cycles = 19558
Reply_Network_injected_packets_per_cycle =        1.5777
Reply_Network_conflicts_per_cycle =        5.0341
Reply_Network_conflicts_per_cycle_util =      33.8923
Reply_Bank_Level_Parallism =      10.6220
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.2157
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0197
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 25 sec (865 sec)
gpgpu_simulation_rate = 1468 (inst/sec)
gpgpu_simulation_rate = 22 (cycle/sec)
gpgpu_silicon_slowdown = 51454545x
Processing kernel ./traces/kernel-4.traceg
-kernel name = _Z4Fan2PfS_S_iii
-kernel id = 4
-grid dim = (13,13,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-4.traceg
GPGPU-Sim uArch: Shader 192 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x27dcaef0, kernel=0x7c050f20
thread block = 0,0,0
GPGPU-Sim uArch: Shader 193 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x280cb590, kernel=0x7c050f20
thread block = 1,0,0
GPGPU-Sim uArch: Shader 194 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x283cbb70, kernel=0x7c050f20
thread block = 2,0,0
GPGPU-Sim uArch: Shader 195 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x286cc150, kernel=0x7c050f20
thread block = 3,0,0
GPGPU-Sim uArch: Shader 196 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x289cc730, kernel=0x7c050f20
thread block = 4,0,0
GPGPU-Sim uArch: Shader 197 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x28cccd10, kernel=0x7c050f20
thread block = 5,0,0
GPGPU-Sim uArch: Shader 198 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x28fcd2f0, kernel=0x7c050f20
thread block = 6,0,0
GPGPU-Sim uArch: Shader 199 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x292cd8d0, kernel=0x7c050f20
thread block = 7,0,0
GPGPU-Sim uArch: Shader 200 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x295cdeb0, kernel=0x7c050f20
thread block = 8,0,0
GPGPU-Sim uArch: Shader 201 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x298ce550, kernel=0x7c050f20
thread block = 9,0,0
GPGPU-Sim uArch: Shader 202 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x29bceb30, kernel=0x7c050f20
thread block = 10,0,0
GPGPU-Sim uArch: Shader 203 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x29ecf110, kernel=0x7c050f20
thread block = 11,0,0
GPGPU-Sim uArch: Shader 204 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2a1cf6f0, kernel=0x7c050f20
thread block = 12,0,0
GPGPU-Sim uArch: Shader 205 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2a4cfcd0, kernel=0x7c050f20
thread block = 0,1,0
GPGPU-Sim uArch: Shader 206 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2a7d02b0, kernel=0x7c050f20
thread block = 1,1,0
GPGPU-Sim uArch: Shader 207 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2aad0890, kernel=0x7c050f20
thread block = 2,1,0
GPGPU-Sim uArch: Shader 208 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2add0e70, kernel=0x7c050f20
thread block = 3,1,0
GPGPU-Sim uArch: Shader 209 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2b0d1510, kernel=0x7c050f20
thread block = 4,1,0
GPGPU-Sim uArch: Shader 210 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2b3d1af0, kernel=0x7c050f20
thread block = 5,1,0
GPGPU-Sim uArch: Shader 211 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2b6d20d0, kernel=0x7c050f20
thread block = 6,1,0
GPGPU-Sim uArch: Shader 212 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2b9d26b0, kernel=0x7c050f20
thread block = 7,1,0
GPGPU-Sim uArch: Shader 213 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2bcd2c90, kernel=0x7c050f20
thread block = 8,1,0
GPGPU-Sim uArch: Shader 214 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2bfd3270, kernel=0x7c050f20
thread block = 9,1,0
GPGPU-Sim uArch: Shader 215 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2c2d3850, kernel=0x7c050f20
thread block = 10,1,0
GPGPU-Sim uArch: Shader 216 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2c5d3e30, kernel=0x7c050f20
thread block = 11,1,0
GPGPU-Sim uArch: Shader 217 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2c8d44d0, kernel=0x7c050f20
thread block = 12,1,0
GPGPU-Sim uArch: Shader 218 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2cbd4ab0, kernel=0x7c050f20
thread block = 0,2,0
GPGPU-Sim uArch: Shader 219 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2ced5090, kernel=0x7c050f20
thread block = 1,2,0
GPGPU-Sim uArch: Shader 220 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2d1d5670, kernel=0x7c050f20
thread block = 2,2,0
GPGPU-Sim uArch: Shader 221 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2d4d5c50, kernel=0x7c050f20
thread block = 3,2,0
GPGPU-Sim uArch: Shader 222 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2d7d6230, kernel=0x7c050f20
thread block = 4,2,0
GPGPU-Sim uArch: Shader 223 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2dad6810, kernel=0x7c050f20
thread block = 5,2,0
GPGPU-Sim uArch: Shader 224 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2ddd6df0, kernel=0x7c050f20
thread block = 6,2,0
GPGPU-Sim uArch: Shader 225 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2e0d7490, kernel=0x7c050f20
thread block = 7,2,0
GPGPU-Sim uArch: Shader 226 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2e3d7a70, kernel=0x7c050f20
thread block = 8,2,0
GPGPU-Sim uArch: Shader 227 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2e6d8050, kernel=0x7c050f20
thread block = 9,2,0
GPGPU-Sim uArch: Shader 228 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2e9d8630, kernel=0x7c050f20
thread block = 10,2,0
GPGPU-Sim uArch: Shader 229 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2ecd8c10, kernel=0x7c050f20
thread block = 11,2,0
GPGPU-Sim uArch: Shader 230 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2efd91f0, kernel=0x7c050f20
thread block = 12,2,0
GPGPU-Sim uArch: Shader 231 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2f2d97d0, kernel=0x7c050f20
thread block = 0,3,0
GPGPU-Sim uArch: Shader 232 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2f5d9db0, kernel=0x7c050f20
thread block = 1,3,0
GPGPU-Sim uArch: Shader 233 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2f8da450, kernel=0x7c050f20
thread block = 2,3,0
GPGPU-Sim uArch: Shader 234 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2fbdaa30, kernel=0x7c050f20
thread block = 3,3,0
GPGPU-Sim uArch: Shader 235 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2fedb010, kernel=0x7c050f20
thread block = 4,3,0
GPGPU-Sim uArch: Shader 236 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x301db5f0, kernel=0x7c050f20
thread block = 5,3,0
GPGPU-Sim uArch: Shader 237 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x304dbbd0, kernel=0x7c050f20
thread block = 6,3,0
GPGPU-Sim uArch: Shader 238 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x307dc1b0, kernel=0x7c050f20
thread block = 7,3,0
GPGPU-Sim uArch: Shader 239 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x30adc790, kernel=0x7c050f20
thread block = 8,3,0
GPGPU-Sim uArch: Shader 240 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x30ddcd70, kernel=0x7c050f20
thread block = 9,3,0
GPGPU-Sim uArch: Shader 241 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x310dd410, kernel=0x7c050f20
thread block = 10,3,0
GPGPU-Sim uArch: Shader 242 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x313dd9f0, kernel=0x7c050f20
thread block = 11,3,0
GPGPU-Sim uArch: Shader 243 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x316ddfd0, kernel=0x7c050f20
thread block = 12,3,0
GPGPU-Sim uArch: Shader 244 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x319de5b0, kernel=0x7c050f20
thread block = 0,4,0
GPGPU-Sim uArch: Shader 245 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x31cdeb90, kernel=0x7c050f20
thread block = 1,4,0
GPGPU-Sim uArch: Shader 246 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x31fdf170, kernel=0x7c050f20
thread block = 2,4,0
GPGPU-Sim uArch: Shader 247 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x322df750, kernel=0x7c050f20
thread block = 3,4,0
GPGPU-Sim uArch: Shader 248 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x325dfd30, kernel=0x7c050f20
thread block = 4,4,0
GPGPU-Sim uArch: Shader 249 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x328e03d0, kernel=0x7c050f20
thread block = 5,4,0
GPGPU-Sim uArch: Shader 250 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x32be09b0, kernel=0x7c050f20
thread block = 6,4,0
GPGPU-Sim uArch: Shader 251 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x32ee0f90, kernel=0x7c050f20
thread block = 7,4,0
GPGPU-Sim uArch: Shader 252 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x331e1570, kernel=0x7c050f20
thread block = 8,4,0
GPGPU-Sim uArch: Shader 253 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x334e1b50, kernel=0x7c050f20
thread block = 9,4,0
GPGPU-Sim uArch: Shader 254 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x337e2130, kernel=0x7c050f20
thread block = 10,4,0
GPGPU-Sim uArch: Shader 255 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x33ae2710, kernel=0x7c050f20
thread block = 11,4,0
GPGPU-Sim uArch: Shader 256 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x33de2cf0, kernel=0x7c050f20
thread block = 12,4,0
GPGPU-Sim uArch: Shader 257 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x340e3390, kernel=0x7c050f20
thread block = 0,5,0
GPGPU-Sim uArch: Shader 258 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x343e3970, kernel=0x7c050f20
thread block = 1,5,0
GPGPU-Sim uArch: Shader 259 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x346e3f50, kernel=0x7c050f20
thread block = 2,5,0
GPGPU-Sim uArch: Shader 260 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x349e4530, kernel=0x7c050f20
thread block = 3,5,0
GPGPU-Sim uArch: Shader 261 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x34ce4b10, kernel=0x7c050f20
thread block = 4,5,0
GPGPU-Sim uArch: Shader 262 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x34fe50f0, kernel=0x7c050f20
thread block = 5,5,0
GPGPU-Sim uArch: Shader 263 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x352e56d0, kernel=0x7c050f20
thread block = 6,5,0
GPGPU-Sim uArch: Shader 264 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x355e5cb0, kernel=0x7c050f20
thread block = 7,5,0
GPGPU-Sim uArch: Shader 265 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x358e6350, kernel=0x7c050f20
thread block = 8,5,0
GPGPU-Sim uArch: Shader 266 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x35be6930, kernel=0x7c050f20
thread block = 9,5,0
GPGPU-Sim uArch: Shader 267 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x35ee6f10, kernel=0x7c050f20
thread block = 10,5,0
GPGPU-Sim uArch: Shader 268 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x361e74f0, kernel=0x7c050f20
thread block = 11,5,0
GPGPU-Sim uArch: Shader 269 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x364e7ad0, kernel=0x7c050f20
thread block = 12,5,0
GPGPU-Sim uArch: Shader 270 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x367e80b0, kernel=0x7c050f20
thread block = 0,6,0
GPGPU-Sim uArch: Shader 271 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x36ae8690, kernel=0x7c050f20
thread block = 1,6,0
GPGPU-Sim uArch: Shader 272 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x36de8c70, kernel=0x7c050f20
thread block = 2,6,0
GPGPU-Sim uArch: Shader 273 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x370e9310, kernel=0x7c050f20
thread block = 3,6,0
GPGPU-Sim uArch: Shader 274 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x373e98f0, kernel=0x7c050f20
thread block = 4,6,0
GPGPU-Sim uArch: Shader 275 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x376e9ed0, kernel=0x7c050f20
thread block = 5,6,0
GPGPU-Sim uArch: Shader 276 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x379ea4b0, kernel=0x7c050f20
thread block = 6,6,0
GPGPU-Sim uArch: Shader 277 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x37ceaa90, kernel=0x7c050f20
thread block = 7,6,0
GPGPU-Sim uArch: Shader 278 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x37feb070, kernel=0x7c050f20
thread block = 8,6,0
GPGPU-Sim uArch: Shader 279 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x382eb650, kernel=0x7c050f20
thread block = 9,6,0
GPGPU-Sim uArch: Shader 280 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x385ebc30, kernel=0x7c050f20
thread block = 10,6,0
GPGPU-Sim uArch: Shader 281 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x388ec2d0, kernel=0x7c050f20
thread block = 11,6,0
GPGPU-Sim uArch: Shader 282 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x38bec8b0, kernel=0x7c050f20
thread block = 12,6,0
GPGPU-Sim uArch: Shader 283 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x38eece90, kernel=0x7c050f20
thread block = 0,7,0
GPGPU-Sim uArch: Shader 284 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x391ed470, kernel=0x7c050f20
thread block = 1,7,0
GPGPU-Sim uArch: Shader 285 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x394eda50, kernel=0x7c050f20
thread block = 2,7,0
GPGPU-Sim uArch: Shader 286 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x397ee030, kernel=0x7c050f20
thread block = 3,7,0
GPGPU-Sim uArch: Shader 287 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x39aee610, kernel=0x7c050f20
thread block = 4,7,0
GPGPU-Sim uArch: Shader 288 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x39deebf0, kernel=0x7c050f20
thread block = 5,7,0
GPGPU-Sim uArch: Shader 289 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3a0ef290, kernel=0x7c050f20
thread block = 6,7,0
GPGPU-Sim uArch: Shader 290 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3a3ef870, kernel=0x7c050f20
thread block = 7,7,0
GPGPU-Sim uArch: Shader 291 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3a6efe50, kernel=0x7c050f20
thread block = 8,7,0
GPGPU-Sim uArch: Shader 292 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3a9f0430, kernel=0x7c050f20
thread block = 9,7,0
GPGPU-Sim uArch: Shader 293 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3acf0a10, kernel=0x7c050f20
thread block = 10,7,0
GPGPU-Sim uArch: Shader 294 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3aff0ff0, kernel=0x7c050f20
thread block = 11,7,0
GPGPU-Sim uArch: Shader 295 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3b2f15d0, kernel=0x7c050f20
thread block = 12,7,0
GPGPU-Sim uArch: Shader 296 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3b5f1bb0, kernel=0x7c050f20
thread block = 0,8,0
GPGPU-Sim uArch: Shader 297 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3b8f2250, kernel=0x7c050f20
thread block = 1,8,0
GPGPU-Sim uArch: Shader 298 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3bbf2830, kernel=0x7c050f20
thread block = 2,8,0
GPGPU-Sim uArch: Shader 299 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3bef2e10, kernel=0x7c050f20
thread block = 3,8,0
GPGPU-Sim uArch: Shader 300 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3c1f33f0, kernel=0x7c050f20
thread block = 4,8,0
GPGPU-Sim uArch: Shader 301 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3c4f39d0, kernel=0x7c050f20
thread block = 5,8,0
GPGPU-Sim uArch: Shader 302 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3c7f3fb0, kernel=0x7c050f20
thread block = 6,8,0
GPGPU-Sim uArch: Shader 303 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3caf4590, kernel=0x7c050f20
thread block = 7,8,0
GPGPU-Sim uArch: Shader 304 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3cdf4b70, kernel=0x7c050f20
thread block = 8,8,0
GPGPU-Sim uArch: Shader 305 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d0f5210, kernel=0x7c050f20
thread block = 9,8,0
GPGPU-Sim uArch: Shader 306 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d3f57f0, kernel=0x7c050f20
thread block = 10,8,0
GPGPU-Sim uArch: Shader 307 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d6f5dd0, kernel=0x7c050f20
thread block = 11,8,0
GPGPU-Sim uArch: Shader 308 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d9f63b0, kernel=0x7c050f20
thread block = 12,8,0
GPGPU-Sim uArch: Shader 309 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3dcf6990, kernel=0x7c050f20
thread block = 0,9,0
GPGPU-Sim uArch: Shader 310 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3dff6f70, kernel=0x7c050f20
thread block = 1,9,0
GPGPU-Sim uArch: Shader 311 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3e2f7550, kernel=0x7c050f20
thread block = 2,9,0
GPGPU-Sim uArch: Shader 312 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3e5f7b30, kernel=0x7c050f20
thread block = 3,9,0
GPGPU-Sim uArch: Shader 313 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3e8f81d0, kernel=0x7c050f20
thread block = 4,9,0
GPGPU-Sim uArch: Shader 314 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3ebf87b0, kernel=0x7c050f20
thread block = 5,9,0
GPGPU-Sim uArch: Shader 315 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3eef8d90, kernel=0x7c050f20
thread block = 6,9,0
GPGPU-Sim uArch: Shader 316 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3f1f9370, kernel=0x7c050f20
thread block = 7,9,0
GPGPU-Sim uArch: Shader 317 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3f4f9950, kernel=0x7c050f20
thread block = 8,9,0
GPGPU-Sim uArch: Shader 318 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3f7f9f30, kernel=0x7c050f20
thread block = 9,9,0
GPGPU-Sim uArch: Shader 319 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3fafa510, kernel=0x7c050f20
thread block = 10,9,0
GPGPU-Sim uArch: Shader 320 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3fdfaaf0, kernel=0x7c050f20
thread block = 11,9,0
GPGPU-Sim uArch: Shader 321 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x400fb190, kernel=0x7c050f20
thread block = 12,9,0
GPGPU-Sim uArch: Shader 322 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x403fb770, kernel=0x7c050f20
thread block = 0,10,0
GPGPU-Sim uArch: Shader 323 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x406fbd50, kernel=0x7c050f20
thread block = 1,10,0
GPGPU-Sim uArch: Shader 324 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x409fc330, kernel=0x7c050f20
thread block = 2,10,0
GPGPU-Sim uArch: Shader 325 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x40cfc910, kernel=0x7c050f20
thread block = 3,10,0
GPGPU-Sim uArch: Shader 326 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x40ffcef0, kernel=0x7c050f20
thread block = 4,10,0
GPGPU-Sim uArch: Shader 327 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x412fd4d0, kernel=0x7c050f20
thread block = 5,10,0
GPGPU-Sim uArch: Shader 328 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x415fdab0, kernel=0x7c050f20
thread block = 6,10,0
GPGPU-Sim uArch: Shader 329 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x418fe150, kernel=0x7c050f20
thread block = 7,10,0
GPGPU-Sim uArch: Shader 330 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x41bfe730, kernel=0x7c050f20
thread block = 8,10,0
GPGPU-Sim uArch: Shader 331 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x41efed10, kernel=0x7c050f20
thread block = 9,10,0
GPGPU-Sim uArch: Shader 332 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x421ff2f0, kernel=0x7c050f20
thread block = 10,10,0
GPGPU-Sim uArch: Shader 333 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x424ff8d0, kernel=0x7c050f20
thread block = 11,10,0
GPGPU-Sim uArch: Shader 334 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x427ffeb0, kernel=0x7c050f20
thread block = 12,10,0
GPGPU-Sim uArch: Shader 335 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x42b00490, kernel=0x7c050f20
thread block = 0,11,0
GPGPU-Sim uArch: Shader 336 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x42e00a70, kernel=0x7c050f20
thread block = 1,11,0
GPGPU-Sim uArch: Shader 337 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x43101110, kernel=0x7c050f20
thread block = 2,11,0
GPGPU-Sim uArch: Shader 338 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x434016f0, kernel=0x7c050f20
thread block = 3,11,0
GPGPU-Sim uArch: Shader 339 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x43701cd0, kernel=0x7c050f20
thread block = 4,11,0
GPGPU-Sim uArch: Shader 340 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x43a022b0, kernel=0x7c050f20
thread block = 5,11,0
GPGPU-Sim uArch: Shader 341 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x43d02890, kernel=0x7c050f20
thread block = 6,11,0
GPGPU-Sim uArch: Shader 342 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x44002e70, kernel=0x7c050f20
thread block = 7,11,0
GPGPU-Sim uArch: Shader 343 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x44303450, kernel=0x7c050f20
thread block = 8,11,0
GPGPU-Sim uArch: Shader 344 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x44603a30, kernel=0x7c050f20
thread block = 9,11,0
GPGPU-Sim uArch: Shader 345 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x449040d0, kernel=0x7c050f20
thread block = 10,11,0
GPGPU-Sim uArch: Shader 346 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x44c046b0, kernel=0x7c050f20
thread block = 11,11,0
GPGPU-Sim uArch: Shader 347 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x44f04c90, kernel=0x7c050f20
thread block = 12,11,0
GPGPU-Sim uArch: Shader 348 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x45205270, kernel=0x7c050f20
thread block = 0,12,0
GPGPU-Sim uArch: Shader 349 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x45505850, kernel=0x7c050f20
thread block = 1,12,0
GPGPU-Sim uArch: Shader 350 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x45805e30, kernel=0x7c050f20
thread block = 2,12,0
GPGPU-Sim uArch: Shader 351 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x45b06410, kernel=0x7c050f20
thread block = 3,12,0
GPGPU-Sim uArch: Shader 352 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x45e069f0, kernel=0x7c050f20
thread block = 4,12,0
GPGPU-Sim uArch: Shader 353 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x46107090, kernel=0x7c050f20
thread block = 5,12,0
GPGPU-Sim uArch: Shader 354 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x46407670, kernel=0x7c050f20
thread block = 6,12,0
GPGPU-Sim uArch: Shader 355 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x46707c50, kernel=0x7c050f20
thread block = 7,12,0
GPGPU-Sim uArch: Shader 356 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x46a08230, kernel=0x7c050f20
thread block = 8,12,0
GPGPU-Sim uArch: Shader 357 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x46d08810, kernel=0x7c050f20
thread block = 9,12,0
GPGPU-Sim uArch: Shader 358 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x47008df0, kernel=0x7c050f20
thread block = 10,12,0
GPGPU-Sim uArch: Shader 359 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x473093d0, kernel=0x7c050f20
thread block = 11,12,0
GPGPU-Sim uArch: Shader 360 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x476099b0, kernel=0x7c050f20
thread block = 12,12,0
Destroy streams for kernel 4: size 0
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 4 
gpu_sim_cycle = 7612
gpu_sim_insn = 1244684
gpu_ipc =     163.5160
gpu_tot_sim_cycle = 27170
gpu_tot_sim_insn = 2514760
gpu_tot_ipc =      92.5565
gpu_tot_issued_cta = 342
gpu_occupancy = 9.7350% 
gpu_tot_occupancy = 10.2360% 
max_total_param_size = 0
gpu_stall_dramfull = 7182
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.9477
partiton_level_parallism_total  =       2.5219
partiton_level_parallism_util =      22.0633
partiton_level_parallism_util_total  =      17.5420
L2_BW  =     179.2260 GB/Sec
L2_BW_total  =      91.3519 GB/Sec
gpu_total_sim_rate=2352

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 421, Miss = 416, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 98
	L1D_cache_core[1]: Access = 3320, Miss = 1199, Miss_rate = 0.361, Pending_hits = 1713, Reservation_fails = 394
	L1D_cache_core[2]: Access = 3224, Miss = 1178, Miss_rate = 0.365, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[3]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 321
	L1D_cache_core[4]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[5]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[6]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[7]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[8]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[9]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[10]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[11]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[12]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[13]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[14]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[15]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[16]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[17]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 280
	L1D_cache_core[18]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[19]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[20]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 700
	L1D_cache_core[21]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 322
	L1D_cache_core[22]: Access = 368, Miss = 137, Miss_rate = 0.372, Pending_hits = 201, Reservation_fails = 26
	L1D_cache_core[23]: Access = 419, Miss = 414, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 132
	L1D_cache_core[24]: Access = 3848, Miss = 1463, Miss_rate = 0.380, Pending_hits = 1849, Reservation_fails = 735
	L1D_cache_core[25]: Access = 3719, Miss = 1429, Miss_rate = 0.384, Pending_hits = 1820, Reservation_fails = 750
	L1D_cache_core[26]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 721
	L1D_cache_core[27]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 708
	L1D_cache_core[28]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 1081
	L1D_cache_core[29]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 914
	L1D_cache_core[30]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 741
	L1D_cache_core[31]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1022
	L1D_cache_core[32]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 741
	L1D_cache_core[33]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 863
	L1D_cache_core[34]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 887
	L1D_cache_core[35]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 801
	L1D_cache_core[36]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 833
	L1D_cache_core[37]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 801
	L1D_cache_core[38]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 2687
	L1D_cache_core[39]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 875
	L1D_cache_core[40]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 845
	L1D_cache_core[41]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 1155
	L1D_cache_core[42]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 815
	L1D_cache_core[43]: Access = 3476, Miss = 1342, Miss_rate = 0.386, Pending_hits = 1820, Reservation_fails = 843
	L1D_cache_core[44]: Access = 3400, Miss = 1296, Miss_rate = 0.381, Pending_hits = 1848, Reservation_fails = 745
	L1D_cache_core[45]: Access = 373, Miss = 142, Miss_rate = 0.381, Pending_hits = 203, Reservation_fails = 72
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 143616
	L1D_total_cache_misses = 55233
	L1D_total_cache_miss_rate = 0.3846
	L1D_total_cache_pending_hits = 74684
	L1D_total_cache_reservation_fails = 26196
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 74684
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13286
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 20052
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 169709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 48591

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1218
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24978
ctas_completed 342, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 
distro:
90, 90, 90, 45, 
gpgpu_n_tot_thrd_icount = 2806592
gpgpu_n_tot_w_icount = 87706
gpgpu_n_stall_shd_mem = 61892
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 19928
gpgpu_n_mem_write_global = 48591
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 259159
gpgpu_n_store_insn = 86524
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 57392
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4500
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:60486	W0_Idle:1544218	W0_Scoreboard:1432029	W1:148	W2:178	W3:0	W4:104	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:62	W15:45	W16:468	W17:1	W18:1	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:74074
single_issue_nums: WS0:22162	WS1:21902	WS2:21902	WS3:21740	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 159424 {8:19928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1943640 {40:48591,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 797120 {40:19928,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 388728 {8:48591,}
maxmflatency = 1566 
max_icnt2mem_latency = 847 
maxmrqlatency = 57 
max_icnt2sh_latency = 823 
averagemflatency = 624 
avg_icnt2mem_latency = 207 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 228 
mrq_lat_table:2122 	1465 	999 	644 	339 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2788 	21892 	38725 	5114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2424 	8225 	11094 	21727 	24579 	470 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2629 	2062 	2687 	3850 	5399 	9646 	14314 	22603 	5329 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	6 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5406      5411      5560      5360      5414      5398         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5544      5397      5443      5447      5410      5365         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5409      5414      5463      5382      5376      5703         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5386      5415      5370      5458      5707      5386         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5535      5389      5409      5378      5395      5390         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5402      5543      5386      5422      5391      5386         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5417      5406      5442      5403      5402      5365         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5394      5465      5369      5358      5374      5699         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5398      5386      5454      5543      5377      5368         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5512      5403      5373      5361      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5398      5387      5373      5362      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5401      5434      5402      5356      5369         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5527      5395      5372      5423      5422      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5407      5442      5414      5361      5377      5366         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5519      5394      5406      5450      5803      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5393      5552      5471      5413      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5402      5410      5365      5406      5398      5690         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5386      5390      5430      5387      5394      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5409      5417      5386      5374      5358      5370         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5386      5394      5470      5446      5698      5394         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5418      5406      5383      5438      5378      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5523      5385      5442      5399      5360      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5457      5398      5423      5418      5611      5369         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5397      5540      5364      5373      5379      5687         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5395      5543      5544      5377      5361      5373         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5407      5402      5366      5438      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5391      5539      5368      5357      5398      5394         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5406      5403      5451      5422      5414      5373         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5531      5462      5365      5386      5361      5399         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5403      5414      5413      5376      5382      5372         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5386      5527      5406      5356      5819      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5660      5386      5478      5399      5362      5390         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9376      9819      7686      7648      8381      7961    none      none      none      none      none      none      none      none      none      none  
dram[1]:      10540      8723      6687      7037      7249      6965    none      none      none      none      none      none      none      none      none      none  
dram[2]:       7674      9817      7303      7366      7024      7827    none      none      none      none      none      none      none      none      none      none  
dram[3]:       9050      9770      7579      7189      7510      7163    none      none      none      none      none      none      none      none      none      none  
dram[4]:      10573      8669      7974      8375      8111      8362    none      none      none      none      none      none      none      none      none      none  
dram[5]:       9050     10187      7030      6578      6658      6624    none      none      none      none      none      none      none      none      none      none  
dram[6]:       9073      9391      8384      9268      8118      8261    none      none      none      none      none      none      none      none      none      none  
dram[7]:       9793      9858      7805      9086      8306      8295    none      none      none      none      none      none      none      none      none      none  
dram[8]:      10025      7498      7646      7896      7304      7343    none      none      none      none      none      none      none      none      none      none  
dram[9]:       9876     10810      8166      8690      7753      8291    none      none      none      none      none      none      none      none      none      none  
dram[10]:       9937      7180      7761      8001      7555      7485    none      none      none      none      none      none      none      none      none      none  
dram[11]:       8651     10028      7872      8172      7731      7852    none      none      none      none      none      none      none      none      none      none  
dram[12]:      10219      8011      6631      6892      6995      6718    none      none      none      none      none      none      none      none      none      none  
dram[13]:      10008      9208      7400      7555      7722      7612    none      none      none      none      none      none      none      none      none      none  
dram[14]:      10767     10222      7047      7180      7495      7322    none      none      none      none      none      none      none      none      none      none  
dram[15]:       8492     10576      6946      6869      6879      6754    none      none      none      none      none      none      none      none      none      none  
dram[16]:       9400      8729      7657      7299      7586      7565    none      none      none      none      none      none      none      none      none      none  
dram[17]:       9538      9313      7156      7565      7328      7121    none      none      none      none      none      none      none      none      none      none  
dram[18]:       9160      8704      7476      7492      7295      7063    none      none      none      none      none      none      none      none      none      none  
dram[19]:       9982      9963      7595      7297      7712      7023    none      none      none      none      none      none      none      none      none      none  
dram[20]:       8997     10206      7844      7788      7008      7746    none      none      none      none      none      none      none      none      none      none  
dram[21]:      11950      8599      7852      7134      6935      6935    none      none      none      none      none      none      none      none      none      none  
dram[22]:       9109      8602      8334      7633      7809      7947    none      none      none      none      none      none      none      none      none      none  
dram[23]:       9185     10251      7372      7711      6960      7418    none      none      none      none      none      none      none      none      none      none  
dram[24]:       8938     10687      7686      7494      7305      7048    none      none      none      none      none      none      none      none      none      none  
dram[25]:       9184     10189      7594      7315      7091      7532    none      none      none      none      none      none      none      none      none      none  
dram[26]:       8349     10579      7283      7153      6706      7200    none      none      none      none      none      none      none      none      none      none  
dram[27]:       9176     10267      7731      8105      7684      8065    none      none      none      none      none      none      none      none      none      none  
dram[28]:      10287      9010      7847      7371      7112      7251    none      none      none      none      none      none      none      none      none      none  
dram[29]:       9411      8421      8153      8367      8376      8101    none      none      none      none      none      none      none      none      none      none  
dram[30]:       9741     11069      7512      7256      7306      7117    none      none      none      none      none      none      none      none      none      none  
dram[31]:      12209      7976      8633      7852      7575      7884    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        568       527      1294      1351      1394      1347         0         0         0         0         0         0         0         0         0         0
dram[1]:        497       466      1212      1261      1381      1328         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       519      1477      1434      1190      1249         0         0         0         0         0         0         0         0         0         0
dram[3]:        508       596      1218      1296      1353      1243         0         0         0         0         0         0         0         0         0         0
dram[4]:        480       581      1296      1297      1486      1449         0         0         0         0         0         0         0         0         0         0
dram[5]:        496       498      1212      1164      1210      1345         0         0         0         0         0         0         0         0         0         0
dram[6]:        491       497      1194      1198      1214      1247         0         0         0         0         0         0         0         0         0         0
dram[7]:        589       515      1217      1192      1256      1239         0         0         0         0         0         0         0         0         0         0
dram[8]:        591       340      1556      1517      1555      1534         0         0         0         0         0         0         0         0         0         0
dram[9]:        452       713      1466      1237      1223      1241         0         0         0         0         0         0         0         0         0         0
dram[10]:        613       332      1233      1272      1312      1262         0         0         0         0         0         0         0         0         0         0
dram[11]:        478       704      1488      1501      1551      1566         0         0         0         0         0         0         0         0         0         0
dram[12]:        475       349      1298      1334      1312      1330         0         0         0         0         0         0         0         0         0         0
dram[13]:        610       400      1136      1171      1289      1286         0         0         0         0         0         0         0         0         0         0
dram[14]:        580       596      1156      1283      1452      1373         0         0         0         0         0         0         0         0         0         0
dram[15]:        456       511      1213      1149      1137      1148         0         0         0         0         0         0         0         0         0         0
dram[16]:        511       372      1258      1341      1411      1315         0         0         0         0         0         0         0         0         0         0
dram[17]:        500       498      1232      1260      1274      1281         0         0         0         0         0         0         0         0         0         0
dram[18]:        533       382      1382      1387      1373      1393         0         0         0         0         0         0         0         0         0         0
dram[19]:        570       583      1219      1275      1244      1336         0         0         0         0         0         0         0         0         0         0
dram[20]:        506       593      1228      1251      1367      1275         0         0         0         0         0         0         0         0         0         0
dram[21]:        740       459      1357      1308      1266      1352         0         0         0         0         0         0         0         0         0         0
dram[22]:        394       481      1255      1310      1282      1300         0         0         0         0         0         0         0         0         0         0
dram[23]:        586       496      1205      1383      1412      1168         0         0         0         0         0         0         0         0         0         0
dram[24]:        447       510      1233      1221      1200      1278         0         0         0         0         0         0         0         0         0         0
dram[25]:        501       593      1177      1260      1272      1257         0         0         0         0         0         0         0         0         0         0
dram[26]:        382       508      1263      1264      1365      1245         0         0         0         0         0         0         0         0         0         0
dram[27]:        502       604      1357      1409      1398      1438         0         0         0         0         0         0         0         0         0         0
dram[28]:        495       408      1404      1228      1187      1213         0         0         0         0         0         0         0         0         0         0
dram[29]:        602       383      1278      1449      1323      1324         0         0         0         0         0         0         0         0         0         0
dram[30]:        605       626      1366      1453      1427      1422         0         0         0         0         0         0         0         0         0         0
dram[31]:        607       390      1344      1298      1430      1276         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20220 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008627
n_activity=398 dram_eff=0.4422
bk0: 3a 20389i bk1: 3a 20389i bk2: 41a 20373i bk3: 49a 20355i bk4: 40a 20352i bk5: 40a 20341i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.392045
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564315 

BW Util details:
bwutil = 0.008627 
total_CMD = 20401 
util_bw = 176 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 20156 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20220 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008627 
Either_Row_CoL_Bus_Util = 0.008872 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.005525 
queue_avg = 0.021813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0218127
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20223 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008431
n_activity=371 dram_eff=0.4636
bk0: 1a 20389i bk1: 3a 20389i bk2: 40a 20378i bk3: 48a 20359i bk4: 40a 20360i bk5: 40a 20325i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568465
Bank_Level_Parallism_Col = 1.576271
Bank_Level_Parallism_Ready = 1.459302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576271 

BW Util details:
bwutil = 0.008431 
total_CMD = 20401 
util_bw = 172 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 20160 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20223 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008431 
Either_Row_CoL_Bus_Util = 0.008725 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.019901
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20220 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008578
n_activity=353 dram_eff=0.4958
bk0: 3a 20389i bk1: 3a 20389i bk2: 40a 20371i bk3: 49a 20360i bk4: 40a 20361i bk5: 40a 20325i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.700441
Bank_Level_Parallism_Col = 1.704036
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.704036 

BW Util details:
bwutil = 0.008578 
total_CMD = 20401 
util_bw = 175 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 20174 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20220 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008578 
Either_Row_CoL_Bus_Util = 0.008872 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0311259
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20220 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008627
n_activity=416 dram_eff=0.4231
bk0: 2a 20389i bk1: 3a 20389i bk2: 43a 20373i bk3: 48a 20359i bk4: 40a 20346i bk5: 40a 20340i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550201
Bank_Level_Parallism_Col = 1.557377
Bank_Level_Parallism_Ready = 1.448864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557377 

BW Util details:
bwutil = 0.008627 
total_CMD = 20401 
util_bw = 176 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 20152 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20220 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008627 
Either_Row_CoL_Bus_Util = 0.008872 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.005525 
queue_avg = 0.034655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0346552
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20222 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008529
n_activity=340 dram_eff=0.5118
bk0: 1a 20389i bk1: 4a 20387i bk2: 41a 20366i bk3: 48a 20354i bk4: 40a 20353i bk5: 40a 20330i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.691983
Bank_Level_Parallism_Col = 1.688034
Bank_Level_Parallism_Ready = 1.465517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.688034 

BW Util details:
bwutil = 0.008529 
total_CMD = 20401 
util_bw = 174 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 20164 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20222 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008529 
Either_Row_CoL_Bus_Util = 0.008774 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.005587 
queue_avg = 0.016470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0164698
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20221 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008578
n_activity=367 dram_eff=0.4768
bk0: 2a 20389i bk1: 1a 20389i bk2: 42a 20374i bk3: 50a 20351i bk4: 40a 20351i bk5: 40a 20344i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.008578 
total_CMD = 20401 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 20156 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20221 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008578 
Either_Row_CoL_Bus_Util = 0.008823 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.005556 
queue_avg = 0.020440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0204402
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20221 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008529
n_activity=357 dram_eff=0.4874
bk0: 2a 20389i bk1: 2a 20389i bk2: 41a 20371i bk3: 49a 20356i bk4: 40a 20352i bk5: 40a 20330i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617284
Bank_Level_Parallism_Col = 1.610879
Bank_Level_Parallism_Ready = 1.471264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.610879 

BW Util details:
bwutil = 0.008529 
total_CMD = 20401 
util_bw = 174 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 20158 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20221 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008529 
Either_Row_CoL_Bus_Util = 0.008823 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0361747
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20221 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008578
n_activity=382 dram_eff=0.4581
bk0: 5a 20389i bk1: 2a 20389i bk2: 40a 20373i bk3: 48a 20361i bk4: 40a 20354i bk5: 40a 20329i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.656652
Bank_Level_Parallism_Col = 1.659389
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.659389 

BW Util details:
bwutil = 0.008578 
total_CMD = 20401 
util_bw = 175 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 20168 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20221 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008578 
Either_Row_CoL_Bus_Util = 0.008823 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.005556 
queue_avg = 0.051664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0516641
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20220 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008578
n_activity=467 dram_eff=0.3747
bk0: 4a 20389i bk1: 1a 20389i bk2: 41a 20378i bk3: 49a 20357i bk4: 40a 20350i bk5: 40a 20345i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462745
Bank_Level_Parallism_Col = 1.462151
Bank_Level_Parallism_Ready = 1.348571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462151 

BW Util details:
bwutil = 0.008578 
total_CMD = 20401 
util_bw = 175 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 20146 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20220 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008578 
Either_Row_CoL_Bus_Util = 0.008872 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0246557
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20220 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008578
n_activity=437 dram_eff=0.4005
bk0: 1a 20389i bk1: 4a 20388i bk2: 42a 20373i bk3: 48a 20356i bk4: 40a 20360i bk5: 40a 20330i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533864
Bank_Level_Parallism_Col = 1.534413
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530364 

BW Util details:
bwutil = 0.008578 
total_CMD = 20401 
util_bw = 175 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 20150 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20220 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008578 
Either_Row_CoL_Bus_Util = 0.008872 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0111759
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20221 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008529
n_activity=417 dram_eff=0.4173
bk0: 4a 20389i bk1: 1a 20389i bk2: 40a 20374i bk3: 49a 20355i bk4: 40a 20353i bk5: 40a 20341i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592437
Bank_Level_Parallism_Col = 1.587234
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587234 

BW Util details:
bwutil = 0.008529 
total_CMD = 20401 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 20163 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20221 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008529 
Either_Row_CoL_Bus_Util = 0.008823 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00813686
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20223 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00848
n_activity=451 dram_eff=0.3836
bk0: 1a 20389i bk1: 4a 20388i bk2: 40a 20379i bk3: 48a 20361i bk4: 40a 20359i bk5: 40a 20340i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.390805
Bank_Level_Parallism_Col = 1.389105
Bank_Level_Parallism_Ready = 1.346821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389105 

BW Util details:
bwutil = 0.008480 
total_CMD = 20401 
util_bw = 173 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 20140 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20223 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008480 
Either_Row_CoL_Bus_Util = 0.008725 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.005618 
queue_avg = 0.011372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.011372
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20231 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008039
n_activity=380 dram_eff=0.4316
bk0: 1a 20389i bk1: 2a 20388i bk2: 41a 20376i bk3: 40a 20371i bk4: 40a 20368i bk5: 40a 20335i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429167
Bank_Level_Parallism_Col = 1.419492
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419492 

BW Util details:
bwutil = 0.008039 
total_CMD = 20401 
util_bw = 164 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 20161 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20231 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008039 
Either_Row_CoL_Bus_Util = 0.008333 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0205382
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20229 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008186
n_activity=371 dram_eff=0.4501
bk0: 4a 20389i bk1: 2a 20389i bk2: 41a 20374i bk3: 40a 20373i bk4: 40a 20354i bk5: 40a 20345i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551111
Bank_Level_Parallism_Col = 1.545045
Bank_Level_Parallism_Ready = 1.347305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545045 

BW Util details:
bwutil = 0.008186 
total_CMD = 20401 
util_bw = 167 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 20176 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20229 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008186 
Either_Row_CoL_Bus_Util = 0.008431 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.005814 
queue_avg = 0.008872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00887211
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20228 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008284
n_activity=372 dram_eff=0.4543
bk0: 2a 20388i bk1: 4a 20388i bk2: 42a 20368i bk3: 41a 20363i bk4: 40a 20345i bk5: 40a 20331i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.704348
Bank_Level_Parallism_Col = 1.707965
Bank_Level_Parallism_Ready = 1.443787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.707965 

BW Util details:
bwutil = 0.008284 
total_CMD = 20401 
util_bw = 169 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 20171 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20228 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008284 
Either_Row_CoL_Bus_Util = 0.008480 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.011561 
queue_avg = 0.028332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0283319
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20230 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008088
n_activity=415 dram_eff=0.3976
bk0: 2a 20389i bk1: 1a 20389i bk2: 40a 20373i bk3: 42a 20357i bk4: 40a 20351i bk5: 40a 20335i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.539419
Bank_Level_Parallism_Ready = 1.442424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539419 

BW Util details:
bwutil = 0.008088 
total_CMD = 20401 
util_bw = 165 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 20154 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20230 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008088 
Either_Row_CoL_Bus_Util = 0.008382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0244106
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20221 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008529
n_activity=341 dram_eff=0.5103
bk0: 3a 20389i bk1: 2a 20389i bk2: 41a 20370i bk3: 48a 20370i bk4: 40a 20358i bk5: 40a 20320i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.648069
Bank_Level_Parallism_Col = 1.650655
Bank_Level_Parallism_Ready = 1.431034
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.650655 

BW Util details:
bwutil = 0.008529 
total_CMD = 20401 
util_bw = 174 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 20168 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20221 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008529 
Either_Row_CoL_Bus_Util = 0.008823 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0391157
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20219 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008627
n_activity=316 dram_eff=0.557
bk0: 3a 20389i bk1: 3a 20386i bk2: 40a 20366i bk3: 50a 20356i bk4: 40a 20344i bk5: 40a 20337i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803571
Bank_Level_Parallism_Col = 1.778280
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.778280 

BW Util details:
bwutil = 0.008627 
total_CMD = 20401 
util_bw = 176 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 20177 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20219 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008627 
Either_Row_CoL_Bus_Util = 0.008921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0218617
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20223 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008529
n_activity=317 dram_eff=0.5489
bk0: 3a 20389i bk1: 2a 20389i bk2: 40a 20371i bk3: 49a 20355i bk4: 40a 20347i bk5: 40a 20331i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.768889
Bank_Level_Parallism_Col = 1.757848
Bank_Level_Parallism_Ready = 1.482759
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.757848 

BW Util details:
bwutil = 0.008529 
total_CMD = 20401 
util_bw = 174 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 20176 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20223 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008529 
Either_Row_CoL_Bus_Util = 0.008725 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.011236 
queue_avg = 0.015293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0152934
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20219 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008676
n_activity=390 dram_eff=0.4538
bk0: 3a 20389i bk1: 3a 20389i bk2: 43a 20369i bk3: 48a 20367i bk4: 40a 20353i bk5: 40a 20313i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693277
Bank_Level_Parallism_Col = 1.696581
Bank_Level_Parallism_Ready = 1.508475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.696581 

BW Util details:
bwutil = 0.008676 
total_CMD = 20401 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 20163 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20219 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008676 
Either_Row_CoL_Bus_Util = 0.008921 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.005495 
queue_avg = 0.022156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0221558
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20211 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009019
n_activity=406 dram_eff=0.4532
bk0: 2a 20388i bk1: 5a 20389i bk2: 41a 20374i bk3: 48a 20361i bk4: 48a 20348i bk5: 40a 20330i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562500
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.413043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.009019 
total_CMD = 20401 
util_bw = 184 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 20145 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20211 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.009019 
Either_Row_CoL_Bus_Util = 0.009313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0239204
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20217 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008725
n_activity=491 dram_eff=0.3625
bk0: 2a 20389i bk1: 2a 20389i bk2: 42a 20377i bk3: 50a 20360i bk4: 42a 20358i bk5: 40a 20346i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387833
Bank_Level_Parallism_Col = 1.391473
Bank_Level_Parallism_Ready = 1.280899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391473 

BW Util details:
bwutil = 0.008725 
total_CMD = 20401 
util_bw = 178 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 20138 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20217 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008725 
Either_Row_CoL_Bus_Util = 0.009019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0176462
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20215 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008823
n_activity=445 dram_eff=0.4045
bk0: 1a 20389i bk1: 2a 20389i bk2: 41a 20378i bk3: 48a 20359i bk4: 48a 20350i bk5: 40a 20327i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595142
Bank_Level_Parallism_Col = 1.603306
Bank_Level_Parallism_Ready = 1.450000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603306 

BW Util details:
bwutil = 0.008823 
total_CMD = 20401 
util_bw = 180 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 20154 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20215 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008823 
Either_Row_CoL_Bus_Util = 0.009117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0231361
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20215 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008872
n_activity=443 dram_eff=0.4086
bk0: 4a 20388i bk1: 1a 20389i bk2: 40a 20381i bk3: 48a 20362i bk4: 48a 20355i bk5: 40a 20322i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604938
Bank_Level_Parallism_Col = 1.606695
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606695 

BW Util details:
bwutil = 0.008872 
total_CMD = 20401 
util_bw = 181 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 20158 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20215 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008872 
Either_Row_CoL_Bus_Util = 0.009117 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.005376 
queue_avg = 0.042302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0423018
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20215 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008872
n_activity=355 dram_eff=0.5099
bk0: 2a 20389i bk1: 1a 20389i bk2: 41a 20372i bk3: 49a 20369i bk4: 48a 20347i bk5: 40a 20328i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665254
Bank_Level_Parallism_Col = 1.652361
Bank_Level_Parallism_Ready = 1.497238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.652361 

BW Util details:
bwutil = 0.008872 
total_CMD = 20401 
util_bw = 181 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 20165 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20215 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008872 
Either_Row_CoL_Bus_Util = 0.009117 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.005376 
queue_avg = 0.017058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.017058
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20213 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00897
n_activity=385 dram_eff=0.4753
bk0: 2a 20389i bk1: 4a 20389i bk2: 41a 20380i bk3: 48a 20366i bk4: 48a 20339i bk5: 40a 20335i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509652
Bank_Level_Parallism_Col = 1.509804
Bank_Level_Parallism_Ready = 1.382514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509804 

BW Util details:
bwutil = 0.008970 
total_CMD = 20401 
util_bw = 183 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 20142 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20213 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008970 
Either_Row_CoL_Bus_Util = 0.009215 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.005319 
queue_avg = 0.022450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0224499
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20214 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008872
n_activity=393 dram_eff=0.4606
bk0: 2a 20389i bk1: 1a 20389i bk2: 41a 20372i bk3: 49a 20366i bk4: 48a 20351i bk5: 40a 20329i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589431
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.008872 
total_CMD = 20401 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 20155 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20214 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008872 
Either_Row_CoL_Bus_Util = 0.009166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0144111
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20213 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008921
n_activity=387 dram_eff=0.4703
bk0: 2a 20388i bk1: 4a 20388i bk2: 40a 20367i bk3: 48a 20361i bk4: 48a 20328i bk5: 40a 20344i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654619
Bank_Level_Parallism_Col = 1.653061
Bank_Level_Parallism_Ready = 1.472528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.653061 

BW Util details:
bwutil = 0.008921 
total_CMD = 20401 
util_bw = 182 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 20152 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20213 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008921 
Either_Row_CoL_Bus_Util = 0.009215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0174011
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20214 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008872
n_activity=445 dram_eff=0.4067
bk0: 1a 20389i bk1: 2a 20388i bk2: 41a 20378i bk3: 49a 20373i bk4: 48a 20348i bk5: 40a 20334i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466926
Bank_Level_Parallism_Col = 1.472222
Bank_Level_Parallism_Ready = 1.436464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472222 

BW Util details:
bwutil = 0.008872 
total_CMD = 20401 
util_bw = 181 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 20144 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20214 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008872 
Either_Row_CoL_Bus_Util = 0.009166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0129896
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20213 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008921
n_activity=402 dram_eff=0.4527
bk0: 4a 20388i bk1: 1a 20387i bk2: 41a 20371i bk3: 48a 20365i bk4: 48a 20347i bk5: 40a 20346i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580247
Bank_Level_Parallism_Col = 1.560166
Bank_Level_Parallism_Ready = 1.302198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.008921 
total_CMD = 20401 
util_bw = 182 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 20158 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20213 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008921 
Either_Row_CoL_Bus_Util = 0.009215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0117151
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20208 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009166
n_activity=391 dram_eff=0.4783
bk0: 4a 20388i bk1: 5a 20386i bk2: 42a 20377i bk3: 48a 20361i bk4: 48a 20341i bk5: 40a 20325i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571970
Bank_Level_Parallism_Col = 1.585271
Bank_Level_Parallism_Ready = 1.422460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585271 

BW Util details:
bwutil = 0.009166 
total_CMD = 20401 
util_bw = 187 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 20137 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20208 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.009166 
Either_Row_CoL_Bus_Util = 0.009460 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0504877
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20401 n_nop=20214 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008872
n_activity=445 dram_eff=0.4067
bk0: 1a 20389i bk1: 2a 20389i bk2: 40a 20364i bk3: 50a 20369i bk4: 48a 20363i bk5: 40a 20355i bk6: 0a 20401i bk7: 0a 20401i bk8: 0a 20401i bk9: 0a 20401i bk10: 0a 20401i bk11: 0a 20401i bk12: 0a 20401i bk13: 0a 20401i bk14: 0a 20401i bk15: 0a 20401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443548
Bank_Level_Parallism_Col = 1.448560
Bank_Level_Parallism_Ready = 1.276243
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432099 

BW Util details:
bwutil = 0.008872 
total_CMD = 20401 
util_bw = 181 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 20153 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20401 
n_nop = 20214 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000294 
CoL_Bus_Util = 0.008872 
Either_Row_CoL_Bus_Util = 0.009166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0106858

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 10, Reservation_fails = 323
L2_cache_bank[1]: Access = 1124, Miss = 96, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 246
L2_cache_bank[2]: Access = 976, Miss = 84, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 239
L2_cache_bank[3]: Access = 1068, Miss = 92, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[4]: Access = 990, Miss = 86, Miss_rate = 0.087, Pending_hits = 9, Reservation_fails = 196
L2_cache_bank[5]: Access = 1124, Miss = 96, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 231
L2_cache_bank[6]: Access = 1060, Miss = 90, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 343
L2_cache_bank[7]: Access = 1096, Miss = 94, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 216
L2_cache_bank[8]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 335
L2_cache_bank[9]: Access = 1120, Miss = 92, Miss_rate = 0.082, Pending_hits = 6, Reservation_fails = 263
L2_cache_bank[10]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 254
L2_cache_bank[11]: Access = 1124, Miss = 96, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[12]: Access = 976, Miss = 84, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 204
L2_cache_bank[13]: Access = 1228, Miss = 96, Miss_rate = 0.078, Pending_hits = 10, Reservation_fails = 219
L2_cache_bank[14]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 357
L2_cache_bank[15]: Access = 1228, Miss = 96, Miss_rate = 0.078, Pending_hits = 12, Reservation_fails = 180
L2_cache_bank[16]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 10, Reservation_fails = 350
L2_cache_bank[17]: Access = 1108, Miss = 94, Miss_rate = 0.085, Pending_hits = 25, Reservation_fails = 629
L2_cache_bank[18]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 449
L2_cache_bank[19]: Access = 1167, Miss = 94, Miss_rate = 0.081, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[20]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[21]: Access = 1082, Miss = 92, Miss_rate = 0.085, Pending_hits = 21, Reservation_fails = 572
L2_cache_bank[22]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 339
L2_cache_bank[23]: Access = 1080, Miss = 92, Miss_rate = 0.085, Pending_hits = 27, Reservation_fails = 790
L2_cache_bank[24]: Access = 976, Miss = 84, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 233
L2_cache_bank[25]: Access = 976, Miss = 84, Miss_rate = 0.086, Pending_hits = 3, Reservation_fails = 121
L2_cache_bank[26]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 330
L2_cache_bank[27]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 7, Reservation_fails = 107
L2_cache_bank[28]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 10, Reservation_fails = 349
L2_cache_bank[29]: Access = 1060, Miss = 90, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 331
L2_cache_bank[30]: Access = 976, Miss = 84, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 246
L2_cache_bank[31]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 352
L2_cache_bank[32]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[33]: Access = 1096, Miss = 94, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 211
L2_cache_bank[34]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 7, Reservation_fails = 203
L2_cache_bank[35]: Access = 1124, Miss = 96, Miss_rate = 0.085, Pending_hits = 11, Reservation_fails = 246
L2_cache_bank[36]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 231
L2_cache_bank[37]: Access = 1096, Miss = 94, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 197
L2_cache_bank[38]: Access = 1060, Miss = 90, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 331
L2_cache_bank[39]: Access = 1124, Miss = 96, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 239
L2_cache_bank[40]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[41]: Access = 1172, Miss = 104, Miss_rate = 0.089, Pending_hits = 7, Reservation_fails = 204
L2_cache_bank[42]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 8, Reservation_fails = 97
L2_cache_bank[43]: Access = 1164, Miss = 100, Miss_rate = 0.086, Pending_hits = 12, Reservation_fails = 479
L2_cache_bank[44]: Access = 976, Miss = 84, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[45]: Access = 1136, Miss = 100, Miss_rate = 0.088, Pending_hits = 10, Reservation_fails = 239
L2_cache_bank[46]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 343
L2_cache_bank[47]: Access = 1116, Miss = 100, Miss_rate = 0.090, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[48]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 256
L2_cache_bank[49]: Access = 1160, Miss = 100, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 211
L2_cache_bank[50]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 11, Reservation_fails = 233
L2_cache_bank[51]: Access = 1188, Miss = 102, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 336
L2_cache_bank[52]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 259
L2_cache_bank[53]: Access = 1160, Miss = 100, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[54]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 226
L2_cache_bank[55]: Access = 1188, Miss = 102, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 340
L2_cache_bank[56]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 369
L2_cache_bank[57]: Access = 1160, Miss = 100, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 102
L2_cache_bank[58]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 341
L2_cache_bank[59]: Access = 1160, Miss = 100, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 122
L2_cache_bank[60]: Access = 1060, Miss = 90, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[61]: Access = 1272, Miss = 108, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 324
L2_cache_bank[62]: Access = 976, Miss = 84, Miss_rate = 0.086, Pending_hits = 5, Reservation_fails = 92
L2_cache_bank[63]: Access = 1188, Miss = 102, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 68519
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0853
L2_total_cache_pending_hits = 610
L2_total_cache_reservation_fails = 17911
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13677
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 610
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20538
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 48591
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17911
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=68519
icnt_total_pkts_simt_to_mem=68519
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 68519
Req_Network_cycles = 27170
Req_Network_injected_packets_per_cycle =       2.5219 
Req_Network_conflicts_per_cycle =       0.4675
Req_Network_conflicts_per_cycle_util =       3.3228
Req_Bank_Level_Parallism =      17.9228
Req_Network_in_buffer_full_per_cycle =       0.0940
Req_Network_in_buffer_avg_util =       5.2898
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0764

Reply_Network_injected_packets_num = 68519
Reply_Network_cycles = 27170
Reply_Network_injected_packets_per_cycle =        2.5219
Reply_Network_conflicts_per_cycle =        7.3349
Reply_Network_conflicts_per_cycle_util =      38.0470
Reply_Bank_Level_Parallism =      13.0811
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       8.9033
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0315
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 49 sec (1069 sec)
gpgpu_simulation_rate = 2352 (inst/sec)
gpgpu_simulation_rate = 25 (cycle/sec)
gpgpu_silicon_slowdown = 45280000x
Processing kernel ./traces/kernel-5.traceg
-kernel name = _Z4Fan1PfS_ii
-kernel id = 5
-grid dim = (2,1,1)
-block dim = (128,1,1)
-shmem = 0
-nregs = 15
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-5.traceg
GPGPU-Sim uArch: Shader 368 bind to kernel 5 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x48e0c970, kernel=0x7c21abb0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 369 bind to kernel 5 '_Z4Fan1PfS_ii'
Starting issue_block2core, core=0x4910d010, kernel=0x7c21abb0
thread block = 1,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 5892
gpu_sim_insn = 8813
gpu_ipc =       1.4958
gpu_tot_sim_cycle = 33062
gpu_tot_sim_insn = 2523573
gpu_tot_ipc =      76.3285
gpu_tot_issued_cta = 344
gpu_occupancy = 5.1537% 
gpu_tot_occupancy = 10.2245% 
max_total_param_size = 0
gpu_stall_dramfull = 7182
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0699
partiton_level_parallism_total  =       2.0849
partiton_level_parallism_util =       1.4256
partiton_level_parallism_util_total  =      16.4317
L2_BW  =       2.5330 GB/Sec
L2_BW_total  =      75.5235 GB/Sec
gpu_total_sim_rate=2261

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 421, Miss = 416, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 98
	L1D_cache_core[1]: Access = 3320, Miss = 1199, Miss_rate = 0.361, Pending_hits = 1713, Reservation_fails = 394
	L1D_cache_core[2]: Access = 3224, Miss = 1178, Miss_rate = 0.365, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[3]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 321
	L1D_cache_core[4]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[5]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[6]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[7]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[8]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[9]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[10]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[11]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[12]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[13]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[14]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[15]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[16]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[17]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 280
	L1D_cache_core[18]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[19]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[20]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 700
	L1D_cache_core[21]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 322
	L1D_cache_core[22]: Access = 368, Miss = 137, Miss_rate = 0.372, Pending_hits = 201, Reservation_fails = 26
	L1D_cache_core[23]: Access = 419, Miss = 414, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 132
	L1D_cache_core[24]: Access = 3848, Miss = 1463, Miss_rate = 0.380, Pending_hits = 1849, Reservation_fails = 735
	L1D_cache_core[25]: Access = 3719, Miss = 1429, Miss_rate = 0.384, Pending_hits = 1820, Reservation_fails = 750
	L1D_cache_core[26]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 721
	L1D_cache_core[27]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 708
	L1D_cache_core[28]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 1081
	L1D_cache_core[29]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 914
	L1D_cache_core[30]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 741
	L1D_cache_core[31]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1022
	L1D_cache_core[32]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 741
	L1D_cache_core[33]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 863
	L1D_cache_core[34]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 887
	L1D_cache_core[35]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 801
	L1D_cache_core[36]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 833
	L1D_cache_core[37]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 801
	L1D_cache_core[38]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 2687
	L1D_cache_core[39]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 875
	L1D_cache_core[40]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 845
	L1D_cache_core[41]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 1155
	L1D_cache_core[42]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 815
	L1D_cache_core[43]: Access = 3476, Miss = 1342, Miss_rate = 0.386, Pending_hits = 1820, Reservation_fails = 843
	L1D_cache_core[44]: Access = 3400, Miss = 1296, Miss_rate = 0.381, Pending_hits = 1848, Reservation_fails = 745
	L1D_cache_core[45]: Access = 373, Miss = 142, Miss_rate = 0.381, Pending_hits = 203, Reservation_fails = 72
	L1D_cache_core[46]: Access = 417, Miss = 412, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 123
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 144033
	L1D_total_cache_misses = 55645
	L1D_total_cache_miss_rate = 0.3863
	L1D_total_cache_pending_hits = 74689
	L1D_total_cache_reservation_fails = 26319
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 74689
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13286
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25025
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 20052
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 169926
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 48796

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1294
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 25025
ctas_completed 344, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 
distro:
90, 90, 90, 45, 
gpgpu_n_tot_thrd_icount = 2816960
gpgpu_n_tot_w_icount = 88030
gpgpu_n_stall_shd_mem = 62165
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 20135
gpgpu_n_mem_write_global = 48796
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 259569
gpgpu_n_store_insn = 86729
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 57665
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4500
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:60514	W0_Idle:1547444	W0_Scoreboard:1435579	W1:148	W2:178	W3:0	W4:104	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:34	W14:62	W15:45	W16:468	W17:1	W18:1	W19:1	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:74335
single_issue_nums: WS0:22252	WS1:21992	WS2:21992	WS3:21794	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 161080 {8:20135,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1951840 {40:48796,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 805400 {40:20135,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 390368 {8:48796,}
maxmflatency = 1566 
max_icnt2mem_latency = 847 
maxmrqlatency = 57 
max_icnt2sh_latency = 823 
averagemflatency = 625 
avg_icnt2mem_latency = 205 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 227 
mrq_lat_table:2122 	1465 	999 	644 	339 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3072 	22020 	38725 	5114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2505 	8556 	11094 	21727 	24579 	470 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2712 	2090 	2731 	3920 	5498 	9729 	14319 	22603 	5329 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	6 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5406      5411      5560      5360      5414      5398         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5544      5397      5443      5447      5410      5365         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5409      5414      5463      5382      5376      5703         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5386      5415      5370      5458      5707      5386         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5535      5389      5409      5378      5395      5390         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5402      5543      5386      5422      5391      5386         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5417      5406      5442      5403      5402      5365         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5394      5465      5369      5358      5374      5699         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5398      5386      5454      5543      5377      5368         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5512      5403      5373      5361      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5398      5387      5373      5362      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5401      5434      5402      5356      5369         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5527      5395      5372      5423      5422      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5407      5442      5414      5361      5377      5366         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5519      5394      5406      5450      5803      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5393      5552      5471      5413      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5402      5410      5365      5406      5398      5690         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5386      5390      5430      5387      5394      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5409      5417      5386      5374      5358      5370         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5386      5394      5470      5446      5698      5394         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5418      5406      5383      5438      5378      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5523      5385      5442      5399      5360      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5457      5398      5423      5418      5611      5369         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5397      5540      5364      5373      5379      5687         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5395      5543      5544      5377      5361      5373         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5407      5402      5366      5438      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5391      5539      5368      5357      5398      5394         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5406      5403      5451      5422      5414      5373         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5531      5462      5365      5386      5361      5399         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5403      5414      5413      5376      5382      5372         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5386      5527      5406      5356      5819      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5660      5386      5478      5399      5362      5390         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9598     10038      7691      7666      8389      7966    none      none      none      none      none      none      none      none      none      none  
dram[1]:      10782      8954      6702      7043      7255      6977    none      none      none      none      none      none      none      none      none      none  
dram[2]:       7813     10044      7316      7376      7048      7827    none      none      none      none      none      none      none      none      none      none  
dram[3]:       9290     10031      7607      7201      7510      7185    none      none      none      none      none      none      none      none      none      none  
dram[4]:      10820      8906      7996      8398      8116      8380    none      none      none      none      none      none      none      none      none      none  
dram[5]:       9251     10420      7040      6591      6668      6630    none      none      none      none      none      none      none      none      none      none  
dram[6]:       9309      9665      8401      9283      8123      8279    none      none      none      none      none      none      none      none      none      none  
dram[7]:       9981     10050      7815      9101      8312      8295    none      none      none      none      none      none      none      none      none      none  
dram[8]:      10261      7774      7660      7900      7320      7363    none      none      none      none      none      none      none      none      none      none  
dram[9]:      10075     11039      8194      8705      7767      8305    none      none      none      none      none      none      none      none      none      none  
dram[10]:      10159      7395      7766      8015      7562      7491    none      none      none      none      none      none      none      none      none      none  
dram[11]:       8844     10254      7887      8177      7736      7864    none      none      none      none      none      none      none      none      none      none  
dram[12]:      10424      8220      6654      6906      7002      6723    none      none      none      none      none      none      none      none      none      none  
dram[13]:      10222      9437      7405      7566      7727      7618    none      none      none      none      none      none      none      none      none      none  
dram[14]:      11003     10470      7070      7192      7495      7334    none      none      none      none      none      none      none      none      none      none  
dram[15]:       8699     10775      6952      6879      6902      6761    none      none      none      none      none      none      none      none      none      none  
dram[16]:       9598      8951      7667      7326      7592      7565    none      none      none      none      none      none      none      none      none      none  
dram[17]:       9771      9532      7169      7573      7334      7126    none      none      none      none      none      none      none      none      none      none  
dram[18]:       9376      8959      7482      7500      7321      7077    none      none      none      none      none      none      none      none      none      none  
dram[19]:      10218     10201      7614      7302      7712      7035    none      none      none      none      none      none      none      none      none      none  
dram[20]:       9241     10445      7862      7800      7017      7752    none      none      none      none      none      none      none      none      none      none  
dram[21]:      12162      8812      7869      7147      6953      6949    none      none      none      none      none      none      none      none      none      none  
dram[22]:       9329      8828      8351      7645      7809      7964    none      none      none      none      none      none      none      none      none      none  
dram[23]:       9399     10487      7392      7728      6966      7418    none      none      none      none      none      none      none      none      none      none  
dram[24]:       9134     10889      7691      7502      7314      7069    none      none      none      none      none      none      none      none      none      none  
dram[25]:       9436     10460      7617      7328      7096      7547    none      none      none      none      none      none      none      none      none      none  
dram[26]:       8578     10780      7293      7173      6717      7207    none      none      none      none      none      none      none      none      none      none  
dram[27]:       9397     10476      7745      8112      7689      8076    none      none      none      none      none      none      none      none      none      none  
dram[28]:      10517      9245      7867      7375      7121      7257    none      none      none      none      none      none      none      none      none      none  
dram[29]:       9636      8612      8159      8385      8381      8106    none      none      none      none      none      none      none      none      none      none  
dram[30]:       9989     11284      7536      7260      7306      7123    none      none      none      none      none      none      none      none      none      none  
dram[31]:      12418      8197      8640      7871      7602      7907    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        568       527      1294      1351      1394      1347         0         0         0         0         0         0         0         0         0         0
dram[1]:        497       466      1212      1261      1381      1328         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       519      1477      1434      1190      1249         0         0         0         0         0         0         0         0         0         0
dram[3]:        508       596      1218      1296      1353      1243         0         0         0         0         0         0         0         0         0         0
dram[4]:        480       581      1296      1297      1486      1449         0         0         0         0         0         0         0         0         0         0
dram[5]:        496       498      1212      1164      1210      1345         0         0         0         0         0         0         0         0         0         0
dram[6]:        491       497      1194      1198      1214      1247         0         0         0         0         0         0         0         0         0         0
dram[7]:        589       515      1217      1192      1256      1239         0         0         0         0         0         0         0         0         0         0
dram[8]:        591       340      1556      1517      1555      1534         0         0         0         0         0         0         0         0         0         0
dram[9]:        452       713      1466      1237      1223      1241         0         0         0         0         0         0         0         0         0         0
dram[10]:        613       332      1233      1272      1312      1262         0         0         0         0         0         0         0         0         0         0
dram[11]:        478       704      1488      1501      1551      1566         0         0         0         0         0         0         0         0         0         0
dram[12]:        475       349      1298      1334      1312      1330         0         0         0         0         0         0         0         0         0         0
dram[13]:        610       400      1136      1171      1289      1286         0         0         0         0         0         0         0         0         0         0
dram[14]:        580       596      1156      1283      1452      1373         0         0         0         0         0         0         0         0         0         0
dram[15]:        456       511      1213      1149      1137      1148         0         0         0         0         0         0         0         0         0         0
dram[16]:        511       372      1258      1341      1411      1315         0         0         0         0         0         0         0         0         0         0
dram[17]:        500       498      1232      1260      1274      1281         0         0         0         0         0         0         0         0         0         0
dram[18]:        533       382      1382      1387      1373      1393         0         0         0         0         0         0         0         0         0         0
dram[19]:        570       583      1219      1275      1244      1336         0         0         0         0         0         0         0         0         0         0
dram[20]:        506       593      1228      1251      1367      1275         0         0         0         0         0         0         0         0         0         0
dram[21]:        740       459      1357      1308      1266      1352         0         0         0         0         0         0         0         0         0         0
dram[22]:        394       481      1255      1310      1282      1300         0         0         0         0         0         0         0         0         0         0
dram[23]:        586       496      1205      1383      1412      1168         0         0         0         0         0         0         0         0         0         0
dram[24]:        447       510      1233      1221      1200      1278         0         0         0         0         0         0         0         0         0         0
dram[25]:        501       593      1177      1260      1272      1257         0         0         0         0         0         0         0         0         0         0
dram[26]:        382       508      1263      1264      1365      1245         0         0         0         0         0         0         0         0         0         0
dram[27]:        502       604      1357      1409      1398      1438         0         0         0         0         0         0         0         0         0         0
dram[28]:        495       408      1404      1228      1187      1213         0         0         0         0         0         0         0         0         0         0
dram[29]:        602       383      1278      1449      1323      1324         0         0         0         0         0         0         0         0         0         0
dram[30]:        605       626      1366      1453      1427      1422         0         0         0         0         0         0         0         0         0         0
dram[31]:        607       390      1344      1298      1430      1276         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24644 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00709
n_activity=398 dram_eff=0.4422
bk0: 3a 24813i bk1: 3a 24813i bk2: 41a 24797i bk3: 49a 24779i bk4: 40a 24776i bk5: 40a 24765i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.392045
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564315 

BW Util details:
bwutil = 0.007090 
total_CMD = 24825 
util_bw = 176 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 24580 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24644 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007090 
Either_Row_CoL_Bus_Util = 0.007291 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.005525 
queue_avg = 0.017925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0179255
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24647 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006928
n_activity=371 dram_eff=0.4636
bk0: 1a 24813i bk1: 3a 24813i bk2: 40a 24802i bk3: 48a 24783i bk4: 40a 24784i bk5: 40a 24749i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568465
Bank_Level_Parallism_Col = 1.576271
Bank_Level_Parallism_Ready = 1.459302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576271 

BW Util details:
bwutil = 0.006928 
total_CMD = 24825 
util_bw = 172 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 24584 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24647 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.006928 
Either_Row_CoL_Bus_Util = 0.007170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0163545
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24644 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007049
n_activity=353 dram_eff=0.4958
bk0: 3a 24813i bk1: 3a 24813i bk2: 40a 24795i bk3: 49a 24784i bk4: 40a 24785i bk5: 40a 24749i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.700441
Bank_Level_Parallism_Col = 1.704036
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.704036 

BW Util details:
bwutil = 0.007049 
total_CMD = 24825 
util_bw = 175 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 24598 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24644 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007049 
Either_Row_CoL_Bus_Util = 0.007291 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0255791
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24644 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00709
n_activity=416 dram_eff=0.4231
bk0: 2a 24813i bk1: 3a 24813i bk2: 43a 24797i bk3: 48a 24783i bk4: 40a 24770i bk5: 40a 24764i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550201
Bank_Level_Parallism_Col = 1.557377
Bank_Level_Parallism_Ready = 1.448864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557377 

BW Util details:
bwutil = 0.007090 
total_CMD = 24825 
util_bw = 176 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 24576 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24644 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007090 
Either_Row_CoL_Bus_Util = 0.007291 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.005525 
queue_avg = 0.028479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0284794
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24646 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007009
n_activity=340 dram_eff=0.5118
bk0: 1a 24813i bk1: 4a 24811i bk2: 41a 24790i bk3: 48a 24778i bk4: 40a 24777i bk5: 40a 24754i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.691983
Bank_Level_Parallism_Col = 1.688034
Bank_Level_Parallism_Ready = 1.465517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.688034 

BW Util details:
bwutil = 0.007009 
total_CMD = 24825 
util_bw = 174 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 24588 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24646 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007009 
Either_Row_CoL_Bus_Util = 0.007210 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.005587 
queue_avg = 0.013535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0135347
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24645 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007049
n_activity=367 dram_eff=0.4768
bk0: 2a 24813i bk1: 1a 24813i bk2: 42a 24798i bk3: 50a 24775i bk4: 40a 24775i bk5: 40a 24768i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.007049 
total_CMD = 24825 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 24580 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24645 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007049 
Either_Row_CoL_Bus_Util = 0.007251 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.005556 
queue_avg = 0.016798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0167976
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24645 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007009
n_activity=357 dram_eff=0.4874
bk0: 2a 24813i bk1: 2a 24813i bk2: 41a 24795i bk3: 49a 24780i bk4: 40a 24776i bk5: 40a 24754i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617284
Bank_Level_Parallism_Col = 1.610879
Bank_Level_Parallism_Ready = 1.471264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.610879 

BW Util details:
bwutil = 0.007009 
total_CMD = 24825 
util_bw = 174 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 24582 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24645 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007009 
Either_Row_CoL_Bus_Util = 0.007251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0297281
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24645 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007049
n_activity=382 dram_eff=0.4581
bk0: 5a 24813i bk1: 2a 24813i bk2: 40a 24797i bk3: 48a 24785i bk4: 40a 24778i bk5: 40a 24753i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.656652
Bank_Level_Parallism_Col = 1.659389
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.659389 

BW Util details:
bwutil = 0.007049 
total_CMD = 24825 
util_bw = 175 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 24592 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24645 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007049 
Either_Row_CoL_Bus_Util = 0.007251 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.005556 
queue_avg = 0.042457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0424572
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24644 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007049
n_activity=467 dram_eff=0.3747
bk0: 4a 24813i bk1: 1a 24813i bk2: 41a 24802i bk3: 49a 24781i bk4: 40a 24774i bk5: 40a 24769i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462745
Bank_Level_Parallism_Col = 1.462151
Bank_Level_Parallism_Ready = 1.348571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462151 

BW Util details:
bwutil = 0.007049 
total_CMD = 24825 
util_bw = 175 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 24570 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24644 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007049 
Either_Row_CoL_Bus_Util = 0.007291 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0202618
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24644 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007049
n_activity=437 dram_eff=0.4005
bk0: 1a 24813i bk1: 4a 24812i bk2: 42a 24797i bk3: 48a 24780i bk4: 40a 24784i bk5: 40a 24754i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533864
Bank_Level_Parallism_Col = 1.534413
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530364 

BW Util details:
bwutil = 0.007049 
total_CMD = 24825 
util_bw = 175 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 24574 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24644 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007049 
Either_Row_CoL_Bus_Util = 0.007291 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00918429
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24645 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007009
n_activity=417 dram_eff=0.4173
bk0: 4a 24813i bk1: 1a 24813i bk2: 40a 24798i bk3: 49a 24779i bk4: 40a 24777i bk5: 40a 24765i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592437
Bank_Level_Parallism_Col = 1.587234
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587234 

BW Util details:
bwutil = 0.007009 
total_CMD = 24825 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 24587 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24645 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007009 
Either_Row_CoL_Bus_Util = 0.007251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00668681
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24647 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006969
n_activity=451 dram_eff=0.3836
bk0: 1a 24813i bk1: 4a 24812i bk2: 40a 24803i bk3: 48a 24785i bk4: 40a 24783i bk5: 40a 24764i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.390805
Bank_Level_Parallism_Col = 1.389105
Bank_Level_Parallism_Ready = 1.346821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389105 

BW Util details:
bwutil = 0.006969 
total_CMD = 24825 
util_bw = 173 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 24564 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24647 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.006969 
Either_Row_CoL_Bus_Util = 0.007170 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.005618 
queue_avg = 0.009345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00934542
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24655 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006606
n_activity=380 dram_eff=0.4316
bk0: 1a 24813i bk1: 2a 24812i bk2: 41a 24800i bk3: 40a 24795i bk4: 40a 24792i bk5: 40a 24759i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429167
Bank_Level_Parallism_Col = 1.419492
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419492 

BW Util details:
bwutil = 0.006606 
total_CMD = 24825 
util_bw = 164 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 24585 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24655 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.006606 
Either_Row_CoL_Bus_Util = 0.006848 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0168781
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24653 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006727
n_activity=371 dram_eff=0.4501
bk0: 4a 24813i bk1: 2a 24813i bk2: 41a 24798i bk3: 40a 24797i bk4: 40a 24778i bk5: 40a 24769i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551111
Bank_Level_Parallism_Col = 1.545045
Bank_Level_Parallism_Ready = 1.347305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545045 

BW Util details:
bwutil = 0.006727 
total_CMD = 24825 
util_bw = 167 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 24600 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24653 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.006727 
Either_Row_CoL_Bus_Util = 0.006928 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.005814 
queue_avg = 0.007291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00729104
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24652 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006808
n_activity=372 dram_eff=0.4543
bk0: 2a 24812i bk1: 4a 24812i bk2: 42a 24792i bk3: 41a 24787i bk4: 40a 24769i bk5: 40a 24755i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.704348
Bank_Level_Parallism_Col = 1.707965
Bank_Level_Parallism_Ready = 1.443787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.707965 

BW Util details:
bwutil = 0.006808 
total_CMD = 24825 
util_bw = 169 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 24595 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24652 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.006808 
Either_Row_CoL_Bus_Util = 0.006969 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.011561 
queue_avg = 0.023283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.023283
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24654 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006647
n_activity=415 dram_eff=0.3976
bk0: 2a 24813i bk1: 1a 24813i bk2: 40a 24797i bk3: 42a 24781i bk4: 40a 24775i bk5: 40a 24759i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.539419
Bank_Level_Parallism_Ready = 1.442424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539419 

BW Util details:
bwutil = 0.006647 
total_CMD = 24825 
util_bw = 165 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 24578 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24654 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.006647 
Either_Row_CoL_Bus_Util = 0.006888 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0200604
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24645 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007009
n_activity=341 dram_eff=0.5103
bk0: 3a 24813i bk1: 2a 24813i bk2: 41a 24794i bk3: 48a 24794i bk4: 40a 24782i bk5: 40a 24744i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.648069
Bank_Level_Parallism_Col = 1.650655
Bank_Level_Parallism_Ready = 1.431034
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.650655 

BW Util details:
bwutil = 0.007009 
total_CMD = 24825 
util_bw = 174 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 24592 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24645 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007009 
Either_Row_CoL_Bus_Util = 0.007251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.032145
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24643 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00709
n_activity=316 dram_eff=0.557
bk0: 3a 24813i bk1: 3a 24810i bk2: 40a 24790i bk3: 50a 24780i bk4: 40a 24768i bk5: 40a 24761i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803571
Bank_Level_Parallism_Col = 1.778280
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.778280 

BW Util details:
bwutil = 0.007090 
total_CMD = 24825 
util_bw = 176 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 24601 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24643 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007090 
Either_Row_CoL_Bus_Util = 0.007331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0179658
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24647 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007009
n_activity=317 dram_eff=0.5489
bk0: 3a 24813i bk1: 2a 24813i bk2: 40a 24795i bk3: 49a 24779i bk4: 40a 24771i bk5: 40a 24755i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.768889
Bank_Level_Parallism_Col = 1.757848
Bank_Level_Parallism_Ready = 1.482759
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.757848 

BW Util details:
bwutil = 0.007009 
total_CMD = 24825 
util_bw = 174 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 24600 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24647 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007009 
Either_Row_CoL_Bus_Util = 0.007170 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.011236 
queue_avg = 0.012568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.012568
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24643 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00713
n_activity=390 dram_eff=0.4538
bk0: 3a 24813i bk1: 3a 24813i bk2: 43a 24793i bk3: 48a 24791i bk4: 40a 24777i bk5: 40a 24737i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693277
Bank_Level_Parallism_Col = 1.696581
Bank_Level_Parallism_Ready = 1.508475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.696581 

BW Util details:
bwutil = 0.007130 
total_CMD = 24825 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 24587 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24643 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007130 
Either_Row_CoL_Bus_Util = 0.007331 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.005495 
queue_avg = 0.018207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0182075
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24635 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007412
n_activity=406 dram_eff=0.4532
bk0: 2a 24812i bk1: 5a 24813i bk2: 41a 24798i bk3: 48a 24785i bk4: 48a 24772i bk5: 40a 24754i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562500
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.413043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.007412 
total_CMD = 24825 
util_bw = 184 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 24569 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24635 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007412 
Either_Row_CoL_Bus_Util = 0.007654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0196576
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24641 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00717
n_activity=491 dram_eff=0.3625
bk0: 2a 24813i bk1: 2a 24813i bk2: 42a 24801i bk3: 50a 24784i bk4: 42a 24782i bk5: 40a 24770i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387833
Bank_Level_Parallism_Col = 1.391473
Bank_Level_Parallism_Ready = 1.280899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391473 

BW Util details:
bwutil = 0.007170 
total_CMD = 24825 
util_bw = 178 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 24562 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24641 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007170 
Either_Row_CoL_Bus_Util = 0.007412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0145015
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24639 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007251
n_activity=445 dram_eff=0.4045
bk0: 1a 24813i bk1: 2a 24813i bk2: 41a 24802i bk3: 48a 24783i bk4: 48a 24774i bk5: 40a 24751i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595142
Bank_Level_Parallism_Col = 1.603306
Bank_Level_Parallism_Ready = 1.450000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603306 

BW Util details:
bwutil = 0.007251 
total_CMD = 24825 
util_bw = 180 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 24578 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24639 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007251 
Either_Row_CoL_Bus_Util = 0.007492 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0190131
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24639 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007291
n_activity=443 dram_eff=0.4086
bk0: 4a 24812i bk1: 1a 24813i bk2: 40a 24805i bk3: 48a 24786i bk4: 48a 24779i bk5: 40a 24746i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604938
Bank_Level_Parallism_Col = 1.606695
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606695 

BW Util details:
bwutil = 0.007291 
total_CMD = 24825 
util_bw = 181 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 24582 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24639 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007291 
Either_Row_CoL_Bus_Util = 0.007492 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.005376 
queue_avg = 0.034763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0347633
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24639 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007291
n_activity=355 dram_eff=0.5099
bk0: 2a 24813i bk1: 1a 24813i bk2: 41a 24796i bk3: 49a 24793i bk4: 48a 24771i bk5: 40a 24752i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665254
Bank_Level_Parallism_Col = 1.652361
Bank_Level_Parallism_Ready = 1.497238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.652361 

BW Util details:
bwutil = 0.007291 
total_CMD = 24825 
util_bw = 181 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 24589 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24639 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007291 
Either_Row_CoL_Bus_Util = 0.007492 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.005376 
queue_avg = 0.014018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0140181
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24637 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007372
n_activity=385 dram_eff=0.4753
bk0: 2a 24813i bk1: 4a 24813i bk2: 41a 24804i bk3: 48a 24790i bk4: 48a 24763i bk5: 40a 24759i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509652
Bank_Level_Parallism_Col = 1.509804
Bank_Level_Parallism_Ready = 1.382514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509804 

BW Util details:
bwutil = 0.007372 
total_CMD = 24825 
util_bw = 183 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 24566 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24637 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007372 
Either_Row_CoL_Bus_Util = 0.007573 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.005319 
queue_avg = 0.018449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0184491
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24638 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007291
n_activity=393 dram_eff=0.4606
bk0: 2a 24813i bk1: 1a 24813i bk2: 41a 24796i bk3: 49a 24790i bk4: 48a 24775i bk5: 40a 24753i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589431
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.007291 
total_CMD = 24825 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 24579 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24638 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007291 
Either_Row_CoL_Bus_Util = 0.007533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0118429
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24637 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007331
n_activity=387 dram_eff=0.4703
bk0: 2a 24812i bk1: 4a 24812i bk2: 40a 24791i bk3: 48a 24785i bk4: 48a 24752i bk5: 40a 24768i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654619
Bank_Level_Parallism_Col = 1.653061
Bank_Level_Parallism_Ready = 1.472528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.653061 

BW Util details:
bwutil = 0.007331 
total_CMD = 24825 
util_bw = 182 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 24576 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24637 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007331 
Either_Row_CoL_Bus_Util = 0.007573 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0143001
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24638 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007291
n_activity=445 dram_eff=0.4067
bk0: 1a 24813i bk1: 2a 24812i bk2: 41a 24802i bk3: 49a 24797i bk4: 48a 24772i bk5: 40a 24758i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466926
Bank_Level_Parallism_Col = 1.472222
Bank_Level_Parallism_Ready = 1.436464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472222 

BW Util details:
bwutil = 0.007291 
total_CMD = 24825 
util_bw = 181 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 24568 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24638 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007291 
Either_Row_CoL_Bus_Util = 0.007533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0106747
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24637 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007331
n_activity=402 dram_eff=0.4527
bk0: 4a 24812i bk1: 1a 24811i bk2: 41a 24795i bk3: 48a 24789i bk4: 48a 24771i bk5: 40a 24770i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580247
Bank_Level_Parallism_Col = 1.560166
Bank_Level_Parallism_Ready = 1.302198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.007331 
total_CMD = 24825 
util_bw = 182 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 24582 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24637 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007331 
Either_Row_CoL_Bus_Util = 0.007573 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00962739
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24632 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007533
n_activity=391 dram_eff=0.4783
bk0: 4a 24812i bk1: 5a 24810i bk2: 42a 24801i bk3: 48a 24785i bk4: 48a 24765i bk5: 40a 24749i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571970
Bank_Level_Parallism_Col = 1.585271
Bank_Level_Parallism_Ready = 1.422460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585271 

BW Util details:
bwutil = 0.007533 
total_CMD = 24825 
util_bw = 187 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 24561 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24632 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007533 
Either_Row_CoL_Bus_Util = 0.007774 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0414904
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24825 n_nop=24638 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007291
n_activity=445 dram_eff=0.4067
bk0: 1a 24813i bk1: 2a 24813i bk2: 40a 24788i bk3: 50a 24793i bk4: 48a 24787i bk5: 40a 24779i bk6: 0a 24825i bk7: 0a 24825i bk8: 0a 24825i bk9: 0a 24825i bk10: 0a 24825i bk11: 0a 24825i bk12: 0a 24825i bk13: 0a 24825i bk14: 0a 24825i bk15: 0a 24825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443548
Bank_Level_Parallism_Col = 1.448560
Bank_Level_Parallism_Ready = 1.276243
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432099 

BW Util details:
bwutil = 0.007291 
total_CMD = 24825 
util_bw = 181 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 24577 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24825 
n_nop = 24638 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.007291 
Either_Row_CoL_Bus_Util = 0.007533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00878147

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1040, Miss = 88, Miss_rate = 0.085, Pending_hits = 10, Reservation_fails = 323
L2_cache_bank[1]: Access = 1129, Miss = 96, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 246
L2_cache_bank[2]: Access = 981, Miss = 84, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 239
L2_cache_bank[3]: Access = 1073, Miss = 92, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[4]: Access = 995, Miss = 86, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 196
L2_cache_bank[5]: Access = 1132, Miss = 96, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 231
L2_cache_bank[6]: Access = 1067, Miss = 90, Miss_rate = 0.084, Pending_hits = 12, Reservation_fails = 343
L2_cache_bank[7]: Access = 1104, Miss = 94, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 216
L2_cache_bank[8]: Access = 1039, Miss = 88, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 335
L2_cache_bank[9]: Access = 1128, Miss = 92, Miss_rate = 0.082, Pending_hits = 6, Reservation_fails = 263
L2_cache_bank[10]: Access = 1010, Miss = 86, Miss_rate = 0.085, Pending_hits = 6, Reservation_fails = 254
L2_cache_bank[11]: Access = 1129, Miss = 96, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[12]: Access = 982, Miss = 84, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 204
L2_cache_bank[13]: Access = 1236, Miss = 96, Miss_rate = 0.078, Pending_hits = 10, Reservation_fails = 219
L2_cache_bank[14]: Access = 1009, Miss = 86, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 357
L2_cache_bank[15]: Access = 1235, Miss = 96, Miss_rate = 0.078, Pending_hits = 12, Reservation_fails = 180
L2_cache_bank[16]: Access = 1039, Miss = 88, Miss_rate = 0.085, Pending_hits = 10, Reservation_fails = 350
L2_cache_bank[17]: Access = 1115, Miss = 94, Miss_rate = 0.084, Pending_hits = 25, Reservation_fails = 629
L2_cache_bank[18]: Access = 1041, Miss = 88, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 449
L2_cache_bank[19]: Access = 1175, Miss = 94, Miss_rate = 0.080, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[20]: Access = 1039, Miss = 88, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[21]: Access = 1086, Miss = 92, Miss_rate = 0.085, Pending_hits = 21, Reservation_fails = 572
L2_cache_bank[22]: Access = 1010, Miss = 86, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 339
L2_cache_bank[23]: Access = 1085, Miss = 92, Miss_rate = 0.085, Pending_hits = 27, Reservation_fails = 790
L2_cache_bank[24]: Access = 981, Miss = 84, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 233
L2_cache_bank[25]: Access = 982, Miss = 84, Miss_rate = 0.086, Pending_hits = 3, Reservation_fails = 121
L2_cache_bank[26]: Access = 1038, Miss = 88, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 330
L2_cache_bank[27]: Access = 1009, Miss = 86, Miss_rate = 0.085, Pending_hits = 7, Reservation_fails = 107
L2_cache_bank[28]: Access = 1038, Miss = 88, Miss_rate = 0.085, Pending_hits = 10, Reservation_fails = 349
L2_cache_bank[29]: Access = 1068, Miss = 90, Miss_rate = 0.084, Pending_hits = 9, Reservation_fails = 331
L2_cache_bank[30]: Access = 982, Miss = 84, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 246
L2_cache_bank[31]: Access = 1009, Miss = 86, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 352
L2_cache_bank[32]: Access = 1011, Miss = 86, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[33]: Access = 1102, Miss = 94, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 211
L2_cache_bank[34]: Access = 1037, Miss = 88, Miss_rate = 0.085, Pending_hits = 7, Reservation_fails = 203
L2_cache_bank[35]: Access = 1131, Miss = 96, Miss_rate = 0.085, Pending_hits = 11, Reservation_fails = 246
L2_cache_bank[36]: Access = 1011, Miss = 86, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 231
L2_cache_bank[37]: Access = 1103, Miss = 94, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 197
L2_cache_bank[38]: Access = 1067, Miss = 90, Miss_rate = 0.084, Pending_hits = 12, Reservation_fails = 331
L2_cache_bank[39]: Access = 1130, Miss = 96, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 239
L2_cache_bank[40]: Access = 1039, Miss = 88, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[41]: Access = 1180, Miss = 104, Miss_rate = 0.088, Pending_hits = 7, Reservation_fails = 204
L2_cache_bank[42]: Access = 1010, Miss = 86, Miss_rate = 0.085, Pending_hits = 8, Reservation_fails = 97
L2_cache_bank[43]: Access = 1173, Miss = 100, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 479
L2_cache_bank[44]: Access = 982, Miss = 84, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[45]: Access = 1141, Miss = 100, Miss_rate = 0.088, Pending_hits = 10, Reservation_fails = 239
L2_cache_bank[46]: Access = 1010, Miss = 86, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 343
L2_cache_bank[47]: Access = 1122, Miss = 100, Miss_rate = 0.089, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[48]: Access = 1009, Miss = 86, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 256
L2_cache_bank[49]: Access = 1166, Miss = 100, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 211
L2_cache_bank[50]: Access = 1039, Miss = 88, Miss_rate = 0.085, Pending_hits = 11, Reservation_fails = 233
L2_cache_bank[51]: Access = 1196, Miss = 102, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 336
L2_cache_bank[52]: Access = 1010, Miss = 86, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 259
L2_cache_bank[53]: Access = 1166, Miss = 100, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[54]: Access = 1010, Miss = 86, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 226
L2_cache_bank[55]: Access = 1194, Miss = 102, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 340
L2_cache_bank[56]: Access = 1010, Miss = 86, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 369
L2_cache_bank[57]: Access = 1165, Miss = 100, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 102
L2_cache_bank[58]: Access = 1039, Miss = 88, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 341
L2_cache_bank[59]: Access = 1165, Miss = 100, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 122
L2_cache_bank[60]: Access = 1067, Miss = 90, Miss_rate = 0.084, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[61]: Access = 1280, Miss = 108, Miss_rate = 0.084, Pending_hits = 9, Reservation_fails = 324
L2_cache_bank[62]: Access = 984, Miss = 84, Miss_rate = 0.085, Pending_hits = 5, Reservation_fails = 92
L2_cache_bank[63]: Access = 1196, Miss = 102, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 68931
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0848
L2_total_cache_pending_hits = 610
L2_total_cache_reservation_fails = 17911
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13884
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 610
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48589
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 48796
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17911
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=68931
icnt_total_pkts_simt_to_mem=68931
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 68931
Req_Network_cycles = 33062
Req_Network_injected_packets_per_cycle =       2.0849 
Req_Network_conflicts_per_cycle =       0.3842
Req_Network_conflicts_per_cycle_util =       3.0893
Req_Bank_Level_Parallism =      16.7634
Req_Network_in_buffer_full_per_cycle =       0.0772
Req_Network_in_buffer_avg_util =       4.3473
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0630

Reply_Network_injected_packets_num = 68931
Reply_Network_cycles = 33062
Reply_Network_injected_packets_per_cycle =        2.0849
Reply_Network_conflicts_per_cycle =        6.3205
Reply_Network_conflicts_per_cycle_util =      36.9853
Reply_Bank_Level_Parallism =      12.2002
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       7.3233
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0261
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 36 sec (1116 sec)
gpgpu_simulation_rate = 2261 (inst/sec)
gpgpu_simulation_rate = 29 (cycle/sec)
gpgpu_silicon_slowdown = 39034482x
Processing kernel ./traces/kernel-6.traceg
-kernel name = _Z4Fan2PfS_S_iii
-kernel id = 6
-grid dim = (13,13,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-6.traceg
GPGPU-Sim uArch: Shader 376 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x4a60f930, kernel=0x7c050f20
thread block = 0,0,0
GPGPU-Sim uArch: Shader 377 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4a90ffd0, kernel=0x7c050f20
thread block = 1,0,0
GPGPU-Sim uArch: Shader 378 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4ac105b0, kernel=0x7c050f20
thread block = 2,0,0
GPGPU-Sim uArch: Shader 379 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4af10b90, kernel=0x7c050f20
thread block = 3,0,0
GPGPU-Sim uArch: Shader 380 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4b211170, kernel=0x7c050f20
thread block = 4,0,0
GPGPU-Sim uArch: Shader 381 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4b511750, kernel=0x7c050f20
thread block = 5,0,0
GPGPU-Sim uArch: Shader 382 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4b811d30, kernel=0x7c050f20
thread block = 6,0,0
GPGPU-Sim uArch: Shader 383 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4bb12310, kernel=0x7c050f20
thread block = 7,0,0
GPGPU-Sim uArch: Shader 384 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4be128f0, kernel=0x7c050f20
thread block = 8,0,0
GPGPU-Sim uArch: Shader 385 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4c112f90, kernel=0x7c050f20
thread block = 9,0,0
GPGPU-Sim uArch: Shader 386 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4c413570, kernel=0x7c050f20
thread block = 10,0,0
GPGPU-Sim uArch: Shader 387 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4c713b50, kernel=0x7c050f20
thread block = 11,0,0
GPGPU-Sim uArch: Shader 388 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4ca14130, kernel=0x7c050f20
thread block = 12,0,0
GPGPU-Sim uArch: Shader 389 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4cd14710, kernel=0x7c050f20
thread block = 0,1,0
GPGPU-Sim uArch: Shader 390 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4d014cf0, kernel=0x7c050f20
thread block = 1,1,0
GPGPU-Sim uArch: Shader 391 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4d3152d0, kernel=0x7c050f20
thread block = 2,1,0
GPGPU-Sim uArch: Shader 392 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4d6158b0, kernel=0x7c050f20
thread block = 3,1,0
GPGPU-Sim uArch: Shader 393 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4d915f50, kernel=0x7c050f20
thread block = 4,1,0
GPGPU-Sim uArch: Shader 394 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4dc16530, kernel=0x7c050f20
thread block = 5,1,0
GPGPU-Sim uArch: Shader 395 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4df16b10, kernel=0x7c050f20
thread block = 6,1,0
GPGPU-Sim uArch: Shader 396 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4e2170f0, kernel=0x7c050f20
thread block = 7,1,0
GPGPU-Sim uArch: Shader 397 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4e5176d0, kernel=0x7c050f20
thread block = 8,1,0
GPGPU-Sim uArch: Shader 398 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4e817cb0, kernel=0x7c050f20
thread block = 9,1,0
GPGPU-Sim uArch: Shader 399 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4eb18290, kernel=0x7c050f20
thread block = 10,1,0
GPGPU-Sim uArch: Shader 400 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4ee18870, kernel=0x7c050f20
thread block = 11,1,0
GPGPU-Sim uArch: Shader 401 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4f118f10, kernel=0x7c050f20
thread block = 12,1,0
GPGPU-Sim uArch: Shader 402 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4f4194f0, kernel=0x7c050f20
thread block = 0,2,0
GPGPU-Sim uArch: Shader 403 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4f719ad0, kernel=0x7c050f20
thread block = 1,2,0
GPGPU-Sim uArch: Shader 404 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4fa1a0b0, kernel=0x7c050f20
thread block = 2,2,0
GPGPU-Sim uArch: Shader 405 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4fd1a690, kernel=0x7c050f20
thread block = 3,2,0
GPGPU-Sim uArch: Shader 406 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5001ac70, kernel=0x7c050f20
thread block = 4,2,0
GPGPU-Sim uArch: Shader 407 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5031b250, kernel=0x7c050f20
thread block = 5,2,0
GPGPU-Sim uArch: Shader 408 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5061b830, kernel=0x7c050f20
thread block = 6,2,0
GPGPU-Sim uArch: Shader 409 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5091bed0, kernel=0x7c050f20
thread block = 7,2,0
GPGPU-Sim uArch: Shader 410 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x50c1c4b0, kernel=0x7c050f20
thread block = 8,2,0
GPGPU-Sim uArch: Shader 411 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x50f1ca90, kernel=0x7c050f20
thread block = 9,2,0
GPGPU-Sim uArch: Shader 412 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5121d070, kernel=0x7c050f20
thread block = 10,2,0
GPGPU-Sim uArch: Shader 413 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5151d650, kernel=0x7c050f20
thread block = 11,2,0
GPGPU-Sim uArch: Shader 414 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5181dc30, kernel=0x7c050f20
thread block = 12,2,0
GPGPU-Sim uArch: Shader 415 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x51b1e210, kernel=0x7c050f20
thread block = 0,3,0
GPGPU-Sim uArch: Shader 416 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x51e1e7f0, kernel=0x7c050f20
thread block = 1,3,0
GPGPU-Sim uArch: Shader 417 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5211ee90, kernel=0x7c050f20
thread block = 2,3,0
GPGPU-Sim uArch: Shader 418 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5241f470, kernel=0x7c050f20
thread block = 3,3,0
GPGPU-Sim uArch: Shader 419 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5271fa50, kernel=0x7c050f20
thread block = 4,3,0
GPGPU-Sim uArch: Shader 420 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x52a20030, kernel=0x7c050f20
thread block = 5,3,0
GPGPU-Sim uArch: Shader 421 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x52d20610, kernel=0x7c050f20
thread block = 6,3,0
GPGPU-Sim uArch: Shader 422 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x53020bf0, kernel=0x7c050f20
thread block = 7,3,0
GPGPU-Sim uArch: Shader 423 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x533211d0, kernel=0x7c050f20
thread block = 8,3,0
GPGPU-Sim uArch: Shader 424 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x536217b0, kernel=0x7c050f20
thread block = 9,3,0
GPGPU-Sim uArch: Shader 425 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x53921e50, kernel=0x7c050f20
thread block = 10,3,0
GPGPU-Sim uArch: Shader 426 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x53c22430, kernel=0x7c050f20
thread block = 11,3,0
GPGPU-Sim uArch: Shader 427 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x53f22a10, kernel=0x7c050f20
thread block = 12,3,0
GPGPU-Sim uArch: Shader 428 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x54222ff0, kernel=0x7c050f20
thread block = 0,4,0
GPGPU-Sim uArch: Shader 429 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x545235d0, kernel=0x7c050f20
thread block = 1,4,0
GPGPU-Sim uArch: Shader 430 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x54823bb0, kernel=0x7c050f20
thread block = 2,4,0
GPGPU-Sim uArch: Shader 431 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x54b24190, kernel=0x7c050f20
thread block = 3,4,0
GPGPU-Sim uArch: Shader 432 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x54e24770, kernel=0x7c050f20
thread block = 4,4,0
GPGPU-Sim uArch: Shader 433 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x55124e10, kernel=0x7c050f20
thread block = 5,4,0
GPGPU-Sim uArch: Shader 434 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x554253f0, kernel=0x7c050f20
thread block = 6,4,0
GPGPU-Sim uArch: Shader 435 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x557259d0, kernel=0x7c050f20
thread block = 7,4,0
GPGPU-Sim uArch: Shader 436 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x55a25fb0, kernel=0x7c050f20
thread block = 8,4,0
GPGPU-Sim uArch: Shader 437 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x55d26590, kernel=0x7c050f20
thread block = 9,4,0
GPGPU-Sim uArch: Shader 438 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x56026b70, kernel=0x7c050f20
thread block = 10,4,0
GPGPU-Sim uArch: Shader 439 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x56327150, kernel=0x7c050f20
thread block = 11,4,0
GPGPU-Sim uArch: Shader 440 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x56627730, kernel=0x7c050f20
thread block = 12,4,0
GPGPU-Sim uArch: Shader 441 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x56927dd0, kernel=0x7c050f20
thread block = 0,5,0
GPGPU-Sim uArch: Shader 442 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x56c283b0, kernel=0x7c050f20
thread block = 1,5,0
GPGPU-Sim uArch: Shader 443 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x56f28990, kernel=0x7c050f20
thread block = 2,5,0
GPGPU-Sim uArch: Shader 444 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x57228f70, kernel=0x7c050f20
thread block = 3,5,0
GPGPU-Sim uArch: Shader 445 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x57529550, kernel=0x7c050f20
thread block = 4,5,0
GPGPU-Sim uArch: Shader 446 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x57829b30, kernel=0x7c050f20
thread block = 5,5,0
GPGPU-Sim uArch: Shader 447 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x57b2a110, kernel=0x7c050f20
thread block = 6,5,0
GPGPU-Sim uArch: Shader 448 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x57e2a6f0, kernel=0x7c050f20
thread block = 7,5,0
GPGPU-Sim uArch: Shader 449 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5812ad90, kernel=0x7c050f20
thread block = 8,5,0
GPGPU-Sim uArch: Shader 450 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5842b370, kernel=0x7c050f20
thread block = 9,5,0
GPGPU-Sim uArch: Shader 451 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5872b950, kernel=0x7c050f20
thread block = 10,5,0
GPGPU-Sim uArch: Shader 452 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x58a2bf30, kernel=0x7c050f20
thread block = 11,5,0
GPGPU-Sim uArch: Shader 453 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x58d2c510, kernel=0x7c050f20
thread block = 12,5,0
GPGPU-Sim uArch: Shader 454 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5902caf0, kernel=0x7c050f20
thread block = 0,6,0
GPGPU-Sim uArch: Shader 455 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5932d0d0, kernel=0x7c050f20
thread block = 1,6,0
GPGPU-Sim uArch: Shader 456 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5962d6b0, kernel=0x7c050f20
thread block = 2,6,0
GPGPU-Sim uArch: Shader 457 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5992dd50, kernel=0x7c050f20
thread block = 3,6,0
GPGPU-Sim uArch: Shader 458 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x59c2e330, kernel=0x7c050f20
thread block = 4,6,0
GPGPU-Sim uArch: Shader 459 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x59f2e910, kernel=0x7c050f20
thread block = 5,6,0
GPGPU-Sim uArch: Shader 460 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5a22eef0, kernel=0x7c050f20
thread block = 6,6,0
GPGPU-Sim uArch: Shader 461 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5a52f4d0, kernel=0x7c050f20
thread block = 7,6,0
GPGPU-Sim uArch: Shader 462 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5a82fab0, kernel=0x7c050f20
thread block = 8,6,0
GPGPU-Sim uArch: Shader 463 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5ab30090, kernel=0x7c050f20
thread block = 9,6,0
GPGPU-Sim uArch: Shader 464 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5ae30670, kernel=0x7c050f20
thread block = 10,6,0
GPGPU-Sim uArch: Shader 465 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5b130d10, kernel=0x7c050f20
thread block = 11,6,0
GPGPU-Sim uArch: Shader 466 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5b4312f0, kernel=0x7c050f20
thread block = 12,6,0
GPGPU-Sim uArch: Shader 467 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5b7318d0, kernel=0x7c050f20
thread block = 0,7,0
GPGPU-Sim uArch: Shader 468 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5ba31eb0, kernel=0x7c050f20
thread block = 1,7,0
GPGPU-Sim uArch: Shader 469 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5bd32490, kernel=0x7c050f20
thread block = 2,7,0
GPGPU-Sim uArch: Shader 470 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5c032a70, kernel=0x7c050f20
thread block = 3,7,0
GPGPU-Sim uArch: Shader 471 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5c333050, kernel=0x7c050f20
thread block = 4,7,0
GPGPU-Sim uArch: Shader 472 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5c633630, kernel=0x7c050f20
thread block = 5,7,0
GPGPU-Sim uArch: Shader 473 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5c933cd0, kernel=0x7c050f20
thread block = 6,7,0
GPGPU-Sim uArch: Shader 474 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5cc342b0, kernel=0x7c050f20
thread block = 7,7,0
GPGPU-Sim uArch: Shader 475 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5cf34890, kernel=0x7c050f20
thread block = 8,7,0
GPGPU-Sim uArch: Shader 476 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5d234e70, kernel=0x7c050f20
thread block = 9,7,0
GPGPU-Sim uArch: Shader 477 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5d535450, kernel=0x7c050f20
thread block = 10,7,0
GPGPU-Sim uArch: Shader 478 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5d835a30, kernel=0x7c050f20
thread block = 11,7,0
GPGPU-Sim uArch: Shader 479 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5db36010, kernel=0x7c050f20
thread block = 12,7,0
GPGPU-Sim uArch: Shader 480 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5de365f0, kernel=0x7c050f20
thread block = 0,8,0
GPGPU-Sim uArch: Shader 481 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5e136c90, kernel=0x7c050f20
thread block = 1,8,0
GPGPU-Sim uArch: Shader 482 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5e437270, kernel=0x7c050f20
thread block = 2,8,0
GPGPU-Sim uArch: Shader 483 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5e737850, kernel=0x7c050f20
thread block = 3,8,0
GPGPU-Sim uArch: Shader 484 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5ea37e30, kernel=0x7c050f20
thread block = 4,8,0
GPGPU-Sim uArch: Shader 485 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5ed38410, kernel=0x7c050f20
thread block = 5,8,0
GPGPU-Sim uArch: Shader 486 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5f0389f0, kernel=0x7c050f20
thread block = 6,8,0
GPGPU-Sim uArch: Shader 487 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5f338fd0, kernel=0x7c050f20
thread block = 7,8,0
GPGPU-Sim uArch: Shader 488 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5f6395b0, kernel=0x7c050f20
thread block = 8,8,0
GPGPU-Sim uArch: Shader 489 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5f939c50, kernel=0x7c050f20
thread block = 9,8,0
GPGPU-Sim uArch: Shader 490 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5fc3a230, kernel=0x7c050f20
thread block = 10,8,0
GPGPU-Sim uArch: Shader 491 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5ff3a810, kernel=0x7c050f20
thread block = 11,8,0
GPGPU-Sim uArch: Shader 492 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6023adf0, kernel=0x7c050f20
thread block = 12,8,0
GPGPU-Sim uArch: Shader 493 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6053b3d0, kernel=0x7c050f20
thread block = 0,9,0
GPGPU-Sim uArch: Shader 494 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6083b9b0, kernel=0x7c050f20
thread block = 1,9,0
GPGPU-Sim uArch: Shader 495 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x60b3bf90, kernel=0x7c050f20
thread block = 2,9,0
GPGPU-Sim uArch: Shader 496 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x60e3c570, kernel=0x7c050f20
thread block = 3,9,0
GPGPU-Sim uArch: Shader 497 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6113cc10, kernel=0x7c050f20
thread block = 4,9,0
GPGPU-Sim uArch: Shader 498 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6143d1f0, kernel=0x7c050f20
thread block = 5,9,0
GPGPU-Sim uArch: Shader 499 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6173d7d0, kernel=0x7c050f20
thread block = 6,9,0
GPGPU-Sim uArch: Shader 500 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x61a3ddb0, kernel=0x7c050f20
thread block = 7,9,0
GPGPU-Sim uArch: Shader 501 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x61d3e390, kernel=0x7c050f20
thread block = 8,9,0
GPGPU-Sim uArch: Shader 502 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6203e970, kernel=0x7c050f20
thread block = 9,9,0
GPGPU-Sim uArch: Shader 503 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6233ef50, kernel=0x7c050f20
thread block = 10,9,0
GPGPU-Sim uArch: Shader 504 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6263f530, kernel=0x7c050f20
thread block = 11,9,0
GPGPU-Sim uArch: Shader 505 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6293fbd0, kernel=0x7c050f20
thread block = 12,9,0
GPGPU-Sim uArch: Shader 506 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x62c401b0, kernel=0x7c050f20
thread block = 0,10,0
GPGPU-Sim uArch: Shader 507 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x62f40790, kernel=0x7c050f20
thread block = 1,10,0
GPGPU-Sim uArch: Shader 508 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63240d70, kernel=0x7c050f20
thread block = 2,10,0
GPGPU-Sim uArch: Shader 509 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63541350, kernel=0x7c050f20
thread block = 3,10,0
GPGPU-Sim uArch: Shader 510 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63841930, kernel=0x7c050f20
thread block = 4,10,0
GPGPU-Sim uArch: Shader 511 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63b41f10, kernel=0x7c050f20
thread block = 5,10,0
GPGPU-Sim uArch: Shader 512 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63e424f0, kernel=0x7c050f20
thread block = 6,10,0
GPGPU-Sim uArch: Shader 513 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64142b90, kernel=0x7c050f20
thread block = 7,10,0
GPGPU-Sim uArch: Shader 514 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64443170, kernel=0x7c050f20
thread block = 8,10,0
GPGPU-Sim uArch: Shader 515 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64743750, kernel=0x7c050f20
thread block = 9,10,0
GPGPU-Sim uArch: Shader 516 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64a43d30, kernel=0x7c050f20
thread block = 10,10,0
GPGPU-Sim uArch: Shader 517 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64d44310, kernel=0x7c050f20
thread block = 11,10,0
GPGPU-Sim uArch: Shader 518 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x650448f0, kernel=0x7c050f20
thread block = 12,10,0
GPGPU-Sim uArch: Shader 519 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x65344ed0, kernel=0x7c050f20
thread block = 0,11,0
GPGPU-Sim uArch: Shader 520 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x656454b0, kernel=0x7c050f20
thread block = 1,11,0
GPGPU-Sim uArch: Shader 521 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x65945b50, kernel=0x7c050f20
thread block = 2,11,0
GPGPU-Sim uArch: Shader 522 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x65c46130, kernel=0x7c050f20
thread block = 3,11,0
GPGPU-Sim uArch: Shader 523 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x65f46710, kernel=0x7c050f20
thread block = 4,11,0
GPGPU-Sim uArch: Shader 524 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x66246cf0, kernel=0x7c050f20
thread block = 5,11,0
GPGPU-Sim uArch: Shader 525 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x665472d0, kernel=0x7c050f20
thread block = 6,11,0
GPGPU-Sim uArch: Shader 526 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x668478b0, kernel=0x7c050f20
thread block = 7,11,0
GPGPU-Sim uArch: Shader 527 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x66b47e90, kernel=0x7c050f20
thread block = 8,11,0
GPGPU-Sim uArch: Shader 528 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x66e48470, kernel=0x7c050f20
thread block = 9,11,0
GPGPU-Sim uArch: Shader 529 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x67148b10, kernel=0x7c050f20
thread block = 10,11,0
GPGPU-Sim uArch: Shader 530 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x674490f0, kernel=0x7c050f20
thread block = 11,11,0
GPGPU-Sim uArch: Shader 531 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x677496d0, kernel=0x7c050f20
thread block = 12,11,0
GPGPU-Sim uArch: Shader 532 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x67a49cb0, kernel=0x7c050f20
thread block = 0,12,0
GPGPU-Sim uArch: Shader 533 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x67d4a290, kernel=0x7c050f20
thread block = 1,12,0
GPGPU-Sim uArch: Shader 534 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6804a870, kernel=0x7c050f20
thread block = 2,12,0
GPGPU-Sim uArch: Shader 535 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6834ae50, kernel=0x7c050f20
thread block = 3,12,0
GPGPU-Sim uArch: Shader 536 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6864b430, kernel=0x7c050f20
thread block = 4,12,0
GPGPU-Sim uArch: Shader 537 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6894bad0, kernel=0x7c050f20
thread block = 5,12,0
GPGPU-Sim uArch: Shader 538 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x68c4c0b0, kernel=0x7c050f20
thread block = 6,12,0
GPGPU-Sim uArch: Shader 539 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x68f4c690, kernel=0x7c050f20
thread block = 7,12,0
GPGPU-Sim uArch: Shader 540 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6924cc70, kernel=0x7c050f20
thread block = 8,12,0
GPGPU-Sim uArch: Shader 541 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6954d250, kernel=0x7c050f20
thread block = 9,12,0
GPGPU-Sim uArch: Shader 542 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6984d830, kernel=0x7c050f20
thread block = 10,12,0
GPGPU-Sim uArch: Shader 543 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x69b4de10, kernel=0x7c050f20
thread block = 11,12,0
GPGPU-Sim uArch: Shader 544 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x69e4e3f0, kernel=0x7c050f20
thread block = 12,12,0
Destroy streams for kernel 6: size 0
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 7264
gpu_sim_insn = 1237247
gpu_ipc =     170.3259
gpu_tot_sim_cycle = 40326
gpu_tot_sim_insn = 3760820
gpu_tot_ipc =      93.2604
gpu_tot_issued_cta = 513
gpu_occupancy = 10.3292% 
gpu_tot_occupancy = 10.2575% 
max_total_param_size = 0
gpu_stall_dramfull = 7182
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.4262
partiton_level_parallism_total  =       2.5066
partiton_level_parallism_util =      22.2505
partiton_level_parallism_util_total  =      17.9225
L2_BW  =     160.3351 GB/Sec
L2_BW_total  =      90.8007 GB/Sec
gpu_total_sim_rate=3147

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 421, Miss = 416, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 98
	L1D_cache_core[1]: Access = 3320, Miss = 1199, Miss_rate = 0.361, Pending_hits = 1713, Reservation_fails = 394
	L1D_cache_core[2]: Access = 3224, Miss = 1178, Miss_rate = 0.365, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[3]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 321
	L1D_cache_core[4]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[5]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[6]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[7]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[8]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[9]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[10]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[11]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[12]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[13]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[14]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[15]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[16]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[17]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 280
	L1D_cache_core[18]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[19]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[20]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 700
	L1D_cache_core[21]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 322
	L1D_cache_core[22]: Access = 368, Miss = 137, Miss_rate = 0.372, Pending_hits = 201, Reservation_fails = 26
	L1D_cache_core[23]: Access = 419, Miss = 414, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 132
	L1D_cache_core[24]: Access = 3848, Miss = 1463, Miss_rate = 0.380, Pending_hits = 1849, Reservation_fails = 735
	L1D_cache_core[25]: Access = 3719, Miss = 1429, Miss_rate = 0.384, Pending_hits = 1820, Reservation_fails = 750
	L1D_cache_core[26]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 721
	L1D_cache_core[27]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 708
	L1D_cache_core[28]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 1081
	L1D_cache_core[29]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 914
	L1D_cache_core[30]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 741
	L1D_cache_core[31]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1022
	L1D_cache_core[32]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 741
	L1D_cache_core[33]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 863
	L1D_cache_core[34]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 887
	L1D_cache_core[35]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 801
	L1D_cache_core[36]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 833
	L1D_cache_core[37]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 801
	L1D_cache_core[38]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 2687
	L1D_cache_core[39]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 875
	L1D_cache_core[40]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 845
	L1D_cache_core[41]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 1155
	L1D_cache_core[42]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 815
	L1D_cache_core[43]: Access = 3476, Miss = 1342, Miss_rate = 0.386, Pending_hits = 1820, Reservation_fails = 843
	L1D_cache_core[44]: Access = 3400, Miss = 1296, Miss_rate = 0.381, Pending_hits = 1848, Reservation_fails = 745
	L1D_cache_core[45]: Access = 373, Miss = 142, Miss_rate = 0.381, Pending_hits = 203, Reservation_fails = 72
	L1D_cache_core[46]: Access = 417, Miss = 412, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 123
	L1D_cache_core[47]: Access = 3320, Miss = 1207, Miss_rate = 0.364, Pending_hits = 1577, Reservation_fails = 261
	L1D_cache_core[48]: Access = 3174, Miss = 1168, Miss_rate = 0.368, Pending_hits = 1540, Reservation_fails = 228
	L1D_cache_core[49]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 248
	L1D_cache_core[50]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 211
	L1D_cache_core[51]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 208
	L1D_cache_core[52]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 222
	L1D_cache_core[53]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 205
	L1D_cache_core[54]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 223
	L1D_cache_core[55]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 206
	L1D_cache_core[56]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 221
	L1D_cache_core[57]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 218
	L1D_cache_core[58]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 207
	L1D_cache_core[59]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 208
	L1D_cache_core[60]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 221
	L1D_cache_core[61]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 243
	L1D_cache_core[62]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 266
	L1D_cache_core[63]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 207
	L1D_cache_core[64]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 230
	L1D_cache_core[65]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 218
	L1D_cache_core[66]: Access = 2868, Miss = 1081, Miss_rate = 0.377, Pending_hits = 1476, Reservation_fails = 202
	L1D_cache_core[67]: Access = 2744, Miss = 1040, Miss_rate = 0.379, Pending_hits = 1448, Reservation_fails = 213
	L1D_cache_core[68]: Access = 280, Miss = 106, Miss_rate = 0.379, Pending_hits = 148, Reservation_fails = 48
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 209011
	L1D_total_cache_misses = 79969
	L1D_total_cache_miss_rate = 0.3826
	L1D_total_cache_pending_hits = 107310
	L1D_total_cache_reservation_fails = 31033
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 618
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 107310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 107310
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 29078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 246372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 69949

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1613
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 29420
ctas_completed 513, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 
distro:
90, 90, 90, 45, 
gpgpu_n_tot_thrd_icount = 4198912
gpgpu_n_tot_w_icount = 131216
gpgpu_n_stall_shd_mem = 90156
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31134
gpgpu_n_mem_write_global = 69949
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 386874
gpgpu_n_store_insn = 129164
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 85656
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4500
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:88230	W0_Idle:2291489	W0_Scoreboard:2065319	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:45	W14:62	W15:45	W16:600	W17:1	W18:1	W19:1	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:111063
single_issue_nums: WS0:33198	WS1:32808	WS2:32808	WS3:32402	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 249072 {8:31134,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2797960 {40:69949,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1245360 {40:31134,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 559592 {8:69949,}
maxmflatency = 1566 
max_icnt2mem_latency = 847 
maxmrqlatency = 57 
max_icnt2sh_latency = 823 
averagemflatency = 600 
avg_icnt2mem_latency = 198 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 239 
mrq_lat_table:2122 	1465 	999 	644 	339 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4859 	33358 	56963 	5903 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	4089 	12807 	18240 	33618 	31859 	470 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3425 	2872 	3818 	5929 	7658 	14148 	21210 	33360 	8663 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	9 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5406      5411      5560      5360      5414      5398         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5544      5397      5443      5447      5410      5365         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5409      5414      5463      5382      5376      5703         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5386      5415      5370      5458      5707      5386         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5535      5389      5409      5378      5395      5390         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5402      5543      5386      5422      5391      5386         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5417      5406      5442      5403      5402      5365         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5394      5465      5369      5358      5374      5699         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5398      5386      5454      5543      5377      5368         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5512      5403      5373      5361      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5398      5387      5373      5362      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5401      5434      5402      5356      5369         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5527      5395      5372      5423      5422      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5407      5442      5414      5361      5377      5366         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5519      5394      5406      5450      5803      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5393      5552      5471      5413      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5402      5410      5365      5406      5398      5690         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5386      5390      5430      5387      5394      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5409      5417      5386      5374      5358      5370         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5386      5394      5470      5446      5698      5394         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5418      5406      5383      5438      5378      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5523      5385      5442      5399      5360      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5457      5398      5423      5418      5611      5369         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5397      5540      5364      5373      5379      5687         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5395      5543      5544      5377      5361      5373         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5407      5402      5366      5438      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5391      5539      5368      5357      5398      5394         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5406      5403      5451      5422      5414      5373         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5531      5462      5365      5386      5361      5399         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5403      5414      5413      5376      5382      5372         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5386      5527      5406      5356      5819      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5660      5386      5478      5399      5362      5390         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      12867     13375     11056     11125     11727     11135    none      none      none      none      none      none      none      none      none      none  
dram[1]:      14572     12330     10061     10051     10338     10142    none      none      none      none      none      none      none      none      none      none  
dram[2]:      10078     13381     11002     12357     10302     11705    none      none      none      none      none      none      none      none      none      none  
dram[3]:      13253     13714     11208     11812     11377     11008    none      none      none      none      none      none      none      none      none      none  
dram[4]:      15751     12184     11823     12178     11760     12182    none      none      none      none      none      none      none      none      none      none  
dram[5]:      12684     14117     11036     11682     10150     10579    none      none      none      none      none      none      none      none      none      none  
dram[6]:      13172     13674     11657     11981     11520     11504    none      none      none      none      none      none      none      none      none      none  
dram[7]:      12937     13582     10678     11548     11281     11190    none      none      none      none      none      none      none      none      none      none  
dram[8]:      13929     10480      9927      9883      9605      9600    none      none      none      none      none      none      none      none      none      none  
dram[9]:      13752     14577     11225     11335     10977     11273    none      none      none      none      none      none      none      none      none      none  
dram[10]:      13777     10351     11233     10994     10886     10894    none      none      none      none      none      none      none      none      none      none  
dram[11]:      12098     13598     10631     10303     10261     10276    none      none      none      none      none      none      none      none      none      none  
dram[12]:      14419     11324      9575      9634      9731      9559    none      none      none      none      none      none      none      none      none      none  
dram[13]:      13732     13581     10755     11154     11265     11061    none      none      none      none      none      none      none      none      none      none  
dram[14]:      15242     13854     10278     10565     10895     10570    none      none      none      none      none      none      none      none      none      none  
dram[15]:      11647     14440      9541      9638      9483      9287    none      none      none      none      none      none      none      none      none      none  
dram[16]:      12864     12575     11477     10915     10958     11027    none      none      none      none      none      none      none      none      none      none  
dram[17]:      13408     13416     10458     10687     10304     10080    none      none      none      none      none      none      none      none      none      none  
dram[18]:      12626     12525     10055     10002      9845      9431    none      none      none      none      none      none      none      none      none      none  
dram[19]:      13955     14145     11202     10921     11462     10561    none      none      none      none      none      none      none      none      none      none  
dram[20]:      13291     14321     11245     11181      9896     10998    none      none      none      none      none      none      none      none      none      none  
dram[21]:      14914     12300     10795      9858      9590      9436    none      none      none      none      none      none      none      none      none      none  
dram[22]:      13387     11670     11815     11093     11059     11214    none      none      none      none      none      none      none      none      none      none  
dram[23]:      12652     14234     11157     11458     10412     11029    none      none      none      none      none      none      none      none      none      none  
dram[24]:      12679     14749     10630     10378     10181      9958    none      none      none      none      none      none      none      none      none      none  
dram[25]:      12935     13817     10640     10705     10480     10887    none      none      none      none      none      none      none      none      none      none  
dram[26]:      12144     14535     11295     11205     10457     11096    none      none      none      none      none      none      none      none      none      none  
dram[27]:      12960     13814     11151     11243     10826     11245    none      none      none      none      none      none      none      none      none      none  
dram[28]:      14020     12522     11549     10848     10537     10851    none      none      none      none      none      none      none      none      none      none  
dram[29]:      12833     11883     12361     12440     12154     12196    none      none      none      none      none      none      none      none      none      none  
dram[30]:      13819     15130     11271     10960     10991     10979    none      none      none      none      none      none      none      none      none      none  
dram[31]:      15017     11464     11508     10738     10164     10626    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        568       527      1294      1351      1394      1347         0         0         0         0         0         0         0         0         0         0
dram[1]:        497       466      1212      1261      1381      1328         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       519      1477      1434      1225      1249         0         0         0         0         0         0         0         0         0         0
dram[3]:        508       596      1218      1296      1353      1243         0         0         0         0         0         0         0         0         0         0
dram[4]:        492       581      1296      1297      1486      1449         0         0         0         0         0         0         0         0         0         0
dram[5]:        496       498      1245      1241      1244      1345         0         0         0         0         0         0         0         0         0         0
dram[6]:        491       497      1194      1198      1214      1247         0         0         0         0         0         0         0         0         0         0
dram[7]:        589       515      1217      1192      1256      1239         0         0         0         0         0         0         0         0         0         0
dram[8]:        591       340      1556      1517      1555      1534         0         0         0         0         0         0         0         0         0         0
dram[9]:        452       713      1466      1237      1223      1241         0         0         0         0         0         0         0         0         0         0
dram[10]:        613       332      1233      1272      1312      1262         0         0         0         0         0         0         0         0         0         0
dram[11]:        478       704      1488      1501      1551      1566         0         0         0         0         0         0         0         0         0         0
dram[12]:        475       349      1298      1334      1312      1330         0         0         0         0         0         0         0         0         0         0
dram[13]:        610       400      1136      1171      1289      1286         0         0         0         0         0         0         0         0         0         0
dram[14]:        580       596      1156      1283      1452      1373         0         0         0         0         0         0         0         0         0         0
dram[15]:        456       511      1213      1149      1137      1148         0         0         0         0         0         0         0         0         0         0
dram[16]:        511       372      1258      1341      1411      1315         0         0         0         0         0         0         0         0         0         0
dram[17]:        500       498      1232      1260      1274      1281         0         0         0         0         0         0         0         0         0         0
dram[18]:        533       382      1382      1387      1373      1393         0         0         0         0         0         0         0         0         0         0
dram[19]:        570       583      1219      1275      1244      1336         0         0         0         0         0         0         0         0         0         0
dram[20]:        506       593      1228      1251      1367      1275         0         0         0         0         0         0         0         0         0         0
dram[21]:        740       459      1357      1308      1266      1352         0         0         0         0         0         0         0         0         0         0
dram[22]:        394       481      1255      1310      1282      1300         0         0         0         0         0         0         0         0         0         0
dram[23]:        586       496      1205      1383      1412      1168         0         0         0         0         0         0         0         0         0         0
dram[24]:        447       510      1233      1221      1200      1278         0         0         0         0         0         0         0         0         0         0
dram[25]:        501       593      1177      1260      1272      1257         0         0         0         0         0         0         0         0         0         0
dram[26]:        385       508      1263      1264      1365      1245         0         0         0         0         0         0         0         0         0         0
dram[27]:        502       604      1357      1409      1398      1438         0         0         0         0         0         0         0         0         0         0
dram[28]:        495       408      1404      1228      1203      1213         0         0         0         0         0         0         0         0         0         0
dram[29]:        602       383      1278      1449      1323      1324         0         0         0         0         0         0         0         0         0         0
dram[30]:        605       626      1366      1453      1427      1422         0         0         0         0         0         0         0         0         0         0
dram[31]:        607       390      1344      1298      1430      1276         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30099 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005812
n_activity=398 dram_eff=0.4422
bk0: 3a 30268i bk1: 3a 30268i bk2: 41a 30252i bk3: 49a 30234i bk4: 40a 30231i bk5: 40a 30220i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.392045
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564315 

BW Util details:
bwutil = 0.005812 
total_CMD = 30280 
util_bw = 176 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 30035 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30099 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005812 
Either_Row_CoL_Bus_Util = 0.005978 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.005525 
queue_avg = 0.014696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0146962
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30102 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00568
n_activity=371 dram_eff=0.4636
bk0: 1a 30268i bk1: 3a 30268i bk2: 40a 30257i bk3: 48a 30238i bk4: 40a 30239i bk5: 40a 30204i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568465
Bank_Level_Parallism_Col = 1.576271
Bank_Level_Parallism_Ready = 1.459302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576271 

BW Util details:
bwutil = 0.005680 
total_CMD = 30280 
util_bw = 172 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 30039 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30102 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005680 
Either_Row_CoL_Bus_Util = 0.005878 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0134082
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30099 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005779
n_activity=353 dram_eff=0.4958
bk0: 3a 30268i bk1: 3a 30268i bk2: 40a 30250i bk3: 49a 30239i bk4: 40a 30240i bk5: 40a 30204i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.700441
Bank_Level_Parallism_Col = 1.704036
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.704036 

BW Util details:
bwutil = 0.005779 
total_CMD = 30280 
util_bw = 175 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 30053 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30099 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005779 
Either_Row_CoL_Bus_Util = 0.005978 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0209709
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30099 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005812
n_activity=416 dram_eff=0.4231
bk0: 2a 30268i bk1: 3a 30268i bk2: 43a 30252i bk3: 48a 30238i bk4: 40a 30225i bk5: 40a 30219i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550201
Bank_Level_Parallism_Col = 1.557377
Bank_Level_Parallism_Ready = 1.448864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557377 

BW Util details:
bwutil = 0.005812 
total_CMD = 30280 
util_bw = 176 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 30031 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30099 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005812 
Either_Row_CoL_Bus_Util = 0.005978 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.005525 
queue_avg = 0.023349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0233487
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30101 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005746
n_activity=340 dram_eff=0.5118
bk0: 1a 30268i bk1: 4a 30266i bk2: 41a 30245i bk3: 48a 30233i bk4: 40a 30232i bk5: 40a 30209i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.691983
Bank_Level_Parallism_Col = 1.688034
Bank_Level_Parallism_Ready = 1.465517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.688034 

BW Util details:
bwutil = 0.005746 
total_CMD = 30280 
util_bw = 174 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 30043 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30101 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005746 
Either_Row_CoL_Bus_Util = 0.005911 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.005587 
queue_avg = 0.011096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0110964
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30100 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005779
n_activity=367 dram_eff=0.4768
bk0: 2a 30268i bk1: 1a 30268i bk2: 42a 30253i bk3: 50a 30230i bk4: 40a 30230i bk5: 40a 30223i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.005779 
total_CMD = 30280 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 30035 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30100 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005779 
Either_Row_CoL_Bus_Util = 0.005945 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.005556 
queue_avg = 0.013771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0137715
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30100 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005746
n_activity=357 dram_eff=0.4874
bk0: 2a 30268i bk1: 2a 30268i bk2: 41a 30250i bk3: 49a 30235i bk4: 40a 30231i bk5: 40a 30209i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617284
Bank_Level_Parallism_Col = 1.610879
Bank_Level_Parallism_Ready = 1.471264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.610879 

BW Util details:
bwutil = 0.005746 
total_CMD = 30280 
util_bw = 174 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 30037 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30100 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005746 
Either_Row_CoL_Bus_Util = 0.005945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0243725
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30100 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005779
n_activity=382 dram_eff=0.4581
bk0: 5a 30268i bk1: 2a 30268i bk2: 40a 30252i bk3: 48a 30240i bk4: 40a 30233i bk5: 40a 30208i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.656652
Bank_Level_Parallism_Col = 1.659389
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.659389 

BW Util details:
bwutil = 0.005779 
total_CMD = 30280 
util_bw = 175 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 30047 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30100 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005779 
Either_Row_CoL_Bus_Util = 0.005945 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.005556 
queue_avg = 0.034808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0348085
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30099 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005779
n_activity=467 dram_eff=0.3747
bk0: 4a 30268i bk1: 1a 30268i bk2: 41a 30257i bk3: 49a 30236i bk4: 40a 30229i bk5: 40a 30224i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462745
Bank_Level_Parallism_Col = 1.462151
Bank_Level_Parallism_Ready = 1.348571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462151 

BW Util details:
bwutil = 0.005779 
total_CMD = 30280 
util_bw = 175 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 30025 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30099 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005779 
Either_Row_CoL_Bus_Util = 0.005978 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0166116
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30099 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005779
n_activity=437 dram_eff=0.4005
bk0: 1a 30268i bk1: 4a 30267i bk2: 42a 30252i bk3: 48a 30235i bk4: 40a 30239i bk5: 40a 30209i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533864
Bank_Level_Parallism_Col = 1.534413
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530364 

BW Util details:
bwutil = 0.005779 
total_CMD = 30280 
util_bw = 175 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 30029 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30099 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005779 
Either_Row_CoL_Bus_Util = 0.005978 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00752972
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30100 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005746
n_activity=417 dram_eff=0.4173
bk0: 4a 30268i bk1: 1a 30268i bk2: 40a 30253i bk3: 49a 30234i bk4: 40a 30232i bk5: 40a 30220i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592437
Bank_Level_Parallism_Col = 1.587234
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587234 

BW Util details:
bwutil = 0.005746 
total_CMD = 30280 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 30042 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30100 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005746 
Either_Row_CoL_Bus_Util = 0.005945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00548217
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30102 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005713
n_activity=451 dram_eff=0.3836
bk0: 1a 30268i bk1: 4a 30267i bk2: 40a 30258i bk3: 48a 30240i bk4: 40a 30238i bk5: 40a 30219i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.390805
Bank_Level_Parallism_Col = 1.389105
Bank_Level_Parallism_Ready = 1.346821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389105 

BW Util details:
bwutil = 0.005713 
total_CMD = 30280 
util_bw = 173 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 30019 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30102 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005713 
Either_Row_CoL_Bus_Util = 0.005878 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.005618 
queue_avg = 0.007662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00766182
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30110 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005416
n_activity=380 dram_eff=0.4316
bk0: 1a 30268i bk1: 2a 30267i bk2: 41a 30255i bk3: 40a 30250i bk4: 40a 30247i bk5: 40a 30214i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429167
Bank_Level_Parallism_Col = 1.419492
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419492 

BW Util details:
bwutil = 0.005416 
total_CMD = 30280 
util_bw = 164 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 30040 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30110 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005416 
Either_Row_CoL_Bus_Util = 0.005614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0138375
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30108 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005515
n_activity=371 dram_eff=0.4501
bk0: 4a 30268i bk1: 2a 30268i bk2: 41a 30253i bk3: 40a 30252i bk4: 40a 30233i bk5: 40a 30224i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551111
Bank_Level_Parallism_Col = 1.545045
Bank_Level_Parallism_Ready = 1.347305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545045 

BW Util details:
bwutil = 0.005515 
total_CMD = 30280 
util_bw = 167 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 30055 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30108 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005515 
Either_Row_CoL_Bus_Util = 0.005680 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.005814 
queue_avg = 0.005978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00597754
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30107 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005581
n_activity=372 dram_eff=0.4543
bk0: 2a 30267i bk1: 4a 30267i bk2: 42a 30247i bk3: 41a 30242i bk4: 40a 30224i bk5: 40a 30210i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.704348
Bank_Level_Parallism_Col = 1.707965
Bank_Level_Parallism_Ready = 1.443787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.707965 

BW Util details:
bwutil = 0.005581 
total_CMD = 30280 
util_bw = 169 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 30050 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30107 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005581 
Either_Row_CoL_Bus_Util = 0.005713 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.011561 
queue_avg = 0.019089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0190885
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30109 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005449
n_activity=415 dram_eff=0.3976
bk0: 2a 30268i bk1: 1a 30268i bk2: 40a 30252i bk3: 42a 30236i bk4: 40a 30230i bk5: 40a 30214i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.539419
Bank_Level_Parallism_Ready = 1.442424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539419 

BW Util details:
bwutil = 0.005449 
total_CMD = 30280 
util_bw = 165 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 30033 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30109 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005449 
Either_Row_CoL_Bus_Util = 0.005647 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0164465
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30100 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005746
n_activity=341 dram_eff=0.5103
bk0: 3a 30268i bk1: 2a 30268i bk2: 41a 30249i bk3: 48a 30249i bk4: 40a 30237i bk5: 40a 30199i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.648069
Bank_Level_Parallism_Col = 1.650655
Bank_Level_Parallism_Ready = 1.431034
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.650655 

BW Util details:
bwutil = 0.005746 
total_CMD = 30280 
util_bw = 174 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 30047 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30100 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005746 
Either_Row_CoL_Bus_Util = 0.005945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.026354
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30098 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005812
n_activity=316 dram_eff=0.557
bk0: 3a 30268i bk1: 3a 30265i bk2: 40a 30245i bk3: 50a 30235i bk4: 40a 30223i bk5: 40a 30216i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803571
Bank_Level_Parallism_Col = 1.778280
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.778280 

BW Util details:
bwutil = 0.005812 
total_CMD = 30280 
util_bw = 176 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 30056 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30098 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005812 
Either_Row_CoL_Bus_Util = 0.006011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0147292
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30102 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005746
n_activity=317 dram_eff=0.5489
bk0: 3a 30268i bk1: 2a 30268i bk2: 40a 30250i bk3: 49a 30234i bk4: 40a 30226i bk5: 40a 30210i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.768889
Bank_Level_Parallism_Col = 1.757848
Bank_Level_Parallism_Ready = 1.482759
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.757848 

BW Util details:
bwutil = 0.005746 
total_CMD = 30280 
util_bw = 174 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 30055 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30102 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005746 
Either_Row_CoL_Bus_Util = 0.005878 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.011236 
queue_avg = 0.010304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0103038
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30098 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005845
n_activity=390 dram_eff=0.4538
bk0: 3a 30268i bk1: 3a 30268i bk2: 43a 30248i bk3: 48a 30246i bk4: 40a 30232i bk5: 40a 30192i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693277
Bank_Level_Parallism_Col = 1.696581
Bank_Level_Parallism_Ready = 1.508475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.696581 

BW Util details:
bwutil = 0.005845 
total_CMD = 30280 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 30042 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30098 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005845 
Either_Row_CoL_Bus_Util = 0.006011 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.005495 
queue_avg = 0.014927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0149273
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30090 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006077
n_activity=406 dram_eff=0.4532
bk0: 2a 30267i bk1: 5a 30268i bk2: 41a 30253i bk3: 48a 30240i bk4: 48a 30227i bk5: 40a 30209i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562500
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.413043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.006077 
total_CMD = 30280 
util_bw = 184 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 30024 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30090 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.006077 
Either_Row_CoL_Bus_Util = 0.006275 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0161162
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30096 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005878
n_activity=491 dram_eff=0.3625
bk0: 2a 30268i bk1: 2a 30268i bk2: 42a 30256i bk3: 50a 30239i bk4: 42a 30237i bk5: 40a 30225i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387833
Bank_Level_Parallism_Col = 1.391473
Bank_Level_Parallism_Ready = 1.280899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391473 

BW Util details:
bwutil = 0.005878 
total_CMD = 30280 
util_bw = 178 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 30017 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30096 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005878 
Either_Row_CoL_Bus_Util = 0.006077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.011889
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30094 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005945
n_activity=445 dram_eff=0.4045
bk0: 1a 30268i bk1: 2a 30268i bk2: 41a 30257i bk3: 48a 30238i bk4: 48a 30229i bk5: 40a 30206i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595142
Bank_Level_Parallism_Col = 1.603306
Bank_Level_Parallism_Ready = 1.450000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603306 

BW Util details:
bwutil = 0.005945 
total_CMD = 30280 
util_bw = 180 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 30033 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30094 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005945 
Either_Row_CoL_Bus_Util = 0.006143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0155878
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30094 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005978
n_activity=443 dram_eff=0.4086
bk0: 4a 30267i bk1: 1a 30268i bk2: 40a 30260i bk3: 48a 30241i bk4: 48a 30234i bk5: 40a 30201i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604938
Bank_Level_Parallism_Col = 1.606695
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606695 

BW Util details:
bwutil = 0.005978 
total_CMD = 30280 
util_bw = 181 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 30037 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30094 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005978 
Either_Row_CoL_Bus_Util = 0.006143 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.005376 
queue_avg = 0.028501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0285007
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30094 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005978
n_activity=355 dram_eff=0.5099
bk0: 2a 30268i bk1: 1a 30268i bk2: 41a 30251i bk3: 49a 30248i bk4: 48a 30226i bk5: 40a 30207i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665254
Bank_Level_Parallism_Col = 1.652361
Bank_Level_Parallism_Ready = 1.497238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.652361 

BW Util details:
bwutil = 0.005978 
total_CMD = 30280 
util_bw = 181 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 30044 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30094 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005978 
Either_Row_CoL_Bus_Util = 0.006143 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.005376 
queue_avg = 0.011493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0114927
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30092 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006044
n_activity=385 dram_eff=0.4753
bk0: 2a 30268i bk1: 4a 30268i bk2: 41a 30259i bk3: 48a 30245i bk4: 48a 30218i bk5: 40a 30214i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509652
Bank_Level_Parallism_Col = 1.509804
Bank_Level_Parallism_Ready = 1.382514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509804 

BW Util details:
bwutil = 0.006044 
total_CMD = 30280 
util_bw = 183 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 30021 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30092 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.006044 
Either_Row_CoL_Bus_Util = 0.006209 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.005319 
queue_avg = 0.015125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0151255
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30093 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005978
n_activity=393 dram_eff=0.4606
bk0: 2a 30268i bk1: 1a 30268i bk2: 41a 30251i bk3: 49a 30245i bk4: 48a 30230i bk5: 40a 30208i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589431
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.005978 
total_CMD = 30280 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 30034 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30093 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005978 
Either_Row_CoL_Bus_Util = 0.006176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00970938
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30092 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006011
n_activity=387 dram_eff=0.4703
bk0: 2a 30267i bk1: 4a 30267i bk2: 40a 30246i bk3: 48a 30240i bk4: 48a 30207i bk5: 40a 30223i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654619
Bank_Level_Parallism_Col = 1.653061
Bank_Level_Parallism_Ready = 1.472528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.653061 

BW Util details:
bwutil = 0.006011 
total_CMD = 30280 
util_bw = 182 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 30031 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30092 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.006011 
Either_Row_CoL_Bus_Util = 0.006209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0117239
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30093 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005978
n_activity=445 dram_eff=0.4067
bk0: 1a 30268i bk1: 2a 30267i bk2: 41a 30257i bk3: 49a 30252i bk4: 48a 30227i bk5: 40a 30213i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466926
Bank_Level_Parallism_Col = 1.472222
Bank_Level_Parallism_Ready = 1.436464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472222 

BW Util details:
bwutil = 0.005978 
total_CMD = 30280 
util_bw = 181 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 30023 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30093 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005978 
Either_Row_CoL_Bus_Util = 0.006176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00875165
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30092 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006011
n_activity=402 dram_eff=0.4527
bk0: 4a 30267i bk1: 1a 30266i bk2: 41a 30250i bk3: 48a 30244i bk4: 48a 30226i bk5: 40a 30225i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580247
Bank_Level_Parallism_Col = 1.560166
Bank_Level_Parallism_Ready = 1.302198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.006011 
total_CMD = 30280 
util_bw = 182 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 30037 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30092 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.006011 
Either_Row_CoL_Bus_Util = 0.006209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.007893
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30087 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006176
n_activity=391 dram_eff=0.4783
bk0: 4a 30267i bk1: 5a 30265i bk2: 42a 30256i bk3: 48a 30240i bk4: 48a 30220i bk5: 40a 30204i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571970
Bank_Level_Parallism_Col = 1.585271
Bank_Level_Parallism_Ready = 1.422460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585271 

BW Util details:
bwutil = 0.006176 
total_CMD = 30280 
util_bw = 187 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 30016 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30087 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.006176 
Either_Row_CoL_Bus_Util = 0.006374 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0340159
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30280 n_nop=30093 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005978
n_activity=445 dram_eff=0.4067
bk0: 1a 30268i bk1: 2a 30268i bk2: 40a 30243i bk3: 50a 30248i bk4: 48a 30242i bk5: 40a 30234i bk6: 0a 30280i bk7: 0a 30280i bk8: 0a 30280i bk9: 0a 30280i bk10: 0a 30280i bk11: 0a 30280i bk12: 0a 30280i bk13: 0a 30280i bk14: 0a 30280i bk15: 0a 30280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443548
Bank_Level_Parallism_Col = 1.448560
Bank_Level_Parallism_Ready = 1.276243
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432099 

BW Util details:
bwutil = 0.005978 
total_CMD = 30280 
util_bw = 181 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 30032 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30280 
n_nop = 30093 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.005978 
Either_Row_CoL_Bus_Util = 0.006176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00719947

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1524, Miss = 88, Miss_rate = 0.058, Pending_hits = 10, Reservation_fails = 323
L2_cache_bank[1]: Access = 1663, Miss = 96, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 246
L2_cache_bank[2]: Access = 1441, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 239
L2_cache_bank[3]: Access = 1577, Miss = 92, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[4]: Access = 1455, Miss = 86, Miss_rate = 0.059, Pending_hits = 9, Reservation_fails = 196
L2_cache_bank[5]: Access = 1772, Miss = 96, Miss_rate = 0.054, Pending_hits = 12, Reservation_fails = 231
L2_cache_bank[6]: Access = 1568, Miss = 90, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 343
L2_cache_bank[7]: Access = 1701, Miss = 94, Miss_rate = 0.055, Pending_hits = 9, Reservation_fails = 216
L2_cache_bank[8]: Access = 1525, Miss = 88, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 335
L2_cache_bank[9]: Access = 1651, Miss = 92, Miss_rate = 0.056, Pending_hits = 6, Reservation_fails = 263
L2_cache_bank[10]: Access = 1483, Miss = 86, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 254
L2_cache_bank[11]: Access = 1775, Miss = 96, Miss_rate = 0.054, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[12]: Access = 1440, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 204
L2_cache_bank[13]: Access = 1720, Miss = 96, Miss_rate = 0.056, Pending_hits = 10, Reservation_fails = 219
L2_cache_bank[14]: Access = 1469, Miss = 86, Miss_rate = 0.059, Pending_hits = 9, Reservation_fails = 357
L2_cache_bank[15]: Access = 1721, Miss = 96, Miss_rate = 0.056, Pending_hits = 12, Reservation_fails = 180
L2_cache_bank[16]: Access = 1525, Miss = 88, Miss_rate = 0.058, Pending_hits = 10, Reservation_fails = 350
L2_cache_bank[17]: Access = 1586, Miss = 94, Miss_rate = 0.059, Pending_hits = 25, Reservation_fails = 629
L2_cache_bank[18]: Access = 1523, Miss = 88, Miss_rate = 0.058, Pending_hits = 12, Reservation_fails = 449
L2_cache_bank[19]: Access = 1644, Miss = 94, Miss_rate = 0.057, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[20]: Access = 1525, Miss = 88, Miss_rate = 0.058, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[21]: Access = 1548, Miss = 92, Miss_rate = 0.059, Pending_hits = 21, Reservation_fails = 572
L2_cache_bank[22]: Access = 1483, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 339
L2_cache_bank[23]: Access = 1545, Miss = 92, Miss_rate = 0.060, Pending_hits = 27, Reservation_fails = 790
L2_cache_bank[24]: Access = 1441, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 233
L2_cache_bank[25]: Access = 1440, Miss = 84, Miss_rate = 0.058, Pending_hits = 3, Reservation_fails = 121
L2_cache_bank[26]: Access = 1526, Miss = 88, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 330
L2_cache_bank[27]: Access = 1484, Miss = 86, Miss_rate = 0.058, Pending_hits = 7, Reservation_fails = 107
L2_cache_bank[28]: Access = 1526, Miss = 88, Miss_rate = 0.058, Pending_hits = 10, Reservation_fails = 349
L2_cache_bank[29]: Access = 1567, Miss = 90, Miss_rate = 0.057, Pending_hits = 9, Reservation_fails = 331
L2_cache_bank[30]: Access = 1440, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 246
L2_cache_bank[31]: Access = 1484, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 352
L2_cache_bank[32]: Access = 1482, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[33]: Access = 1619, Miss = 94, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 211
L2_cache_bank[34]: Access = 1527, Miss = 88, Miss_rate = 0.058, Pending_hits = 7, Reservation_fails = 203
L2_cache_bank[35]: Access = 1661, Miss = 96, Miss_rate = 0.058, Pending_hits = 11, Reservation_fails = 246
L2_cache_bank[36]: Access = 1482, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 231
L2_cache_bank[37]: Access = 1618, Miss = 94, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 197
L2_cache_bank[38]: Access = 1568, Miss = 90, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 331
L2_cache_bank[39]: Access = 1662, Miss = 96, Miss_rate = 0.058, Pending_hits = 12, Reservation_fails = 239
L2_cache_bank[40]: Access = 1525, Miss = 88, Miss_rate = 0.058, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[41]: Access = 1732, Miss = 104, Miss_rate = 0.060, Pending_hits = 7, Reservation_fails = 204
L2_cache_bank[42]: Access = 1483, Miss = 86, Miss_rate = 0.058, Pending_hits = 8, Reservation_fails = 97
L2_cache_bank[43]: Access = 1720, Miss = 100, Miss_rate = 0.058, Pending_hits = 12, Reservation_fails = 479
L2_cache_bank[44]: Access = 1440, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[45]: Access = 1679, Miss = 100, Miss_rate = 0.060, Pending_hits = 10, Reservation_fails = 239
L2_cache_bank[46]: Access = 1483, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 343
L2_cache_bank[47]: Access = 1648, Miss = 100, Miss_rate = 0.061, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[48]: Access = 1484, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 256
L2_cache_bank[49]: Access = 1712, Miss = 100, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 211
L2_cache_bank[50]: Access = 1525, Miss = 88, Miss_rate = 0.058, Pending_hits = 11, Reservation_fails = 233
L2_cache_bank[51]: Access = 1753, Miss = 102, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 336
L2_cache_bank[52]: Access = 1483, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 259
L2_cache_bank[53]: Access = 1712, Miss = 100, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[54]: Access = 1483, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 226
L2_cache_bank[55]: Access = 1755, Miss = 102, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 340
L2_cache_bank[56]: Access = 1483, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 369
L2_cache_bank[57]: Access = 1713, Miss = 100, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 102
L2_cache_bank[58]: Access = 1525, Miss = 88, Miss_rate = 0.058, Pending_hits = 12, Reservation_fails = 341
L2_cache_bank[59]: Access = 1713, Miss = 100, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 122
L2_cache_bank[60]: Access = 1568, Miss = 90, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[61]: Access = 1882, Miss = 108, Miss_rate = 0.057, Pending_hits = 9, Reservation_fails = 324
L2_cache_bank[62]: Access = 1438, Miss = 84, Miss_rate = 0.058, Pending_hits = 5, Reservation_fails = 92
L2_cache_bank[63]: Access = 1753, Miss = 102, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 101083
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0579
L2_total_cache_pending_hits = 610
L2_total_cache_reservation_fails = 17911
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24883
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 610
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 69742
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31744
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 69949
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17911
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=101083
icnt_total_pkts_simt_to_mem=101083
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 101083
Req_Network_cycles = 40326
Req_Network_injected_packets_per_cycle =       2.5066 
Req_Network_conflicts_per_cycle =       0.4596
Req_Network_conflicts_per_cycle_util =       3.3354
Req_Bank_Level_Parallism =      18.1902
Req_Network_in_buffer_full_per_cycle =       0.0633
Req_Network_in_buffer_avg_util =       4.8959
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0641

Reply_Network_injected_packets_num = 101083
Reply_Network_cycles = 40326
Reply_Network_injected_packets_per_cycle =        2.5066
Reply_Network_conflicts_per_cycle =        7.2788
Reply_Network_conflicts_per_cycle_util =      38.4647
Reply_Bank_Level_Parallism =      13.2464
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       9.0308
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0313
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 55 sec (1195 sec)
gpgpu_simulation_rate = 3147 (inst/sec)
gpgpu_simulation_rate = 33 (cycle/sec)
gpgpu_silicon_slowdown = 34303030x
Processing kernel ./traces/kernel-7.traceg
-kernel name = _Z4Fan1PfS_ii
-kernel id = 7
-grid dim = (2,1,1)
-block dim = (128,1,1)
-shmem = 0
-nregs = 15
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-7.traceg
GPGPU-Sim uArch: Shader 552 bind to kernel 7 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x6b6513b0, kernel=0x83375c50
thread block = 0,0,0
GPGPU-Sim uArch: Shader 553 bind to kernel 7 '_Z4Fan1PfS_ii'
Starting issue_block2core, core=0x6b951a50, kernel=0x83375c50
thread block = 1,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 5901
gpu_sim_insn = 8780
gpu_ipc =       1.4879
gpu_tot_sim_cycle = 46227
gpu_tot_sim_insn = 3769600
gpu_tot_ipc =      81.5454
gpu_tot_issued_cta = 515
gpu_occupancy = 5.2180% 
gpu_tot_occupancy = 10.2497% 
max_total_param_size = 0
gpu_stall_dramfull = 7182
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0695
partiton_level_parallism_total  =       2.1955
partiton_level_parallism_util =       1.4488
partiton_level_parallism_util_total  =      17.1354
L2_BW  =       2.5168 GB/Sec
L2_BW_total  =      79.5311 GB/Sec
gpu_total_sim_rate=3032

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 421, Miss = 416, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 98
	L1D_cache_core[1]: Access = 3320, Miss = 1199, Miss_rate = 0.361, Pending_hits = 1713, Reservation_fails = 394
	L1D_cache_core[2]: Access = 3224, Miss = 1178, Miss_rate = 0.365, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[3]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 321
	L1D_cache_core[4]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[5]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[6]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[7]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[8]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[9]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[10]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[11]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[12]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[13]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[14]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[15]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[16]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[17]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 280
	L1D_cache_core[18]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[19]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[20]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 700
	L1D_cache_core[21]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 322
	L1D_cache_core[22]: Access = 368, Miss = 137, Miss_rate = 0.372, Pending_hits = 201, Reservation_fails = 26
	L1D_cache_core[23]: Access = 419, Miss = 414, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 132
	L1D_cache_core[24]: Access = 3848, Miss = 1463, Miss_rate = 0.380, Pending_hits = 1849, Reservation_fails = 735
	L1D_cache_core[25]: Access = 3719, Miss = 1429, Miss_rate = 0.384, Pending_hits = 1820, Reservation_fails = 750
	L1D_cache_core[26]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 721
	L1D_cache_core[27]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 708
	L1D_cache_core[28]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 1081
	L1D_cache_core[29]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 914
	L1D_cache_core[30]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 741
	L1D_cache_core[31]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1022
	L1D_cache_core[32]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 741
	L1D_cache_core[33]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 863
	L1D_cache_core[34]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 887
	L1D_cache_core[35]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 801
	L1D_cache_core[36]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 833
	L1D_cache_core[37]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 801
	L1D_cache_core[38]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 2687
	L1D_cache_core[39]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 875
	L1D_cache_core[40]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 845
	L1D_cache_core[41]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 1155
	L1D_cache_core[42]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 815
	L1D_cache_core[43]: Access = 3476, Miss = 1342, Miss_rate = 0.386, Pending_hits = 1820, Reservation_fails = 843
	L1D_cache_core[44]: Access = 3400, Miss = 1296, Miss_rate = 0.381, Pending_hits = 1848, Reservation_fails = 745
	L1D_cache_core[45]: Access = 373, Miss = 142, Miss_rate = 0.381, Pending_hits = 203, Reservation_fails = 72
	L1D_cache_core[46]: Access = 417, Miss = 412, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 123
	L1D_cache_core[47]: Access = 3320, Miss = 1207, Miss_rate = 0.364, Pending_hits = 1577, Reservation_fails = 261
	L1D_cache_core[48]: Access = 3174, Miss = 1168, Miss_rate = 0.368, Pending_hits = 1540, Reservation_fails = 228
	L1D_cache_core[49]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 248
	L1D_cache_core[50]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 211
	L1D_cache_core[51]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 208
	L1D_cache_core[52]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 222
	L1D_cache_core[53]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 205
	L1D_cache_core[54]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 223
	L1D_cache_core[55]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 206
	L1D_cache_core[56]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 221
	L1D_cache_core[57]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 218
	L1D_cache_core[58]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 207
	L1D_cache_core[59]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 208
	L1D_cache_core[60]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 221
	L1D_cache_core[61]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 243
	L1D_cache_core[62]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 266
	L1D_cache_core[63]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 207
	L1D_cache_core[64]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 230
	L1D_cache_core[65]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 218
	L1D_cache_core[66]: Access = 2868, Miss = 1081, Miss_rate = 0.377, Pending_hits = 1476, Reservation_fails = 202
	L1D_cache_core[67]: Access = 2744, Miss = 1040, Miss_rate = 0.379, Pending_hits = 1448, Reservation_fails = 213
	L1D_cache_core[68]: Access = 280, Miss = 106, Miss_rate = 0.379, Pending_hits = 148, Reservation_fails = 48
	L1D_cache_core[69]: Access = 415, Miss = 410, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 128
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 209426
	L1D_total_cache_misses = 80379
	L1D_total_cache_miss_rate = 0.3838
	L1D_total_cache_pending_hits = 107315
	L1D_total_cache_reservation_fails = 31161
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 618
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 107315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 107315
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 29078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 246588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 70153

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1686
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 29475
ctas_completed 515, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 
distro:
90, 90, 90, 45, 
gpgpu_n_tot_thrd_icount = 4209280
gpgpu_n_tot_w_icount = 131540
gpgpu_n_stall_shd_mem = 90425
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31340
gpgpu_n_mem_write_global = 70153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 387282
gpgpu_n_store_insn = 129368
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 85925
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4500
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:88258	W0_Idle:2294744	W0_Scoreboard:2068888	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:0	W9:0	W10:0	W11:0	W12:34	W13:45	W14:62	W15:45	W16:600	W17:1	W18:1	W19:1	W20:1	W21:0	W22:0	W23:0	W24:0	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:111324
single_issue_nums: WS0:33288	WS1:32898	WS2:32898	WS3:32456	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 250720 {8:31340,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2806120 {40:70153,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1253600 {40:31340,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 561224 {8:70153,}
maxmflatency = 1566 
max_icnt2mem_latency = 847 
maxmrqlatency = 57 
max_icnt2sh_latency = 823 
averagemflatency = 607 
avg_icnt2mem_latency = 192 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 232 
mrq_lat_table:2122 	1465 	999 	644 	339 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5129 	33498 	56963 	5903 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	4169 	13137 	18240 	33618 	31859 	470 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3503 	2895 	3869 	5992 	7763 	14233 	21215 	33360 	8663 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	9 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5406      5411      5560      5360      5414      5398         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5544      5397      5443      5447      5410      5365         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5409      5414      5463      5382      5376      5703         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5386      5415      5370      5458      5707      5386         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5535      5389      5409      5378      5395      5390         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5402      5543      5386      5422      5391      5386         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5417      5406      5442      5403      5402      5365         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5394      5465      5369      5358      5374      5699         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5398      5386      5454      5543      5377      5368         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5512      5403      5373      5361      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5398      5387      5373      5362      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5401      5434      5402      5356      5369         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5527      5395      5372      5423      5422      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5407      5442      5414      5361      5377      5366         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5519      5394      5406      5450      5803      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5393      5552      5471      5413      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5402      5410      5365      5406      5398      5690         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5386      5390      5430      5387      5394      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5409      5417      5386      5374      5358      5370         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5386      5394      5470      5446      5698      5394         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5418      5406      5383      5438      5378      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5523      5385      5442      5399      5360      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5457      5398      5423      5418      5611      5369         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5397      5540      5364      5373      5379      5687         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5395      5543      5544      5377      5361      5373         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5407      5402      5366      5438      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5391      5539      5368      5357      5398      5394         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5406      5403      5451      5422      5414      5373         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5531      5462      5365      5386      5361      5399         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5403      5414      5413      5376      5382      5372         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5386      5527      5406      5356      5819      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5660      5386      5478      5399      5362      5390         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      13085     13594     11061     11143     11735     11140    none      none      none      none      none      none      none      none      none      none  
dram[1]:      14791     12589     10076     10056     10344     10154    none      none      none      none      none      none      none      none      none      none  
dram[2]:      10224     13613     11015     12366     10324     11705    none      none      none      none      none      none      none      none      none      none  
dram[3]:      13501     13961     11236     11831     11377     11030    none      none      none      none      none      none      none      none      none      none  
dram[4]:      15976     12442     11843     12189     11766     12197    none      none      none      none      none      none      none      none      none      none  
dram[5]:      12899     14351     11046     11695     10161     10585    none      none      none      none      none      none      none      none      none      none  
dram[6]:      13421     13921     11676     11996     11526     11522    none      none      none      none      none      none      none      none      none      none  
dram[7]:      13126     13777     10688     11564     11288     11190    none      none      none      none      none      none      none      none      none      none  
dram[8]:      14089     10716      9941      9887      9621      9618    none      none      none      none      none      none      none      none      none      none  
dram[9]:      13952     14812     11255     11351     10991     11287    none      none      none      none      none      none      none      none      none      none  
dram[10]:      13995     10559     11238     11008     10892     10901    none      none      none      none      none      none      none      none      none      none  
dram[11]:      12292     13819     10645     10308     10266     10287    none      none      none      none      none      none      none      none      none      none  
dram[12]:      14648     11568      9598      9647      9737      9565    none      none      none      none      none      none      none      none      none      none  
dram[13]:      13949     13773     10761     11165     11270     11066    none      none      none      none      none      none      none      none      none      none  
dram[14]:      15511     14083     10301     10576     10895     10580    none      none      none      none      none      none      none      none      none      none  
dram[15]:      11870     14700      9547      9647      9508      9295    none      none      none      none      none      none      none      none      none      none  
dram[16]:      13063     12796     11487     10941     10964     11027    none      none      none      none      none      none      none      none      none      none  
dram[17]:      13662     13700     10473     10695     10310     10086    none      none      none      none      none      none      none      none      none      none  
dram[18]:      12875     12810     10062     10010      9872      9445    none      none      none      none      none      none      none      none      none      none  
dram[19]:      14175     14366     11222     10926     11462     10573    none      none      none      none      none      none      none      none      none      none  
dram[20]:      13526     14569     11262     11193      9906     11004    none      none      none      none      none      none      none      none      none      none  
dram[21]:      15141     12503     10812      9871      9609      9452    none      none      none      none      none      none      none      none      none      none  
dram[22]:      13605     11939     11834     11105     11059     11231    none      none      none      none      none      none      none      none      none      none  
dram[23]:      12879     14451     11175     11472     10418     11029    none      none      none      none      none      none      none      none      none      none  
dram[24]:      12917     14952     10635     10387     10191      9979    none      none      none      none      none      none      none      none      none      none  
dram[25]:      13158     14078     10663     10717     10485     10901    none      none      none      none      none      none      none      none      none      none  
dram[26]:      12337     14735     11305     11224     10466     11101    none      none      none      none      none      none      none      none      none      none  
dram[27]:      13195     14035     11166     11250     10831     11256    none      none      none      none      none      none      none      none      none      none  
dram[28]:      14277     12798     11571     10851     10546     10856    none      none      none      none      none      none      none      none      none      none  
dram[29]:      13044     12075     12367     12459     12160     12202    none      none      none      none      none      none      none      none      none      none  
dram[30]:      14067     15357     11294     10963     10991     10985    none      none      none      none      none      none      none      none      none      none  
dram[31]:      15250     11694     11515     10757     10192     10649    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        568       527      1294      1351      1394      1347         0         0         0         0         0         0         0         0         0         0
dram[1]:        497       466      1212      1261      1381      1328         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       519      1477      1434      1225      1249         0         0         0         0         0         0         0         0         0         0
dram[3]:        508       596      1218      1296      1353      1243         0         0         0         0         0         0         0         0         0         0
dram[4]:        492       581      1296      1297      1486      1449         0         0         0         0         0         0         0         0         0         0
dram[5]:        496       498      1245      1241      1244      1345         0         0         0         0         0         0         0         0         0         0
dram[6]:        491       497      1194      1198      1214      1247         0         0         0         0         0         0         0         0         0         0
dram[7]:        589       515      1217      1192      1256      1239         0         0         0         0         0         0         0         0         0         0
dram[8]:        591       340      1556      1517      1555      1534         0         0         0         0         0         0         0         0         0         0
dram[9]:        452       713      1466      1237      1223      1241         0         0         0         0         0         0         0         0         0         0
dram[10]:        613       332      1233      1272      1312      1262         0         0         0         0         0         0         0         0         0         0
dram[11]:        478       704      1488      1501      1551      1566         0         0         0         0         0         0         0         0         0         0
dram[12]:        475       349      1298      1334      1312      1330         0         0         0         0         0         0         0         0         0         0
dram[13]:        610       400      1136      1171      1289      1286         0         0         0         0         0         0         0         0         0         0
dram[14]:        580       596      1156      1283      1452      1373         0         0         0         0         0         0         0         0         0         0
dram[15]:        456       511      1213      1149      1137      1148         0         0         0         0         0         0         0         0         0         0
dram[16]:        511       372      1258      1341      1411      1315         0         0         0         0         0         0         0         0         0         0
dram[17]:        500       498      1232      1260      1274      1281         0         0         0         0         0         0         0         0         0         0
dram[18]:        533       382      1382      1387      1373      1393         0         0         0         0         0         0         0         0         0         0
dram[19]:        570       583      1219      1275      1244      1336         0         0         0         0         0         0         0         0         0         0
dram[20]:        506       593      1228      1251      1367      1275         0         0         0         0         0         0         0         0         0         0
dram[21]:        740       459      1357      1308      1266      1352         0         0         0         0         0         0         0         0         0         0
dram[22]:        394       481      1255      1310      1282      1300         0         0         0         0         0         0         0         0         0         0
dram[23]:        586       496      1205      1383      1412      1168         0         0         0         0         0         0         0         0         0         0
dram[24]:        447       510      1233      1221      1200      1278         0         0         0         0         0         0         0         0         0         0
dram[25]:        501       593      1177      1260      1272      1257         0         0         0         0         0         0         0         0         0         0
dram[26]:        385       508      1263      1264      1365      1245         0         0         0         0         0         0         0         0         0         0
dram[27]:        502       604      1357      1409      1398      1438         0         0         0         0         0         0         0         0         0         0
dram[28]:        495       408      1404      1228      1203      1213         0         0         0         0         0         0         0         0         0         0
dram[29]:        602       383      1278      1449      1323      1324         0         0         0         0         0         0         0         0         0         0
dram[30]:        605       626      1366      1453      1427      1422         0         0         0         0         0         0         0         0         0         0
dram[31]:        607       390      1344      1298      1430      1276         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34530 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00507
n_activity=398 dram_eff=0.4422
bk0: 3a 34699i bk1: 3a 34699i bk2: 41a 34683i bk3: 49a 34665i bk4: 40a 34662i bk5: 40a 34651i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.392045
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564315 

BW Util details:
bwutil = 0.005070 
total_CMD = 34711 
util_bw = 176 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 34466 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34530 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005070 
Either_Row_CoL_Bus_Util = 0.005214 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.005525 
queue_avg = 0.012820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0128201
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34533 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004955
n_activity=371 dram_eff=0.4636
bk0: 1a 34699i bk1: 3a 34699i bk2: 40a 34688i bk3: 48a 34669i bk4: 40a 34670i bk5: 40a 34635i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568465
Bank_Level_Parallism_Col = 1.576271
Bank_Level_Parallism_Ready = 1.459302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576271 

BW Util details:
bwutil = 0.004955 
total_CMD = 34711 
util_bw = 172 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 34470 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34533 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.004955 
Either_Row_CoL_Bus_Util = 0.005128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0116966
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34530 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005042
n_activity=353 dram_eff=0.4958
bk0: 3a 34699i bk1: 3a 34699i bk2: 40a 34681i bk3: 49a 34670i bk4: 40a 34671i bk5: 40a 34635i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.700441
Bank_Level_Parallism_Col = 1.704036
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.704036 

BW Util details:
bwutil = 0.005042 
total_CMD = 34711 
util_bw = 175 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 34484 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34530 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005042 
Either_Row_CoL_Bus_Util = 0.005214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0182939
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34530 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00507
n_activity=416 dram_eff=0.4231
bk0: 2a 34699i bk1: 3a 34699i bk2: 43a 34683i bk3: 48a 34669i bk4: 40a 34656i bk5: 40a 34650i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550201
Bank_Level_Parallism_Col = 1.557377
Bank_Level_Parallism_Ready = 1.448864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557377 

BW Util details:
bwutil = 0.005070 
total_CMD = 34711 
util_bw = 176 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 34462 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34530 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005070 
Either_Row_CoL_Bus_Util = 0.005214 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.005525 
queue_avg = 0.020368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0203682
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34532 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005013
n_activity=340 dram_eff=0.5118
bk0: 1a 34699i bk1: 4a 34697i bk2: 41a 34676i bk3: 48a 34664i bk4: 40a 34663i bk5: 40a 34640i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.691983
Bank_Level_Parallism_Col = 1.688034
Bank_Level_Parallism_Ready = 1.465517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.688034 

BW Util details:
bwutil = 0.005013 
total_CMD = 34711 
util_bw = 174 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 34474 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34532 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005013 
Either_Row_CoL_Bus_Util = 0.005157 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.005587 
queue_avg = 0.009680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00967993
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34531 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005042
n_activity=367 dram_eff=0.4768
bk0: 2a 34699i bk1: 1a 34699i bk2: 42a 34684i bk3: 50a 34661i bk4: 40a 34661i bk5: 40a 34654i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.005042 
total_CMD = 34711 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 34466 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34531 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005042 
Either_Row_CoL_Bus_Util = 0.005186 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.005556 
queue_avg = 0.012013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0120135
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34531 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005013
n_activity=357 dram_eff=0.4874
bk0: 2a 34699i bk1: 2a 34699i bk2: 41a 34681i bk3: 49a 34666i bk4: 40a 34662i bk5: 40a 34640i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617284
Bank_Level_Parallism_Col = 1.610879
Bank_Level_Parallism_Ready = 1.471264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.610879 

BW Util details:
bwutil = 0.005013 
total_CMD = 34711 
util_bw = 174 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 34468 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34531 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005013 
Either_Row_CoL_Bus_Util = 0.005186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0212613
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34531 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005042
n_activity=382 dram_eff=0.4581
bk0: 5a 34699i bk1: 2a 34699i bk2: 40a 34683i bk3: 48a 34671i bk4: 40a 34664i bk5: 40a 34639i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.656652
Bank_Level_Parallism_Col = 1.659389
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.659389 

BW Util details:
bwutil = 0.005042 
total_CMD = 34711 
util_bw = 175 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 34478 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34531 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005042 
Either_Row_CoL_Bus_Util = 0.005186 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.005556 
queue_avg = 0.030365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.030365
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34530 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005042
n_activity=467 dram_eff=0.3747
bk0: 4a 34699i bk1: 1a 34699i bk2: 41a 34688i bk3: 49a 34667i bk4: 40a 34660i bk5: 40a 34655i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462745
Bank_Level_Parallism_Col = 1.462151
Bank_Level_Parallism_Ready = 1.348571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462151 

BW Util details:
bwutil = 0.005042 
total_CMD = 34711 
util_bw = 175 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 34456 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34530 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005042 
Either_Row_CoL_Bus_Util = 0.005214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0144911
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34530 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005042
n_activity=437 dram_eff=0.4005
bk0: 1a 34699i bk1: 4a 34698i bk2: 42a 34683i bk3: 48a 34666i bk4: 40a 34670i bk5: 40a 34640i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533864
Bank_Level_Parallism_Col = 1.534413
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530364 

BW Util details:
bwutil = 0.005042 
total_CMD = 34711 
util_bw = 175 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 34460 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34530 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005042 
Either_Row_CoL_Bus_Util = 0.005214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00656852
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34531 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005013
n_activity=417 dram_eff=0.4173
bk0: 4a 34699i bk1: 1a 34699i bk2: 40a 34684i bk3: 49a 34665i bk4: 40a 34663i bk5: 40a 34651i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592437
Bank_Level_Parallism_Col = 1.587234
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587234 

BW Util details:
bwutil = 0.005013 
total_CMD = 34711 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 34473 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34531 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005013 
Either_Row_CoL_Bus_Util = 0.005186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00478235
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34533 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004984
n_activity=451 dram_eff=0.3836
bk0: 1a 34699i bk1: 4a 34698i bk2: 40a 34689i bk3: 48a 34671i bk4: 40a 34669i bk5: 40a 34650i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.390805
Bank_Level_Parallism_Col = 1.389105
Bank_Level_Parallism_Ready = 1.346821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389105 

BW Util details:
bwutil = 0.004984 
total_CMD = 34711 
util_bw = 173 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 34450 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34533 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.004984 
Either_Row_CoL_Bus_Util = 0.005128 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.005618 
queue_avg = 0.006684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00668376
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34541 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004725
n_activity=380 dram_eff=0.4316
bk0: 1a 34699i bk1: 2a 34698i bk2: 41a 34686i bk3: 40a 34681i bk4: 40a 34678i bk5: 40a 34645i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429167
Bank_Level_Parallism_Col = 1.419492
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419492 

BW Util details:
bwutil = 0.004725 
total_CMD = 34711 
util_bw = 164 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 34471 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34541 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.004725 
Either_Row_CoL_Bus_Util = 0.004898 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0120711
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34539 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004811
n_activity=371 dram_eff=0.4501
bk0: 4a 34699i bk1: 2a 34699i bk2: 41a 34684i bk3: 40a 34683i bk4: 40a 34664i bk5: 40a 34655i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551111
Bank_Level_Parallism_Col = 1.545045
Bank_Level_Parallism_Ready = 1.347305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545045 

BW Util details:
bwutil = 0.004811 
total_CMD = 34711 
util_bw = 167 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 34486 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34539 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.004811 
Either_Row_CoL_Bus_Util = 0.004955 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.005814 
queue_avg = 0.005214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00521449
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34538 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004869
n_activity=372 dram_eff=0.4543
bk0: 2a 34698i bk1: 4a 34698i bk2: 42a 34678i bk3: 41a 34673i bk4: 40a 34655i bk5: 40a 34641i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.704348
Bank_Level_Parallism_Col = 1.707965
Bank_Level_Parallism_Ready = 1.443787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.707965 

BW Util details:
bwutil = 0.004869 
total_CMD = 34711 
util_bw = 169 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 34481 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34538 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.004869 
Either_Row_CoL_Bus_Util = 0.004984 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.011561 
queue_avg = 0.016652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0166518
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34540 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004754
n_activity=415 dram_eff=0.3976
bk0: 2a 34699i bk1: 1a 34699i bk2: 40a 34683i bk3: 42a 34667i bk4: 40a 34661i bk5: 40a 34645i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.539419
Bank_Level_Parallism_Ready = 1.442424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539419 

BW Util details:
bwutil = 0.004754 
total_CMD = 34711 
util_bw = 165 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 34464 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34540 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.004754 
Either_Row_CoL_Bus_Util = 0.004926 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.014347
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34531 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005013
n_activity=341 dram_eff=0.5103
bk0: 3a 34699i bk1: 2a 34699i bk2: 41a 34680i bk3: 48a 34680i bk4: 40a 34668i bk5: 40a 34630i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.648069
Bank_Level_Parallism_Col = 1.650655
Bank_Level_Parallism_Ready = 1.431034
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.650655 

BW Util details:
bwutil = 0.005013 
total_CMD = 34711 
util_bw = 174 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 34478 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34531 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005013 
Either_Row_CoL_Bus_Util = 0.005186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0229898
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34529 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00507
n_activity=316 dram_eff=0.557
bk0: 3a 34699i bk1: 3a 34696i bk2: 40a 34676i bk3: 50a 34666i bk4: 40a 34654i bk5: 40a 34647i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803571
Bank_Level_Parallism_Col = 1.778280
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.778280 

BW Util details:
bwutil = 0.005070 
total_CMD = 34711 
util_bw = 176 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 34487 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34529 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005070 
Either_Row_CoL_Bus_Util = 0.005243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.012849
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34533 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005013
n_activity=317 dram_eff=0.5489
bk0: 3a 34699i bk1: 2a 34699i bk2: 40a 34681i bk3: 49a 34665i bk4: 40a 34657i bk5: 40a 34641i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.768889
Bank_Level_Parallism_Col = 1.757848
Bank_Level_Parallism_Ready = 1.482759
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.757848 

BW Util details:
bwutil = 0.005013 
total_CMD = 34711 
util_bw = 174 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 34486 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34533 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005013 
Either_Row_CoL_Bus_Util = 0.005128 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.011236 
queue_avg = 0.008989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00898851
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34529 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005099
n_activity=390 dram_eff=0.4538
bk0: 3a 34699i bk1: 3a 34699i bk2: 43a 34679i bk3: 48a 34677i bk4: 40a 34663i bk5: 40a 34623i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693277
Bank_Level_Parallism_Col = 1.696581
Bank_Level_Parallism_Ready = 1.508475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.696581 

BW Util details:
bwutil = 0.005099 
total_CMD = 34711 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 34473 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34529 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005099 
Either_Row_CoL_Bus_Util = 0.005243 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.005495 
queue_avg = 0.013022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0130218
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34521 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005301
n_activity=406 dram_eff=0.4532
bk0: 2a 34698i bk1: 5a 34699i bk2: 41a 34684i bk3: 48a 34671i bk4: 48a 34658i bk5: 40a 34640i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562500
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.413043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.005301 
total_CMD = 34711 
util_bw = 184 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 34455 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34521 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005301 
Either_Row_CoL_Bus_Util = 0.005474 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0140589
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34527 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005128
n_activity=491 dram_eff=0.3625
bk0: 2a 34699i bk1: 2a 34699i bk2: 42a 34687i bk3: 50a 34670i bk4: 42a 34668i bk5: 40a 34656i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387833
Bank_Level_Parallism_Col = 1.391473
Bank_Level_Parallism_Ready = 1.280899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391473 

BW Util details:
bwutil = 0.005128 
total_CMD = 34711 
util_bw = 178 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 34448 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34527 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005128 
Either_Row_CoL_Bus_Util = 0.005301 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0103714
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34525 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005186
n_activity=445 dram_eff=0.4045
bk0: 1a 34699i bk1: 2a 34699i bk2: 41a 34688i bk3: 48a 34669i bk4: 48a 34660i bk5: 40a 34637i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595142
Bank_Level_Parallism_Col = 1.603306
Bank_Level_Parallism_Ready = 1.450000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603306 

BW Util details:
bwutil = 0.005186 
total_CMD = 34711 
util_bw = 180 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 34464 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34525 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005186 
Either_Row_CoL_Bus_Util = 0.005359 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.013598
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34525 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005214
n_activity=443 dram_eff=0.4086
bk0: 4a 34698i bk1: 1a 34699i bk2: 40a 34691i bk3: 48a 34672i bk4: 48a 34665i bk5: 40a 34632i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604938
Bank_Level_Parallism_Col = 1.606695
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606695 

BW Util details:
bwutil = 0.005214 
total_CMD = 34711 
util_bw = 181 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 34468 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34525 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005214 
Either_Row_CoL_Bus_Util = 0.005359 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.005376 
queue_avg = 0.024862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0248624
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34525 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005214
n_activity=355 dram_eff=0.5099
bk0: 2a 34699i bk1: 1a 34699i bk2: 41a 34682i bk3: 49a 34679i bk4: 48a 34657i bk5: 40a 34638i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665254
Bank_Level_Parallism_Col = 1.652361
Bank_Level_Parallism_Ready = 1.497238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.652361 

BW Util details:
bwutil = 0.005214 
total_CMD = 34711 
util_bw = 181 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 34475 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34525 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005214 
Either_Row_CoL_Bus_Util = 0.005359 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.005376 
queue_avg = 0.010026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0100256
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34523 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005272
n_activity=385 dram_eff=0.4753
bk0: 2a 34699i bk1: 4a 34699i bk2: 41a 34690i bk3: 48a 34676i bk4: 48a 34649i bk5: 40a 34645i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509652
Bank_Level_Parallism_Col = 1.509804
Bank_Level_Parallism_Ready = 1.382514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509804 

BW Util details:
bwutil = 0.005272 
total_CMD = 34711 
util_bw = 183 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 34452 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34523 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005272 
Either_Row_CoL_Bus_Util = 0.005416 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.005319 
queue_avg = 0.013195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0131947
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34524 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005214
n_activity=393 dram_eff=0.4606
bk0: 2a 34699i bk1: 1a 34699i bk2: 41a 34682i bk3: 49a 34676i bk4: 48a 34661i bk5: 40a 34639i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589431
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.005214 
total_CMD = 34711 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 34465 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34524 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005214 
Either_Row_CoL_Bus_Util = 0.005387 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00846994
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34523 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005243
n_activity=387 dram_eff=0.4703
bk0: 2a 34698i bk1: 4a 34698i bk2: 40a 34677i bk3: 48a 34671i bk4: 48a 34638i bk5: 40a 34654i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654619
Bank_Level_Parallism_Col = 1.653061
Bank_Level_Parallism_Ready = 1.472528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.653061 

BW Util details:
bwutil = 0.005243 
total_CMD = 34711 
util_bw = 182 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 34462 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34523 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005243 
Either_Row_CoL_Bus_Util = 0.005416 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0102273
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34524 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005214
n_activity=445 dram_eff=0.4067
bk0: 1a 34699i bk1: 2a 34698i bk2: 41a 34688i bk3: 49a 34683i bk4: 48a 34658i bk5: 40a 34644i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466926
Bank_Level_Parallism_Col = 1.472222
Bank_Level_Parallism_Ready = 1.436464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472222 

BW Util details:
bwutil = 0.005214 
total_CMD = 34711 
util_bw = 181 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 34454 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34524 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005214 
Either_Row_CoL_Bus_Util = 0.005387 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00763447
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34523 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005243
n_activity=402 dram_eff=0.4527
bk0: 4a 34698i bk1: 1a 34697i bk2: 41a 34681i bk3: 48a 34675i bk4: 48a 34657i bk5: 40a 34656i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580247
Bank_Level_Parallism_Col = 1.560166
Bank_Level_Parallism_Ready = 1.302198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.005243 
total_CMD = 34711 
util_bw = 182 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 34468 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34523 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005243 
Either_Row_CoL_Bus_Util = 0.005416 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00688543
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34518 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005387
n_activity=391 dram_eff=0.4783
bk0: 4a 34698i bk1: 5a 34696i bk2: 42a 34687i bk3: 48a 34671i bk4: 48a 34651i bk5: 40a 34635i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571970
Bank_Level_Parallism_Col = 1.585271
Bank_Level_Parallism_Ready = 1.422460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585271 

BW Util details:
bwutil = 0.005387 
total_CMD = 34711 
util_bw = 187 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 34447 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34518 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005387 
Either_Row_CoL_Bus_Util = 0.005560 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0296736
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34711 n_nop=34524 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005214
n_activity=445 dram_eff=0.4067
bk0: 1a 34699i bk1: 2a 34699i bk2: 40a 34674i bk3: 50a 34679i bk4: 48a 34673i bk5: 40a 34665i bk6: 0a 34711i bk7: 0a 34711i bk8: 0a 34711i bk9: 0a 34711i bk10: 0a 34711i bk11: 0a 34711i bk12: 0a 34711i bk13: 0a 34711i bk14: 0a 34711i bk15: 0a 34711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443548
Bank_Level_Parallism_Col = 1.448560
Bank_Level_Parallism_Ready = 1.276243
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432099 

BW Util details:
bwutil = 0.005214 
total_CMD = 34711 
util_bw = 181 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 34463 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34711 
n_nop = 34524 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.005214 
Either_Row_CoL_Bus_Util = 0.005387 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00628043

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1532, Miss = 88, Miss_rate = 0.057, Pending_hits = 10, Reservation_fails = 323
L2_cache_bank[1]: Access = 1668, Miss = 96, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 246
L2_cache_bank[2]: Access = 1446, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 239
L2_cache_bank[3]: Access = 1582, Miss = 92, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[4]: Access = 1460, Miss = 86, Miss_rate = 0.059, Pending_hits = 9, Reservation_fails = 196
L2_cache_bank[5]: Access = 1780, Miss = 96, Miss_rate = 0.054, Pending_hits = 12, Reservation_fails = 231
L2_cache_bank[6]: Access = 1575, Miss = 90, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 343
L2_cache_bank[7]: Access = 1710, Miss = 94, Miss_rate = 0.055, Pending_hits = 9, Reservation_fails = 216
L2_cache_bank[8]: Access = 1532, Miss = 88, Miss_rate = 0.057, Pending_hits = 9, Reservation_fails = 335
L2_cache_bank[9]: Access = 1657, Miss = 92, Miss_rate = 0.056, Pending_hits = 6, Reservation_fails = 263
L2_cache_bank[10]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 254
L2_cache_bank[11]: Access = 1780, Miss = 96, Miss_rate = 0.054, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[12]: Access = 1446, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 204
L2_cache_bank[13]: Access = 1728, Miss = 96, Miss_rate = 0.056, Pending_hits = 10, Reservation_fails = 219
L2_cache_bank[14]: Access = 1474, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 357
L2_cache_bank[15]: Access = 1728, Miss = 96, Miss_rate = 0.056, Pending_hits = 12, Reservation_fails = 180
L2_cache_bank[16]: Access = 1531, Miss = 88, Miss_rate = 0.057, Pending_hits = 10, Reservation_fails = 350
L2_cache_bank[17]: Access = 1593, Miss = 94, Miss_rate = 0.059, Pending_hits = 25, Reservation_fails = 629
L2_cache_bank[18]: Access = 1532, Miss = 88, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 449
L2_cache_bank[19]: Access = 1652, Miss = 94, Miss_rate = 0.057, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[20]: Access = 1532, Miss = 88, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[21]: Access = 1552, Miss = 92, Miss_rate = 0.059, Pending_hits = 21, Reservation_fails = 572
L2_cache_bank[22]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 339
L2_cache_bank[23]: Access = 1550, Miss = 92, Miss_rate = 0.059, Pending_hits = 27, Reservation_fails = 790
L2_cache_bank[24]: Access = 1446, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 233
L2_cache_bank[25]: Access = 1446, Miss = 84, Miss_rate = 0.058, Pending_hits = 3, Reservation_fails = 121
L2_cache_bank[26]: Access = 1532, Miss = 88, Miss_rate = 0.057, Pending_hits = 9, Reservation_fails = 330
L2_cache_bank[27]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 7, Reservation_fails = 107
L2_cache_bank[28]: Access = 1532, Miss = 88, Miss_rate = 0.057, Pending_hits = 10, Reservation_fails = 349
L2_cache_bank[29]: Access = 1575, Miss = 90, Miss_rate = 0.057, Pending_hits = 9, Reservation_fails = 331
L2_cache_bank[30]: Access = 1446, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 246
L2_cache_bank[31]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 352
L2_cache_bank[32]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[33]: Access = 1625, Miss = 94, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 211
L2_cache_bank[34]: Access = 1532, Miss = 88, Miss_rate = 0.057, Pending_hits = 7, Reservation_fails = 203
L2_cache_bank[35]: Access = 1668, Miss = 96, Miss_rate = 0.058, Pending_hits = 11, Reservation_fails = 246
L2_cache_bank[36]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 231
L2_cache_bank[37]: Access = 1625, Miss = 94, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 197
L2_cache_bank[38]: Access = 1575, Miss = 90, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 331
L2_cache_bank[39]: Access = 1668, Miss = 96, Miss_rate = 0.058, Pending_hits = 12, Reservation_fails = 239
L2_cache_bank[40]: Access = 1532, Miss = 88, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[41]: Access = 1740, Miss = 104, Miss_rate = 0.060, Pending_hits = 7, Reservation_fails = 204
L2_cache_bank[42]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 8, Reservation_fails = 97
L2_cache_bank[43]: Access = 1729, Miss = 100, Miss_rate = 0.058, Pending_hits = 12, Reservation_fails = 479
L2_cache_bank[44]: Access = 1446, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[45]: Access = 1684, Miss = 100, Miss_rate = 0.059, Pending_hits = 10, Reservation_fails = 239
L2_cache_bank[46]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 343
L2_cache_bank[47]: Access = 1654, Miss = 100, Miss_rate = 0.060, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[48]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 256
L2_cache_bank[49]: Access = 1718, Miss = 100, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 211
L2_cache_bank[50]: Access = 1532, Miss = 88, Miss_rate = 0.057, Pending_hits = 11, Reservation_fails = 233
L2_cache_bank[51]: Access = 1761, Miss = 102, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 336
L2_cache_bank[52]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 259
L2_cache_bank[53]: Access = 1718, Miss = 100, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[54]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 226
L2_cache_bank[55]: Access = 1761, Miss = 102, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 340
L2_cache_bank[56]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 369
L2_cache_bank[57]: Access = 1718, Miss = 100, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 102
L2_cache_bank[58]: Access = 1532, Miss = 88, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 341
L2_cache_bank[59]: Access = 1718, Miss = 100, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 122
L2_cache_bank[60]: Access = 1575, Miss = 90, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[61]: Access = 1890, Miss = 108, Miss_rate = 0.057, Pending_hits = 9, Reservation_fails = 324
L2_cache_bank[62]: Access = 1446, Miss = 84, Miss_rate = 0.058, Pending_hits = 5, Reservation_fails = 92
L2_cache_bank[63]: Access = 1761, Miss = 102, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 101493
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0576
L2_total_cache_pending_hits = 610
L2_total_cache_reservation_fails = 17911
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 610
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 69946
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31950
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 70153
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17911
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=101493
icnt_total_pkts_simt_to_mem=101493
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 101493
Req_Network_cycles = 46227
Req_Network_injected_packets_per_cycle =       2.1955 
Req_Network_conflicts_per_cycle =       0.4010
Req_Network_conflicts_per_cycle_util =       3.1738
Req_Bank_Level_Parallism =      17.3789
Req_Network_in_buffer_full_per_cycle =       0.0552
Req_Network_in_buffer_avg_util =       4.2711
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0561

Reply_Network_injected_packets_num = 101493
Reply_Network_cycles = 46227
Reply_Network_injected_packets_per_cycle =        2.1955
Reply_Network_conflicts_per_cycle =        6.5659
Reply_Network_conflicts_per_cycle_util =      37.7469
Reply_Bank_Level_Parallism =      12.6219
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       7.8828
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0274
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 43 sec (1243 sec)
gpgpu_simulation_rate = 3032 (inst/sec)
gpgpu_simulation_rate = 37 (cycle/sec)
gpgpu_silicon_slowdown = 30594594x
Processing kernel ./traces/kernel-8.traceg
-kernel name = _Z4Fan2PfS_S_iii
-kernel id = 8
-grid dim = (13,13,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-8.traceg
GPGPU-Sim uArch: Shader 560 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x6ce54370, kernel=0x8b9e4680
thread block = 0,0,0
GPGPU-Sim uArch: Shader 561 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6d154a10, kernel=0x8b9e4680
thread block = 1,0,0
GPGPU-Sim uArch: Shader 562 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6d454ff0, kernel=0x8b9e4680
thread block = 2,0,0
GPGPU-Sim uArch: Shader 563 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6d7555d0, kernel=0x8b9e4680
thread block = 3,0,0
GPGPU-Sim uArch: Shader 564 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6da55bb0, kernel=0x8b9e4680
thread block = 4,0,0
GPGPU-Sim uArch: Shader 565 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6dd56190, kernel=0x8b9e4680
thread block = 5,0,0
GPGPU-Sim uArch: Shader 566 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6e056770, kernel=0x8b9e4680
thread block = 6,0,0
GPGPU-Sim uArch: Shader 567 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6e356d50, kernel=0x8b9e4680
thread block = 7,0,0
GPGPU-Sim uArch: Shader 568 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6e657330, kernel=0x8b9e4680
thread block = 8,0,0
GPGPU-Sim uArch: Shader 569 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6e9579d0, kernel=0x8b9e4680
thread block = 9,0,0
GPGPU-Sim uArch: Shader 570 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6ec57fb0, kernel=0x8b9e4680
thread block = 10,0,0
GPGPU-Sim uArch: Shader 571 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6ef58590, kernel=0x8b9e4680
thread block = 11,0,0
GPGPU-Sim uArch: Shader 572 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6f258b70, kernel=0x8b9e4680
thread block = 12,0,0
GPGPU-Sim uArch: Shader 573 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6f559150, kernel=0x8b9e4680
thread block = 0,1,0
GPGPU-Sim uArch: Shader 574 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6f859730, kernel=0x8b9e4680
thread block = 1,1,0
GPGPU-Sim uArch: Shader 575 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6fb59d10, kernel=0x8b9e4680
thread block = 2,1,0
GPGPU-Sim uArch: Shader 576 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6fe5a2f0, kernel=0x8b9e4680
thread block = 3,1,0
GPGPU-Sim uArch: Shader 577 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7015a990, kernel=0x8b9e4680
thread block = 4,1,0
GPGPU-Sim uArch: Shader 578 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7045af70, kernel=0x8b9e4680
thread block = 5,1,0
GPGPU-Sim uArch: Shader 579 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7075b550, kernel=0x8b9e4680
thread block = 6,1,0
GPGPU-Sim uArch: Shader 580 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x70a5bb30, kernel=0x8b9e4680
thread block = 7,1,0
GPGPU-Sim uArch: Shader 581 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x70d5c110, kernel=0x8b9e4680
thread block = 8,1,0
GPGPU-Sim uArch: Shader 582 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7105c6f0, kernel=0x8b9e4680
thread block = 9,1,0
GPGPU-Sim uArch: Shader 583 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7135ccd0, kernel=0x8b9e4680
thread block = 10,1,0
GPGPU-Sim uArch: Shader 584 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7165d2b0, kernel=0x8b9e4680
thread block = 11,1,0
GPGPU-Sim uArch: Shader 585 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7195d950, kernel=0x8b9e4680
thread block = 12,1,0
GPGPU-Sim uArch: Shader 586 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x71c5df30, kernel=0x8b9e4680
thread block = 0,2,0
GPGPU-Sim uArch: Shader 587 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x71f5e510, kernel=0x8b9e4680
thread block = 1,2,0
GPGPU-Sim uArch: Shader 588 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7225eaf0, kernel=0x8b9e4680
thread block = 2,2,0
GPGPU-Sim uArch: Shader 589 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7255f0d0, kernel=0x8b9e4680
thread block = 3,2,0
GPGPU-Sim uArch: Shader 590 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7285f6b0, kernel=0x8b9e4680
thread block = 4,2,0
GPGPU-Sim uArch: Shader 591 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x72b5fc90, kernel=0x8b9e4680
thread block = 5,2,0
GPGPU-Sim uArch: Shader 592 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x72e60270, kernel=0x8b9e4680
thread block = 6,2,0
GPGPU-Sim uArch: Shader 593 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x73160910, kernel=0x8b9e4680
thread block = 7,2,0
GPGPU-Sim uArch: Shader 594 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x73460ef0, kernel=0x8b9e4680
thread block = 8,2,0
GPGPU-Sim uArch: Shader 595 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x737614d0, kernel=0x8b9e4680
thread block = 9,2,0
GPGPU-Sim uArch: Shader 596 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x73a61ab0, kernel=0x8b9e4680
thread block = 10,2,0
GPGPU-Sim uArch: Shader 597 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x73d62090, kernel=0x8b9e4680
thread block = 11,2,0
GPGPU-Sim uArch: Shader 598 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74062670, kernel=0x8b9e4680
thread block = 12,2,0
GPGPU-Sim uArch: Shader 599 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74362c50, kernel=0x8b9e4680
thread block = 0,3,0
GPGPU-Sim uArch: Shader 600 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74663230, kernel=0x8b9e4680
thread block = 1,3,0
GPGPU-Sim uArch: Shader 601 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x749638d0, kernel=0x8b9e4680
thread block = 2,3,0
GPGPU-Sim uArch: Shader 602 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74c63eb0, kernel=0x8b9e4680
thread block = 3,3,0
GPGPU-Sim uArch: Shader 603 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74f64490, kernel=0x8b9e4680
thread block = 4,3,0
GPGPU-Sim uArch: Shader 604 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75264a70, kernel=0x8b9e4680
thread block = 5,3,0
GPGPU-Sim uArch: Shader 605 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75565050, kernel=0x8b9e4680
thread block = 6,3,0
GPGPU-Sim uArch: Shader 606 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75865630, kernel=0x8b9e4680
thread block = 7,3,0
GPGPU-Sim uArch: Shader 607 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75b65c10, kernel=0x8b9e4680
thread block = 8,3,0
GPGPU-Sim uArch: Shader 608 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75e661f0, kernel=0x8b9e4680
thread block = 9,3,0
GPGPU-Sim uArch: Shader 609 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x76166890, kernel=0x8b9e4680
thread block = 10,3,0
GPGPU-Sim uArch: Shader 610 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x76466e70, kernel=0x8b9e4680
thread block = 11,3,0
GPGPU-Sim uArch: Shader 611 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x76767450, kernel=0x8b9e4680
thread block = 12,3,0
GPGPU-Sim uArch: Shader 612 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x76a67a30, kernel=0x8b9e4680
thread block = 0,4,0
GPGPU-Sim uArch: Shader 613 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x76d68010, kernel=0x8b9e4680
thread block = 1,4,0
GPGPU-Sim uArch: Shader 614 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x770685f0, kernel=0x8b9e4680
thread block = 2,4,0
GPGPU-Sim uArch: Shader 615 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x77368bd0, kernel=0x8b9e4680
thread block = 3,4,0
GPGPU-Sim uArch: Shader 616 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x776691b0, kernel=0x8b9e4680
thread block = 4,4,0
GPGPU-Sim uArch: Shader 617 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x77969850, kernel=0x8b9e4680
thread block = 5,4,0
GPGPU-Sim uArch: Shader 618 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x77c69e30, kernel=0x8b9e4680
thread block = 6,4,0
GPGPU-Sim uArch: Shader 619 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x77f6a410, kernel=0x8b9e4680
thread block = 7,4,0
GPGPU-Sim uArch: Shader 620 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7826a9f0, kernel=0x8b9e4680
thread block = 8,4,0
GPGPU-Sim uArch: Shader 621 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7856afd0, kernel=0x8b9e4680
thread block = 9,4,0
GPGPU-Sim uArch: Shader 622 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7886b5b0, kernel=0x8b9e4680
thread block = 10,4,0
GPGPU-Sim uArch: Shader 623 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x78b6bb90, kernel=0x8b9e4680
thread block = 11,4,0
GPGPU-Sim uArch: Shader 624 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x78e6c170, kernel=0x8b9e4680
thread block = 12,4,0
GPGPU-Sim uArch: Shader 625 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7916c810, kernel=0x8b9e4680
thread block = 0,5,0
GPGPU-Sim uArch: Shader 626 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7946cdf0, kernel=0x8b9e4680
thread block = 1,5,0
GPGPU-Sim uArch: Shader 627 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7976d3d0, kernel=0x8b9e4680
thread block = 2,5,0
GPGPU-Sim uArch: Shader 628 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x79a6d9b0, kernel=0x8b9e4680
thread block = 3,5,0
GPGPU-Sim uArch: Shader 629 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x79d6df90, kernel=0x8b9e4680
thread block = 4,5,0
GPGPU-Sim uArch: Shader 630 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7a06e570, kernel=0x8b9e4680
thread block = 5,5,0
GPGPU-Sim uArch: Shader 631 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7a36eb50, kernel=0x8b9e4680
thread block = 6,5,0
GPGPU-Sim uArch: Shader 632 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7a66f130, kernel=0x8b9e4680
thread block = 7,5,0
GPGPU-Sim uArch: Shader 633 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7a96f7d0, kernel=0x8b9e4680
thread block = 8,5,0
GPGPU-Sim uArch: Shader 634 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7ac6fdb0, kernel=0x8b9e4680
thread block = 9,5,0
GPGPU-Sim uArch: Shader 635 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7af70390, kernel=0x8b9e4680
thread block = 10,5,0
GPGPU-Sim uArch: Shader 636 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7b270970, kernel=0x8b9e4680
thread block = 11,5,0
GPGPU-Sim uArch: Shader 637 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7b570f50, kernel=0x8b9e4680
thread block = 12,5,0
GPGPU-Sim uArch: Shader 638 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7b871530, kernel=0x8b9e4680
thread block = 0,6,0
GPGPU-Sim uArch: Shader 639 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7bb71b10, kernel=0x8b9e4680
thread block = 1,6,0
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4384170, kernel=0x8b9e4680
thread block = 2,6,0
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4684750, kernel=0x8b9e4680
thread block = 3,6,0
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4984d30, kernel=0x8b9e4680
thread block = 4,6,0
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4c85310, kernel=0x8b9e4680
thread block = 5,6,0
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4f858f0, kernel=0x8b9e4680
thread block = 6,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5285ed0, kernel=0x8b9e4680
thread block = 7,6,0
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d83370, kernel=0x8b9e4680
thread block = 8,6,0
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4083b90, kernel=0x8b9e4680
thread block = 9,6,0
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x55864b0, kernel=0x8b9e4680
thread block = 10,6,0
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5886b50, kernel=0x8b9e4680
thread block = 11,6,0
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5b87130, kernel=0x8b9e4680
thread block = 12,6,0
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5e87710, kernel=0x8b9e4680
thread block = 0,7,0
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6187cf0, kernel=0x8b9e4680
thread block = 1,7,0
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64882d0, kernel=0x8b9e4680
thread block = 2,7,0
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x67888b0, kernel=0x8b9e4680
thread block = 3,7,0
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6a88e90, kernel=0x8b9e4680
thread block = 4,7,0
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6d89470, kernel=0x8b9e4680
thread block = 5,7,0
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7089b10, kernel=0x8b9e4680
thread block = 6,7,0
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x738a0f0, kernel=0x8b9e4680
thread block = 7,7,0
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x768a6d0, kernel=0x8b9e4680
thread block = 8,7,0
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x798acb0, kernel=0x8b9e4680
thread block = 9,7,0
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7c8b290, kernel=0x8b9e4680
thread block = 10,7,0
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7f8b870, kernel=0x8b9e4680
thread block = 11,7,0
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x828be50, kernel=0x8b9e4680
thread block = 12,7,0
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x858c430, kernel=0x8b9e4680
thread block = 0,8,0
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x888cad0, kernel=0x8b9e4680
thread block = 1,8,0
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x8b8d0b0, kernel=0x8b9e4680
thread block = 2,8,0
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x8e8d690, kernel=0x8b9e4680
thread block = 3,8,0
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x918dc70, kernel=0x8b9e4680
thread block = 4,8,0
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x948e250, kernel=0x8b9e4680
thread block = 5,8,0
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x978e830, kernel=0x8b9e4680
thread block = 6,8,0
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x9a8ee10, kernel=0x8b9e4680
thread block = 7,8,0
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x9d8f3f0, kernel=0x8b9e4680
thread block = 8,8,0
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xa08fa90, kernel=0x8b9e4680
thread block = 9,8,0
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xa390070, kernel=0x8b9e4680
thread block = 10,8,0
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xa690650, kernel=0x8b9e4680
thread block = 11,8,0
GPGPU-Sim uArch: Shader 36 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xa990c30, kernel=0x8b9e4680
thread block = 12,8,0
GPGPU-Sim uArch: Shader 37 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xac91210, kernel=0x8b9e4680
thread block = 0,9,0
GPGPU-Sim uArch: Shader 38 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xaf917f0, kernel=0x8b9e4680
thread block = 1,9,0
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xb291dd0, kernel=0x8b9e4680
thread block = 2,9,0
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xb5923b0, kernel=0x8b9e4680
thread block = 3,9,0
GPGPU-Sim uArch: Shader 41 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xb892a50, kernel=0x8b9e4680
thread block = 4,9,0
GPGPU-Sim uArch: Shader 42 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xbb93030, kernel=0x8b9e4680
thread block = 5,9,0
GPGPU-Sim uArch: Shader 43 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xbe93610, kernel=0x8b9e4680
thread block = 6,9,0
GPGPU-Sim uArch: Shader 44 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xc193bf0, kernel=0x8b9e4680
thread block = 7,9,0
GPGPU-Sim uArch: Shader 45 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xc4941d0, kernel=0x8b9e4680
thread block = 8,9,0
GPGPU-Sim uArch: Shader 46 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xc7947b0, kernel=0x8b9e4680
thread block = 9,9,0
GPGPU-Sim uArch: Shader 47 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xca94d90, kernel=0x8b9e4680
thread block = 10,9,0
GPGPU-Sim uArch: Shader 48 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xcd95370, kernel=0x8b9e4680
thread block = 11,9,0
GPGPU-Sim uArch: Shader 49 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xd095a10, kernel=0x8b9e4680
thread block = 12,9,0
GPGPU-Sim uArch: Shader 50 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xd395ff0, kernel=0x8b9e4680
thread block = 0,10,0
GPGPU-Sim uArch: Shader 51 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xd6965d0, kernel=0x8b9e4680
thread block = 1,10,0
GPGPU-Sim uArch: Shader 52 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xd996bb0, kernel=0x8b9e4680
thread block = 2,10,0
GPGPU-Sim uArch: Shader 53 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xdc97190, kernel=0x8b9e4680
thread block = 3,10,0
GPGPU-Sim uArch: Shader 54 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xdf97770, kernel=0x8b9e4680
thread block = 4,10,0
GPGPU-Sim uArch: Shader 55 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xe297d50, kernel=0x8b9e4680
thread block = 5,10,0
GPGPU-Sim uArch: Shader 56 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xe598330, kernel=0x8b9e4680
thread block = 6,10,0
GPGPU-Sim uArch: Shader 57 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xe8989d0, kernel=0x8b9e4680
thread block = 7,10,0
GPGPU-Sim uArch: Shader 58 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xeb98fb0, kernel=0x8b9e4680
thread block = 8,10,0
GPGPU-Sim uArch: Shader 59 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xee99590, kernel=0x8b9e4680
thread block = 9,10,0
GPGPU-Sim uArch: Shader 60 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xf199b70, kernel=0x8b9e4680
thread block = 10,10,0
GPGPU-Sim uArch: Shader 61 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xf49a150, kernel=0x8b9e4680
thread block = 11,10,0
GPGPU-Sim uArch: Shader 62 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xf79a730, kernel=0x8b9e4680
thread block = 12,10,0
GPGPU-Sim uArch: Shader 63 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xfa9ad10, kernel=0x8b9e4680
thread block = 0,11,0
GPGPU-Sim uArch: Shader 64 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xfd9b2f0, kernel=0x8b9e4680
thread block = 1,11,0
GPGPU-Sim uArch: Shader 65 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1009b990, kernel=0x8b9e4680
thread block = 2,11,0
GPGPU-Sim uArch: Shader 66 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1039bf70, kernel=0x8b9e4680
thread block = 3,11,0
GPGPU-Sim uArch: Shader 67 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1069c550, kernel=0x8b9e4680
thread block = 4,11,0
GPGPU-Sim uArch: Shader 68 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1099cb30, kernel=0x8b9e4680
thread block = 5,11,0
GPGPU-Sim uArch: Shader 69 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x10c9d110, kernel=0x8b9e4680
thread block = 6,11,0
GPGPU-Sim uArch: Shader 70 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x10f9d6f0, kernel=0x8b9e4680
thread block = 7,11,0
GPGPU-Sim uArch: Shader 71 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1129dcd0, kernel=0x8b9e4680
thread block = 8,11,0
GPGPU-Sim uArch: Shader 72 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1159e2b0, kernel=0x8b9e4680
thread block = 9,11,0
GPGPU-Sim uArch: Shader 73 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1189e950, kernel=0x8b9e4680
thread block = 10,11,0
GPGPU-Sim uArch: Shader 74 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x11b9ef30, kernel=0x8b9e4680
thread block = 11,11,0
GPGPU-Sim uArch: Shader 75 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x11e9f510, kernel=0x8b9e4680
thread block = 12,11,0
GPGPU-Sim uArch: Shader 76 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1219faf0, kernel=0x8b9e4680
thread block = 0,12,0
GPGPU-Sim uArch: Shader 77 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x124a00d0, kernel=0x8b9e4680
thread block = 1,12,0
GPGPU-Sim uArch: Shader 78 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x127a06b0, kernel=0x8b9e4680
thread block = 2,12,0
GPGPU-Sim uArch: Shader 79 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x12aa0c90, kernel=0x8b9e4680
thread block = 3,12,0
GPGPU-Sim uArch: Shader 80 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x12da1270, kernel=0x8b9e4680
thread block = 4,12,0
GPGPU-Sim uArch: Shader 81 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x130a1910, kernel=0x8b9e4680
thread block = 5,12,0
GPGPU-Sim uArch: Shader 82 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x133a1ef0, kernel=0x8b9e4680
thread block = 6,12,0
GPGPU-Sim uArch: Shader 83 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x136a24d0, kernel=0x8b9e4680
thread block = 7,12,0
GPGPU-Sim uArch: Shader 84 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x139a2ab0, kernel=0x8b9e4680
thread block = 8,12,0
GPGPU-Sim uArch: Shader 85 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x13ca3090, kernel=0x8b9e4680
thread block = 9,12,0
GPGPU-Sim uArch: Shader 86 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x13fa3670, kernel=0x8b9e4680
thread block = 10,12,0
GPGPU-Sim uArch: Shader 87 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x142a3c50, kernel=0x8b9e4680
thread block = 11,12,0
GPGPU-Sim uArch: Shader 88 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x145a4230, kernel=0x8b9e4680
thread block = 12,12,0
Destroy streams for kernel 8: size 0
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 8 
gpu_sim_cycle = 7567
gpu_sim_insn = 1229840
gpu_ipc =     162.5268
gpu_tot_sim_cycle = 53794
gpu_tot_sim_insn = 4999440
gpu_tot_ipc =      92.9368
gpu_tot_issued_cta = 684
gpu_occupancy = 9.9567% 
gpu_tot_occupancy = 10.1745% 
max_total_param_size = 0
gpu_stall_dramfull = 7182
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.9026
partiton_level_parallism_total  =       2.5763
partiton_level_parallism_util =      22.3213
partiton_level_parallism_util_total  =      18.2717
L2_BW  =     177.5919 GB/Sec
L2_BW_total  =      93.3249 GB/Sec
gpu_total_sim_rate=3739

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4085, Miss = 1848, Miss_rate = 0.452, Pending_hits = 1853, Reservation_fails = 1151
	L1D_cache_core[1]: Access = 6872, Miss = 2587, Miss_rate = 0.376, Pending_hits = 3505, Reservation_fails = 1317
	L1D_cache_core[2]: Access = 6776, Miss = 2566, Miss_rate = 0.379, Pending_hits = 3491, Reservation_fails = 1262
	L1D_cache_core[3]: Access = 6800, Miss = 2600, Miss_rate = 0.382, Pending_hits = 3560, Reservation_fails = 1721
	L1D_cache_core[4]: Access = 6664, Miss = 2547, Miss_rate = 0.382, Pending_hits = 3491, Reservation_fails = 1292
	L1D_cache_core[5]: Access = 6776, Miss = 2591, Miss_rate = 0.382, Pending_hits = 3547, Reservation_fails = 1234
	L1D_cache_core[6]: Access = 6688, Miss = 2556, Miss_rate = 0.382, Pending_hits = 3504, Reservation_fails = 1178
	L1D_cache_core[7]: Access = 6664, Miss = 2547, Miss_rate = 0.382, Pending_hits = 3491, Reservation_fails = 1302
	L1D_cache_core[8]: Access = 6800, Miss = 2600, Miss_rate = 0.382, Pending_hits = 3560, Reservation_fails = 1550
	L1D_cache_core[9]: Access = 6336, Miss = 2415, Miss_rate = 0.381, Pending_hits = 3359, Reservation_fails = 1001
	L1D_cache_core[10]: Access = 6120, Miss = 2327, Miss_rate = 0.380, Pending_hits = 3283, Reservation_fails = 845
	L1D_cache_core[11]: Access = 3420, Miss = 1278, Miss_rate = 0.374, Pending_hits = 1862, Reservation_fails = 341
	L1D_cache_core[12]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[13]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[14]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[15]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[16]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[17]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 280
	L1D_cache_core[18]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[19]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[20]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 700
	L1D_cache_core[21]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 322
	L1D_cache_core[22]: Access = 368, Miss = 137, Miss_rate = 0.372, Pending_hits = 201, Reservation_fails = 26
	L1D_cache_core[23]: Access = 419, Miss = 414, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 132
	L1D_cache_core[24]: Access = 3848, Miss = 1463, Miss_rate = 0.380, Pending_hits = 1849, Reservation_fails = 735
	L1D_cache_core[25]: Access = 3719, Miss = 1429, Miss_rate = 0.384, Pending_hits = 1820, Reservation_fails = 750
	L1D_cache_core[26]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 721
	L1D_cache_core[27]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 708
	L1D_cache_core[28]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 1081
	L1D_cache_core[29]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 914
	L1D_cache_core[30]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 741
	L1D_cache_core[31]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1022
	L1D_cache_core[32]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 741
	L1D_cache_core[33]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 863
	L1D_cache_core[34]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 887
	L1D_cache_core[35]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 801
	L1D_cache_core[36]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 833
	L1D_cache_core[37]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 801
	L1D_cache_core[38]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 2687
	L1D_cache_core[39]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 875
	L1D_cache_core[40]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 845
	L1D_cache_core[41]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 1155
	L1D_cache_core[42]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 815
	L1D_cache_core[43]: Access = 3476, Miss = 1342, Miss_rate = 0.386, Pending_hits = 1820, Reservation_fails = 843
	L1D_cache_core[44]: Access = 3400, Miss = 1296, Miss_rate = 0.381, Pending_hits = 1848, Reservation_fails = 745
	L1D_cache_core[45]: Access = 373, Miss = 142, Miss_rate = 0.381, Pending_hits = 203, Reservation_fails = 72
	L1D_cache_core[46]: Access = 417, Miss = 412, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 123
	L1D_cache_core[47]: Access = 3320, Miss = 1207, Miss_rate = 0.364, Pending_hits = 1577, Reservation_fails = 261
	L1D_cache_core[48]: Access = 3174, Miss = 1168, Miss_rate = 0.368, Pending_hits = 1540, Reservation_fails = 228
	L1D_cache_core[49]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 248
	L1D_cache_core[50]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 211
	L1D_cache_core[51]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 208
	L1D_cache_core[52]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 222
	L1D_cache_core[53]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 205
	L1D_cache_core[54]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 223
	L1D_cache_core[55]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 206
	L1D_cache_core[56]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 221
	L1D_cache_core[57]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 218
	L1D_cache_core[58]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 207
	L1D_cache_core[59]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 208
	L1D_cache_core[60]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 221
	L1D_cache_core[61]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 243
	L1D_cache_core[62]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 266
	L1D_cache_core[63]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 207
	L1D_cache_core[64]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 230
	L1D_cache_core[65]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 218
	L1D_cache_core[66]: Access = 2868, Miss = 1081, Miss_rate = 0.377, Pending_hits = 1476, Reservation_fails = 202
	L1D_cache_core[67]: Access = 2744, Miss = 1040, Miss_rate = 0.379, Pending_hits = 1448, Reservation_fails = 213
	L1D_cache_core[68]: Access = 280, Miss = 106, Miss_rate = 0.379, Pending_hits = 148, Reservation_fails = 48
	L1D_cache_core[69]: Access = 415, Miss = 410, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 128
	L1D_cache_core[70]: Access = 3848, Miss = 1463, Miss_rate = 0.380, Pending_hits = 1849, Reservation_fails = 1794
	L1D_cache_core[71]: Access = 3661, Miss = 1407, Miss_rate = 0.384, Pending_hits = 1792, Reservation_fails = 2372
	L1D_cache_core[72]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1399
	L1D_cache_core[73]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 1200
	L1D_cache_core[74]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 1915
	L1D_cache_core[75]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1002
	L1D_cache_core[76]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 936
	L1D_cache_core[77]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1046
	L1D_cache_core[78]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 852
	L1D_cache_core[79]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 951
	L1D_total_cache_accesses = 284619
	L1D_total_cache_misses = 109687
	L1D_total_cache_miss_rate = 0.3854
	L1D_total_cache_pending_hits = 145206
	L1D_total_cache_reservation_fails = 55597
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 822
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 145206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 145206
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 52871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 37800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 333522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 96303

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2726
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 52871
ctas_completed 684, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
122, 122, 122, 77, 32, 32, 32, 32, 
gpgpu_n_tot_thrd_icount = 5591232
gpgpu_n_tot_w_icount = 174726
gpgpu_n_stall_shd_mem = 120730
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42288
gpgpu_n_mem_write_global = 96303
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 513354
gpgpu_n_store_insn = 171392
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 111780
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8950
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:115539	W0_Idle:3200922	W0_Scoreboard:2674053	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:104	W9:0	W10:0	W11:0	W12:62	W13:45	W14:62	W15:45	W16:936	W17:1	W18:1	W19:1	W20:1	W21:0	W22:0	W23:0	W24:2256	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:147860
single_issue_nums: WS0:44234	WS1:43714	WS2:43714	WS3:43064	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 338304 {8:42288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3852120 {40:96303,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1691520 {40:42288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 770424 {8:96303,}
maxmflatency = 1566 
max_icnt2mem_latency = 847 
maxmrqlatency = 57 
max_icnt2sh_latency = 823 
averagemflatency = 624 
avg_icnt2mem_latency = 207 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 241 
mrq_lat_table:2122 	1465 	999 	644 	339 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6606 	44138 	76720 	11127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	5239 	16603 	22906 	42805 	50036 	1002 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4239 	3554 	4742 	7363 	9941 	19071 	30203 	46212 	13266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	11 	9 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5406      5411      5560      5360      5414      5398         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5544      5397      5443      5447      5410      5365         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5409      5414      5463      5382      5376      5703         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5386      5415      5370      5458      5707      5386         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5535      5389      5409      5378      5395      5390         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5402      5543      5386      5422      5391      5386         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5417      5406      5442      5403      5402      5365         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5394      5465      5369      5358      5374      5699         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5398      5386      5454      5543      5377      5368         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5512      5403      5373      5361      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5398      5387      5373      5362      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5401      5434      5402      5356      5369         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5527      5395      5372      5423      5422      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5407      5442      5414      5361      5377      5366         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5519      5394      5406      5450      5803      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5393      5552      5471      5413      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5402      5410      5365      5406      5398      5690         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5386      5390      5430      5387      5394      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5409      5417      5386      5374      5358      5370         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5386      5394      5470      5446      5698      5394         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5418      5406      5383      5438      5378      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5523      5385      5442      5399      5360      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5457      5398      5423      5418      5611      5369         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5397      5540      5364      5373      5379      5687         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5395      5543      5544      5377      5361      5373         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5407      5402      5366      5438      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5391      5539      5368      5357      5398      5394         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5406      5403      5451      5422      5414      5373         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5531      5462      5365      5386      5361      5399         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5403      5414      5413      5376      5382      5372         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5386      5527      5406      5356      5819      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5660      5386      5478      5399      5362      5390         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      16248     16863     16037     16460     16187     15564    none      none      none      none      none      none      none      none      none      none  
dram[1]:      19212     16085     15765     16820     15581     15765    none      none      none      none      none      none      none      none      none      none  
dram[2]:      12811     17387     15210     16092     14488     15953    none      none      none      none      none      none      none      none      none      none  
dram[3]:      18115     17548     15495     15417     15343     15271    none      none      none      none      none      none      none      none      none      none  
dram[4]:      20076     15901     16273     16008     16578     16684    none      none      none      none      none      none      none      none      none      none  
dram[5]:      17101     18168     15018     14880     13700     14289    none      none      none      none      none      none      none      none      none      none  
dram[6]:      17292     17741     15994     15596     15933     15601    none      none      none      none      none      none      none      none      none      none  
dram[7]:      15782     16734     15451     15354     16092     15830    none      none      none      none      none      none      none      none      none      none  
dram[8]:      16770     13658     14243     13672     13687     13625    none      none      none      none      none      none      none      none      none      none  
dram[9]:      17709     18300     16113     15583     15936     15952    none      none      none      none      none      none      none      none      none      none  
dram[10]:      17454     13618     16344     15104     15609     15618    none      none      none      none      none      none      none      none      none      none  
dram[11]:      15804     17226     14753     14079     14429     14135    none      none      none      none      none      none      none      none      none      none  
dram[12]:      18521     14598     13765     13631     13670     13394    none      none      none      none      none      none      none      none      none      none  
dram[13]:      17429     17031     15157     15536     15535     15262    none      none      none      none      none      none      none      none      none      none  
dram[14]:      19594     17597     14228     14594     14549     14340    none      none      none      none      none      none      none      none      none      none  
dram[15]:      15028     18662     13959     14261     13405     13213    none      none      none      none      none      none      none      none      none      none  
dram[16]:      16520     16677     17083     15885     16227     15979    none      none      none      none      none      none      none      none      none      none  
dram[17]:      17272     16821     13789     14303     13401     13366    none      none      none      none      none      none      none      none      none      none  
dram[18]:      16413     16821     15039     15008     14677     14130    none      none      none      none      none      none      none      none      none      none  
dram[19]:      17980     17493     15198     14932     15463     14496    none      none      none      none      none      none      none      none      none      none  
dram[20]:      17397     18189     16064     16117     14090     15674    none      none      none      none      none      none      none      none      none      none  
dram[21]:      18616     16250     15838     14812     14075     14109    none      none      none      none      none      none      none      none      none      none  
dram[22]:      17505     15002     17203     16207     15808     16070    none      none      none      none      none      none      none      none      none      none  
dram[23]:      16314     18212     15421     15585     14151     15190    none      none      none      none      none      none      none      none      none      none  
dram[24]:      15742     19458     15344     14933     14722     14552    none      none      none      none      none      none      none      none      none      none  
dram[25]:      16595     17453     15253     15403     15303     15652    none      none      none      none      none      none      none      none      none      none  
dram[26]:      15150     18765     16232     15705     14766     15624    none      none      none      none      none      none      none      none      none      none  
dram[27]:      16712     17521     15998     16137     15166     15893    none      none      none      none      none      none      none      none      none      none  
dram[28]:      17826     15556     16232     15681     15122     15485    none      none      none      none      none      none      none      none      none      none  
dram[29]:      16416     15467     17312     17008     16704     17072    none      none      none      none      none      none      none      none      none      none  
dram[30]:      17989     19496     16573     17320     15880     16336    none      none      none      none      none      none      none      none      none      none  
dram[31]:      17854     15073     16651     15829     14896     15318    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        568       527      1294      1351      1394      1347         0         0         0         0         0         0         0         0         0         0
dram[1]:        497       466      1421      1321      1381      1427         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       519      1477      1434      1225      1249         0         0         0         0         0         0         0         0         0         0
dram[3]:        611       596      1218      1296      1353      1243         0         0         0         0         0         0         0         0         0         0
dram[4]:        492       581      1296      1297      1486      1449         0         0         0         0         0         0         0         0         0         0
dram[5]:        496       498      1245      1241      1244      1345         0         0         0         0         0         0         0         0         0         0
dram[6]:        491       497      1207      1198      1214      1247         0         0         0         0         0         0         0         0         0         0
dram[7]:        589       515      1217      1203      1277      1239         0         0         0         0         0         0         0         0         0         0
dram[8]:        591       340      1556      1517      1555      1534         0         0         0         0         0         0         0         0         0         0
dram[9]:        452       713      1466      1301      1278      1290         0         0         0         0         0         0         0         0         0         0
dram[10]:        613       332      1233      1296      1312      1303         0         0         0         0         0         0         0         0         0         0
dram[11]:        478       704      1488      1501      1551      1566         0         0         0         0         0         0         0         0         0         0
dram[12]:        475       349      1298      1334      1312      1330         0         0         0         0         0         0         0         0         0         0
dram[13]:        610       400      1173      1171      1289      1286         0         0         0         0         0         0         0         0         0         0
dram[14]:        580       596      1230      1283      1452      1373         0         0         0         0         0         0         0         0         0         0
dram[15]:        456       511      1377      1338      1342      1312         0         0         0         0         0         0         0         0         0         0
dram[16]:        511       372      1414      1441      1411      1419         0         0         0         0         0         0         0         0         0         0
dram[17]:        500       498      1232      1260      1274      1281         0         0         0         0         0         0         0         0         0         0
dram[18]:        533       382      1382      1387      1421      1393         0         0         0         0         0         0         0         0         0         0
dram[19]:        570       583      1219      1275      1244      1336         0         0         0         0         0         0         0         0         0         0
dram[20]:        506       593      1345      1251      1367      1275         0         0         0         0         0         0         0         0         0         0
dram[21]:        740       459      1357      1371      1266      1352         0         0         0         0         0         0         0         0         0         0
dram[22]:        394       481      1361      1395      1379      1359         0         0         0         0         0         0         0         0         0         0
dram[23]:        586       496      1382      1383      1412      1303         0         0         0         0         0         0         0         0         0         0
dram[24]:        447       510      1284      1352      1370      1399         0         0         0         0         0         0         0         0         0         0
dram[25]:        501       593      1287      1260      1282      1286         0         0         0         0         0         0         0         0         0         0
dram[26]:        385       508      1403      1405      1365      1367         0         0         0         0         0         0         0         0         0         0
dram[27]:        502       604      1393      1453      1398      1438         0         0         0         0         0         0         0         0         0         0
dram[28]:        495       408      1407      1291      1403      1344         0         0         0         0         0         0         0         0         0         0
dram[29]:        602       383      1311      1449      1323      1326         0         0         0         0         0         0         0         0         0         0
dram[30]:        605       626      1375      1453      1427      1482         0         0         0         0         0         0         0         0         0         0
dram[31]:        607       390      1415      1396      1430      1397         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40212 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004357
n_activity=398 dram_eff=0.4422
bk0: 3a 40381i bk1: 3a 40381i bk2: 41a 40365i bk3: 49a 40347i bk4: 40a 40344i bk5: 40a 40333i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.392045
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564315 

BW Util details:
bwutil = 0.004357 
total_CMD = 40393 
util_bw = 176 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 40148 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40212 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004357 
Either_Row_CoL_Bus_Util = 0.004481 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.005525 
queue_avg = 0.011017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0110168
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40215 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004258
n_activity=371 dram_eff=0.4636
bk0: 1a 40381i bk1: 3a 40381i bk2: 40a 40370i bk3: 48a 40351i bk4: 40a 40352i bk5: 40a 40317i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568465
Bank_Level_Parallism_Col = 1.576271
Bank_Level_Parallism_Ready = 1.459302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576271 

BW Util details:
bwutil = 0.004258 
total_CMD = 40393 
util_bw = 172 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 40152 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40215 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004258 
Either_Row_CoL_Bus_Util = 0.004407 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0100512
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40212 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004332
n_activity=353 dram_eff=0.4958
bk0: 3a 40381i bk1: 3a 40381i bk2: 40a 40363i bk3: 49a 40352i bk4: 40a 40353i bk5: 40a 40317i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.700441
Bank_Level_Parallism_Col = 1.704036
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.704036 

BW Util details:
bwutil = 0.004332 
total_CMD = 40393 
util_bw = 175 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 40166 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40212 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004332 
Either_Row_CoL_Bus_Util = 0.004481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0157205
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40212 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004357
n_activity=416 dram_eff=0.4231
bk0: 2a 40381i bk1: 3a 40381i bk2: 43a 40365i bk3: 48a 40351i bk4: 40a 40338i bk5: 40a 40332i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550201
Bank_Level_Parallism_Col = 1.557377
Bank_Level_Parallism_Ready = 1.448864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557377 

BW Util details:
bwutil = 0.004357 
total_CMD = 40393 
util_bw = 176 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 40144 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40212 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004357 
Either_Row_CoL_Bus_Util = 0.004481 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.005525 
queue_avg = 0.017503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.017503
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40214 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004308
n_activity=340 dram_eff=0.5118
bk0: 1a 40381i bk1: 4a 40379i bk2: 41a 40358i bk3: 48a 40346i bk4: 40a 40345i bk5: 40a 40322i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.691983
Bank_Level_Parallism_Col = 1.688034
Bank_Level_Parallism_Ready = 1.465517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.688034 

BW Util details:
bwutil = 0.004308 
total_CMD = 40393 
util_bw = 174 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 40156 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40214 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004308 
Either_Row_CoL_Bus_Util = 0.004431 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.005587 
queue_avg = 0.008318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00831827
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40213 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004332
n_activity=367 dram_eff=0.4768
bk0: 2a 40381i bk1: 1a 40381i bk2: 42a 40366i bk3: 50a 40343i bk4: 40a 40343i bk5: 40a 40336i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.004332 
total_CMD = 40393 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 40148 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40213 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004332 
Either_Row_CoL_Bus_Util = 0.004456 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.005556 
queue_avg = 0.010324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0103236
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40213 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004308
n_activity=357 dram_eff=0.4874
bk0: 2a 40381i bk1: 2a 40381i bk2: 41a 40363i bk3: 49a 40348i bk4: 40a 40344i bk5: 40a 40322i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617284
Bank_Level_Parallism_Col = 1.610879
Bank_Level_Parallism_Ready = 1.471264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.610879 

BW Util details:
bwutil = 0.004308 
total_CMD = 40393 
util_bw = 174 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 40150 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40213 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004308 
Either_Row_CoL_Bus_Util = 0.004456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0182705
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40213 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004332
n_activity=382 dram_eff=0.4581
bk0: 5a 40381i bk1: 2a 40381i bk2: 40a 40365i bk3: 48a 40353i bk4: 40a 40346i bk5: 40a 40321i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.656652
Bank_Level_Parallism_Col = 1.659389
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.659389 

BW Util details:
bwutil = 0.004332 
total_CMD = 40393 
util_bw = 175 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 40160 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40213 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004332 
Either_Row_CoL_Bus_Util = 0.004456 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.005556 
queue_avg = 0.026094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0260936
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40212 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004332
n_activity=467 dram_eff=0.3747
bk0: 4a 40381i bk1: 1a 40381i bk2: 41a 40370i bk3: 49a 40349i bk4: 40a 40342i bk5: 40a 40337i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462745
Bank_Level_Parallism_Col = 1.462151
Bank_Level_Parallism_Ready = 1.348571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462151 

BW Util details:
bwutil = 0.004332 
total_CMD = 40393 
util_bw = 175 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 40138 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40212 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004332 
Either_Row_CoL_Bus_Util = 0.004481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0124527
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40212 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004332
n_activity=437 dram_eff=0.4005
bk0: 1a 40381i bk1: 4a 40380i bk2: 42a 40365i bk3: 48a 40348i bk4: 40a 40352i bk5: 40a 40322i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533864
Bank_Level_Parallism_Col = 1.534413
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530364 

BW Util details:
bwutil = 0.004332 
total_CMD = 40393 
util_bw = 175 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 40142 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40212 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004332 
Either_Row_CoL_Bus_Util = 0.004481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00564454
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40213 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004308
n_activity=417 dram_eff=0.4173
bk0: 4a 40381i bk1: 1a 40381i bk2: 40a 40366i bk3: 49a 40347i bk4: 40a 40345i bk5: 40a 40333i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592437
Bank_Level_Parallism_Col = 1.587234
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587234 

BW Util details:
bwutil = 0.004308 
total_CMD = 40393 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 40155 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40213 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004308 
Either_Row_CoL_Bus_Util = 0.004456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00410962
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40215 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004283
n_activity=451 dram_eff=0.3836
bk0: 1a 40381i bk1: 4a 40380i bk2: 40a 40371i bk3: 48a 40353i bk4: 40a 40351i bk5: 40a 40332i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.390805
Bank_Level_Parallism_Col = 1.389105
Bank_Level_Parallism_Ready = 1.346821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389105 

BW Util details:
bwutil = 0.004283 
total_CMD = 40393 
util_bw = 173 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 40132 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40215 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004283 
Either_Row_CoL_Bus_Util = 0.004407 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.005618 
queue_avg = 0.005744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00574357
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40223 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00406
n_activity=380 dram_eff=0.4316
bk0: 1a 40381i bk1: 2a 40380i bk2: 41a 40368i bk3: 40a 40363i bk4: 40a 40360i bk5: 40a 40327i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429167
Bank_Level_Parallism_Col = 1.419492
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419492 

BW Util details:
bwutil = 0.004060 
total_CMD = 40393 
util_bw = 164 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 40153 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40223 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004060 
Either_Row_CoL_Bus_Util = 0.004209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0103731
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40221 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004134
n_activity=371 dram_eff=0.4501
bk0: 4a 40381i bk1: 2a 40381i bk2: 41a 40366i bk3: 40a 40365i bk4: 40a 40346i bk5: 40a 40337i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551111
Bank_Level_Parallism_Col = 1.545045
Bank_Level_Parallism_Ready = 1.347305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545045 

BW Util details:
bwutil = 0.004134 
total_CMD = 40393 
util_bw = 167 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 40168 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40221 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004134 
Either_Row_CoL_Bus_Util = 0.004258 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.005814 
queue_avg = 0.004481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00448097
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40220 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004184
n_activity=372 dram_eff=0.4543
bk0: 2a 40380i bk1: 4a 40380i bk2: 42a 40360i bk3: 41a 40355i bk4: 40a 40337i bk5: 40a 40323i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.704348
Bank_Level_Parallism_Col = 1.707965
Bank_Level_Parallism_Ready = 1.443787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.707965 

BW Util details:
bwutil = 0.004184 
total_CMD = 40393 
util_bw = 169 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 40163 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40220 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004184 
Either_Row_CoL_Bus_Util = 0.004283 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.011561 
queue_avg = 0.014309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0143094
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40222 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004085
n_activity=415 dram_eff=0.3976
bk0: 2a 40381i bk1: 1a 40381i bk2: 40a 40365i bk3: 42a 40349i bk4: 40a 40343i bk5: 40a 40327i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.539419
Bank_Level_Parallism_Ready = 1.442424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539419 

BW Util details:
bwutil = 0.004085 
total_CMD = 40393 
util_bw = 165 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 40146 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40222 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004085 
Either_Row_CoL_Bus_Util = 0.004233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0123289
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40213 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004308
n_activity=341 dram_eff=0.5103
bk0: 3a 40381i bk1: 2a 40381i bk2: 41a 40362i bk3: 48a 40362i bk4: 40a 40350i bk5: 40a 40312i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.648069
Bank_Level_Parallism_Col = 1.650655
Bank_Level_Parallism_Ready = 1.431034
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.650655 

BW Util details:
bwutil = 0.004308 
total_CMD = 40393 
util_bw = 174 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 40160 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40213 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004308 
Either_Row_CoL_Bus_Util = 0.004456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0197559
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40211 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004357
n_activity=316 dram_eff=0.557
bk0: 3a 40381i bk1: 3a 40378i bk2: 40a 40358i bk3: 50a 40348i bk4: 40a 40336i bk5: 40a 40329i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803571
Bank_Level_Parallism_Col = 1.778280
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.778280 

BW Util details:
bwutil = 0.004357 
total_CMD = 40393 
util_bw = 176 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 40169 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40211 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004357 
Either_Row_CoL_Bus_Util = 0.004506 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0110415
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40215 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004308
n_activity=317 dram_eff=0.5489
bk0: 3a 40381i bk1: 2a 40381i bk2: 40a 40363i bk3: 49a 40347i bk4: 40a 40339i bk5: 40a 40323i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.768889
Bank_Level_Parallism_Col = 1.757848
Bank_Level_Parallism_Ready = 1.482759
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.757848 

BW Util details:
bwutil = 0.004308 
total_CMD = 40393 
util_bw = 174 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 40168 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40215 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004308 
Either_Row_CoL_Bus_Util = 0.004407 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.011236 
queue_avg = 0.007724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00772411
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40211 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004382
n_activity=390 dram_eff=0.4538
bk0: 3a 40381i bk1: 3a 40381i bk2: 43a 40361i bk3: 48a 40359i bk4: 40a 40345i bk5: 40a 40305i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693277
Bank_Level_Parallism_Col = 1.696581
Bank_Level_Parallism_Ready = 1.508475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.696581 

BW Util details:
bwutil = 0.004382 
total_CMD = 40393 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 40155 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40211 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004382 
Either_Row_CoL_Bus_Util = 0.004506 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.005495 
queue_avg = 0.011190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0111901
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40203 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004555
n_activity=406 dram_eff=0.4532
bk0: 2a 40380i bk1: 5a 40381i bk2: 41a 40366i bk3: 48a 40353i bk4: 48a 40340i bk5: 40a 40322i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562500
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.413043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.004555 
total_CMD = 40393 
util_bw = 184 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 40137 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40203 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004555 
Either_Row_CoL_Bus_Util = 0.004704 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0120813
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40209 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004407
n_activity=491 dram_eff=0.3625
bk0: 2a 40381i bk1: 2a 40381i bk2: 42a 40369i bk3: 50a 40352i bk4: 42a 40350i bk5: 40a 40338i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387833
Bank_Level_Parallism_Col = 1.391473
Bank_Level_Parallism_Ready = 1.280899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391473 

BW Util details:
bwutil = 0.004407 
total_CMD = 40393 
util_bw = 178 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 40130 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40209 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004407 
Either_Row_CoL_Bus_Util = 0.004555 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00891244
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40207 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004456
n_activity=445 dram_eff=0.4045
bk0: 1a 40381i bk1: 2a 40381i bk2: 41a 40370i bk3: 48a 40351i bk4: 48a 40342i bk5: 40a 40319i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595142
Bank_Level_Parallism_Col = 1.603306
Bank_Level_Parallism_Ready = 1.450000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603306 

BW Util details:
bwutil = 0.004456 
total_CMD = 40393 
util_bw = 180 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 40146 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40207 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004456 
Either_Row_CoL_Bus_Util = 0.004605 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0116852
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40207 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004481
n_activity=443 dram_eff=0.4086
bk0: 4a 40380i bk1: 1a 40381i bk2: 40a 40373i bk3: 48a 40354i bk4: 48a 40347i bk5: 40a 40314i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604938
Bank_Level_Parallism_Col = 1.606695
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606695 

BW Util details:
bwutil = 0.004481 
total_CMD = 40393 
util_bw = 181 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 40150 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40207 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004481 
Either_Row_CoL_Bus_Util = 0.004605 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.005376 
queue_avg = 0.021365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0213651
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40207 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004481
n_activity=355 dram_eff=0.5099
bk0: 2a 40381i bk1: 1a 40381i bk2: 41a 40364i bk3: 49a 40361i bk4: 48a 40339i bk5: 40a 40320i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665254
Bank_Level_Parallism_Col = 1.652361
Bank_Level_Parallism_Ready = 1.497238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.652361 

BW Util details:
bwutil = 0.004481 
total_CMD = 40393 
util_bw = 181 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 40157 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40207 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004481 
Either_Row_CoL_Bus_Util = 0.004605 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.005376 
queue_avg = 0.008615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00861535
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40205 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00453
n_activity=385 dram_eff=0.4753
bk0: 2a 40381i bk1: 4a 40381i bk2: 41a 40372i bk3: 48a 40358i bk4: 48a 40331i bk5: 40a 40327i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509652
Bank_Level_Parallism_Col = 1.509804
Bank_Level_Parallism_Ready = 1.382514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509804 

BW Util details:
bwutil = 0.004530 
total_CMD = 40393 
util_bw = 183 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 40134 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40205 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004530 
Either_Row_CoL_Bus_Util = 0.004654 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.005319 
queue_avg = 0.011339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0113386
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40206 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004481
n_activity=393 dram_eff=0.4606
bk0: 2a 40381i bk1: 1a 40381i bk2: 41a 40364i bk3: 49a 40358i bk4: 48a 40343i bk5: 40a 40321i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589431
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.004481 
total_CMD = 40393 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 40147 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40206 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004481 
Either_Row_CoL_Bus_Util = 0.004630 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00727849
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40205 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004506
n_activity=387 dram_eff=0.4703
bk0: 2a 40380i bk1: 4a 40380i bk2: 40a 40359i bk3: 48a 40353i bk4: 48a 40320i bk5: 40a 40336i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654619
Bank_Level_Parallism_Col = 1.653061
Bank_Level_Parallism_Ready = 1.472528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.653061 

BW Util details:
bwutil = 0.004506 
total_CMD = 40393 
util_bw = 182 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 40144 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40205 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004506 
Either_Row_CoL_Bus_Util = 0.004654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00878865
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40206 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004481
n_activity=445 dram_eff=0.4067
bk0: 1a 40381i bk1: 2a 40380i bk2: 41a 40370i bk3: 49a 40365i bk4: 48a 40340i bk5: 40a 40326i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466926
Bank_Level_Parallism_Col = 1.472222
Bank_Level_Parallism_Ready = 1.436464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472222 

BW Util details:
bwutil = 0.004481 
total_CMD = 40393 
util_bw = 181 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 40136 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40206 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004481 
Either_Row_CoL_Bus_Util = 0.004630 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00656054
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40205 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004506
n_activity=402 dram_eff=0.4527
bk0: 4a 40380i bk1: 1a 40379i bk2: 41a 40363i bk3: 48a 40357i bk4: 48a 40339i bk5: 40a 40338i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580247
Bank_Level_Parallism_Col = 1.560166
Bank_Level_Parallism_Ready = 1.302198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.004506 
total_CMD = 40393 
util_bw = 182 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 40150 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40205 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004506 
Either_Row_CoL_Bus_Util = 0.004654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00591687
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40200 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00463
n_activity=391 dram_eff=0.4783
bk0: 4a 40380i bk1: 5a 40378i bk2: 42a 40369i bk3: 48a 40353i bk4: 48a 40333i bk5: 40a 40317i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571970
Bank_Level_Parallism_Col = 1.585271
Bank_Level_Parallism_Ready = 1.422460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585271 

BW Util details:
bwutil = 0.004630 
total_CMD = 40393 
util_bw = 187 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 40129 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40200 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004630 
Either_Row_CoL_Bus_Util = 0.004778 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0254995
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40393 n_nop=40206 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004481
n_activity=445 dram_eff=0.4067
bk0: 1a 40381i bk1: 2a 40381i bk2: 40a 40356i bk3: 50a 40361i bk4: 48a 40355i bk5: 40a 40347i bk6: 0a 40393i bk7: 0a 40393i bk8: 0a 40393i bk9: 0a 40393i bk10: 0a 40393i bk11: 0a 40393i bk12: 0a 40393i bk13: 0a 40393i bk14: 0a 40393i bk15: 0a 40393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443548
Bank_Level_Parallism_Col = 1.448560
Bank_Level_Parallism_Ready = 1.276243
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432099 

BW Util details:
bwutil = 0.004481 
total_CMD = 40393 
util_bw = 181 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 40145 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40393 
n_nop = 40206 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.004481 
Either_Row_CoL_Bus_Util = 0.004630 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00539697

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2092, Miss = 88, Miss_rate = 0.042, Pending_hits = 10, Reservation_fails = 323
L2_cache_bank[1]: Access = 2393, Miss = 96, Miss_rate = 0.040, Pending_hits = 9, Reservation_fails = 246
L2_cache_bank[2]: Access = 1983, Miss = 84, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 239
L2_cache_bank[3]: Access = 2275, Miss = 92, Miss_rate = 0.040, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[4]: Access = 1997, Miss = 86, Miss_rate = 0.043, Pending_hits = 9, Reservation_fails = 196
L2_cache_bank[5]: Access = 2340, Miss = 96, Miss_rate = 0.041, Pending_hits = 12, Reservation_fails = 231
L2_cache_bank[6]: Access = 2154, Miss = 90, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 343
L2_cache_bank[7]: Access = 2283, Miss = 94, Miss_rate = 0.041, Pending_hits = 9, Reservation_fails = 216
L2_cache_bank[8]: Access = 2095, Miss = 88, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 335
L2_cache_bank[9]: Access = 2191, Miss = 92, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 263
L2_cache_bank[10]: Access = 2039, Miss = 86, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 254
L2_cache_bank[11]: Access = 2349, Miss = 96, Miss_rate = 0.041, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[12]: Access = 1980, Miss = 84, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 204
L2_cache_bank[13]: Access = 2288, Miss = 96, Miss_rate = 0.042, Pending_hits = 10, Reservation_fails = 219
L2_cache_bank[14]: Access = 2011, Miss = 86, Miss_rate = 0.043, Pending_hits = 9, Reservation_fails = 357
L2_cache_bank[15]: Access = 2291, Miss = 96, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 180
L2_cache_bank[16]: Access = 2081, Miss = 88, Miss_rate = 0.042, Pending_hits = 10, Reservation_fails = 350
L2_cache_bank[17]: Access = 2140, Miss = 94, Miss_rate = 0.044, Pending_hits = 25, Reservation_fails = 629
L2_cache_bank[18]: Access = 2089, Miss = 88, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 449
L2_cache_bank[19]: Access = 2196, Miss = 94, Miss_rate = 0.043, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[20]: Access = 2095, Miss = 88, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[21]: Access = 2092, Miss = 92, Miss_rate = 0.044, Pending_hits = 21, Reservation_fails = 572
L2_cache_bank[22]: Access = 2039, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 339
L2_cache_bank[23]: Access = 2087, Miss = 92, Miss_rate = 0.044, Pending_hits = 27, Reservation_fails = 790
L2_cache_bank[24]: Access = 1983, Miss = 84, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 233
L2_cache_bank[25]: Access = 1980, Miss = 84, Miss_rate = 0.042, Pending_hits = 3, Reservation_fails = 121
L2_cache_bank[26]: Access = 2098, Miss = 88, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 330
L2_cache_bank[27]: Access = 2042, Miss = 86, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 107
L2_cache_bank[28]: Access = 2098, Miss = 88, Miss_rate = 0.042, Pending_hits = 10, Reservation_fails = 349
L2_cache_bank[29]: Access = 2151, Miss = 90, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 331
L2_cache_bank[30]: Access = 1980, Miss = 84, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 246
L2_cache_bank[31]: Access = 2042, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 352
L2_cache_bank[32]: Access = 2036, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[33]: Access = 2227, Miss = 94, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 211
L2_cache_bank[34]: Access = 2101, Miss = 88, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 203
L2_cache_bank[35]: Access = 2283, Miss = 96, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 246
L2_cache_bank[36]: Access = 2036, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 231
L2_cache_bank[37]: Access = 2224, Miss = 94, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 197
L2_cache_bank[38]: Access = 2154, Miss = 90, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 331
L2_cache_bank[39]: Access = 2286, Miss = 96, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 239
L2_cache_bank[40]: Access = 2095, Miss = 88, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[41]: Access = 2376, Miss = 104, Miss_rate = 0.044, Pending_hits = 7, Reservation_fails = 204
L2_cache_bank[42]: Access = 2039, Miss = 86, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 97
L2_cache_bank[43]: Access = 2360, Miss = 100, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 479
L2_cache_bank[44]: Access = 1980, Miss = 84, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[45]: Access = 2307, Miss = 100, Miss_rate = 0.043, Pending_hits = 10, Reservation_fails = 239
L2_cache_bank[46]: Access = 2039, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 343
L2_cache_bank[47]: Access = 2264, Miss = 100, Miss_rate = 0.044, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[48]: Access = 2042, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 256
L2_cache_bank[49]: Access = 2356, Miss = 100, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 211
L2_cache_bank[50]: Access = 2095, Miss = 88, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 233
L2_cache_bank[51]: Access = 2409, Miss = 102, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 336
L2_cache_bank[52]: Access = 2039, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 259
L2_cache_bank[53]: Access = 2356, Miss = 100, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[54]: Access = 2039, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 226
L2_cache_bank[55]: Access = 2415, Miss = 102, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 340
L2_cache_bank[56]: Access = 2039, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 369
L2_cache_bank[57]: Access = 2359, Miss = 100, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 102
L2_cache_bank[58]: Access = 2095, Miss = 88, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 341
L2_cache_bank[59]: Access = 2359, Miss = 100, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 122
L2_cache_bank[60]: Access = 2154, Miss = 90, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[61]: Access = 2690, Miss = 108, Miss_rate = 0.040, Pending_hits = 9, Reservation_fails = 324
L2_cache_bank[62]: Access = 1974, Miss = 84, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 92
L2_cache_bank[63]: Access = 2409, Miss = 102, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 138591
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0422
L2_total_cache_pending_hits = 610
L2_total_cache_reservation_fails = 17911
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36037
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 610
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 96096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42898
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 96303
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17911
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=138591
icnt_total_pkts_simt_to_mem=138591
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 138591
Req_Network_cycles = 53794
Req_Network_injected_packets_per_cycle =       2.5763 
Req_Network_conflicts_per_cycle =       0.4738
Req_Network_conflicts_per_cycle_util =       3.3974
Req_Bank_Level_Parallism =      18.4739
Req_Network_in_buffer_full_per_cycle =       0.1026
Req_Network_in_buffer_avg_util =       5.4637
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0589

Reply_Network_injected_packets_num = 138591
Reply_Network_cycles = 53794
Reply_Network_injected_packets_per_cycle =        2.5763
Reply_Network_conflicts_per_cycle =        7.4797
Reply_Network_conflicts_per_cycle_util =      38.9738
Reply_Bank_Level_Parallism =      13.4242
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       9.6209
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0322
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 17 sec (1337 sec)
gpgpu_simulation_rate = 3739 (inst/sec)
gpgpu_simulation_rate = 40 (cycle/sec)
gpgpu_silicon_slowdown = 28300000x
Processing kernel ./traces/kernel-9.traceg
-kernel name = _Z4Fan1PfS_ii
-kernel id = 9
-grid dim = (2,1,1)
-block dim = (128,1,1)
-shmem = 0
-nregs = 15
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-9.traceg
GPGPU-Sim uArch: Shader 96 bind to kernel 9 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x15da71f0, kernel=0x7dce60e0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 97 bind to kernel 9 '_Z4Fan1PfS_ii'
Starting issue_block2core, core=0x160a7890, kernel=0x7dce60e0
thread block = 1,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 5868
gpu_sim_insn = 8747
gpu_ipc =       1.4906
gpu_tot_sim_cycle = 59662
gpu_tot_sim_insn = 5008187
gpu_tot_ipc =      83.9427
gpu_tot_issued_cta = 686
gpu_occupancy = 5.0896% 
gpu_tot_occupancy = 10.1688% 
max_total_param_size = 0
gpu_stall_dramfull = 7182
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0695
partiton_level_parallism_total  =       2.3298
partiton_level_parallism_util =       1.3600
partiton_level_parallism_util_total  =      17.6283
L2_BW  =       2.5186 GB/Sec
L2_BW_total  =      84.3937 GB/Sec
gpu_total_sim_rate=3603

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4085, Miss = 1848, Miss_rate = 0.452, Pending_hits = 1853, Reservation_fails = 1151
	L1D_cache_core[1]: Access = 6872, Miss = 2587, Miss_rate = 0.376, Pending_hits = 3505, Reservation_fails = 1317
	L1D_cache_core[2]: Access = 6776, Miss = 2566, Miss_rate = 0.379, Pending_hits = 3491, Reservation_fails = 1262
	L1D_cache_core[3]: Access = 6800, Miss = 2600, Miss_rate = 0.382, Pending_hits = 3560, Reservation_fails = 1721
	L1D_cache_core[4]: Access = 6664, Miss = 2547, Miss_rate = 0.382, Pending_hits = 3491, Reservation_fails = 1292
	L1D_cache_core[5]: Access = 6776, Miss = 2591, Miss_rate = 0.382, Pending_hits = 3547, Reservation_fails = 1234
	L1D_cache_core[6]: Access = 6688, Miss = 2556, Miss_rate = 0.382, Pending_hits = 3504, Reservation_fails = 1178
	L1D_cache_core[7]: Access = 6664, Miss = 2547, Miss_rate = 0.382, Pending_hits = 3491, Reservation_fails = 1302
	L1D_cache_core[8]: Access = 6800, Miss = 2600, Miss_rate = 0.382, Pending_hits = 3560, Reservation_fails = 1550
	L1D_cache_core[9]: Access = 6336, Miss = 2415, Miss_rate = 0.381, Pending_hits = 3359, Reservation_fails = 1001
	L1D_cache_core[10]: Access = 6120, Miss = 2327, Miss_rate = 0.380, Pending_hits = 3283, Reservation_fails = 845
	L1D_cache_core[11]: Access = 3420, Miss = 1278, Miss_rate = 0.374, Pending_hits = 1862, Reservation_fails = 341
	L1D_cache_core[12]: Access = 3525, Miss = 1567, Miss_rate = 0.445, Pending_hits = 1704, Reservation_fails = 388
	L1D_cache_core[13]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 268
	L1D_cache_core[14]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[15]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[16]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[17]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 280
	L1D_cache_core[18]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 264
	L1D_cache_core[19]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 272
	L1D_cache_core[20]: Access = 3112, Miss = 1159, Miss_rate = 0.372, Pending_hits = 1699, Reservation_fails = 700
	L1D_cache_core[21]: Access = 3136, Miss = 1168, Miss_rate = 0.372, Pending_hits = 1712, Reservation_fails = 322
	L1D_cache_core[22]: Access = 368, Miss = 137, Miss_rate = 0.372, Pending_hits = 201, Reservation_fails = 26
	L1D_cache_core[23]: Access = 419, Miss = 414, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 132
	L1D_cache_core[24]: Access = 3848, Miss = 1463, Miss_rate = 0.380, Pending_hits = 1849, Reservation_fails = 735
	L1D_cache_core[25]: Access = 3719, Miss = 1429, Miss_rate = 0.384, Pending_hits = 1820, Reservation_fails = 750
	L1D_cache_core[26]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 721
	L1D_cache_core[27]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 708
	L1D_cache_core[28]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 1081
	L1D_cache_core[29]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 914
	L1D_cache_core[30]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 741
	L1D_cache_core[31]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1022
	L1D_cache_core[32]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 741
	L1D_cache_core[33]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 863
	L1D_cache_core[34]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 887
	L1D_cache_core[35]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 801
	L1D_cache_core[36]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 833
	L1D_cache_core[37]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 801
	L1D_cache_core[38]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 2687
	L1D_cache_core[39]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 875
	L1D_cache_core[40]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 845
	L1D_cache_core[41]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 1155
	L1D_cache_core[42]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 815
	L1D_cache_core[43]: Access = 3476, Miss = 1342, Miss_rate = 0.386, Pending_hits = 1820, Reservation_fails = 843
	L1D_cache_core[44]: Access = 3400, Miss = 1296, Miss_rate = 0.381, Pending_hits = 1848, Reservation_fails = 745
	L1D_cache_core[45]: Access = 373, Miss = 142, Miss_rate = 0.381, Pending_hits = 203, Reservation_fails = 72
	L1D_cache_core[46]: Access = 417, Miss = 412, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 123
	L1D_cache_core[47]: Access = 3320, Miss = 1207, Miss_rate = 0.364, Pending_hits = 1577, Reservation_fails = 261
	L1D_cache_core[48]: Access = 3174, Miss = 1168, Miss_rate = 0.368, Pending_hits = 1540, Reservation_fails = 228
	L1D_cache_core[49]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 248
	L1D_cache_core[50]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 211
	L1D_cache_core[51]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 208
	L1D_cache_core[52]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 222
	L1D_cache_core[53]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 205
	L1D_cache_core[54]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 223
	L1D_cache_core[55]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 206
	L1D_cache_core[56]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 221
	L1D_cache_core[57]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 218
	L1D_cache_core[58]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 207
	L1D_cache_core[59]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 208
	L1D_cache_core[60]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 221
	L1D_cache_core[61]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 243
	L1D_cache_core[62]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 266
	L1D_cache_core[63]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 207
	L1D_cache_core[64]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 230
	L1D_cache_core[65]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 218
	L1D_cache_core[66]: Access = 2868, Miss = 1081, Miss_rate = 0.377, Pending_hits = 1476, Reservation_fails = 202
	L1D_cache_core[67]: Access = 2744, Miss = 1040, Miss_rate = 0.379, Pending_hits = 1448, Reservation_fails = 213
	L1D_cache_core[68]: Access = 280, Miss = 106, Miss_rate = 0.379, Pending_hits = 148, Reservation_fails = 48
	L1D_cache_core[69]: Access = 415, Miss = 410, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 128
	L1D_cache_core[70]: Access = 3848, Miss = 1463, Miss_rate = 0.380, Pending_hits = 1849, Reservation_fails = 1794
	L1D_cache_core[71]: Access = 3661, Miss = 1407, Miss_rate = 0.384, Pending_hits = 1792, Reservation_fails = 2372
	L1D_cache_core[72]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1399
	L1D_cache_core[73]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 1200
	L1D_cache_core[74]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 1915
	L1D_cache_core[75]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1002
	L1D_cache_core[76]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 936
	L1D_cache_core[77]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1046
	L1D_cache_core[78]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 852
	L1D_cache_core[79]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 951
	L1D_total_cache_accesses = 285032
	L1D_total_cache_misses = 110095
	L1D_total_cache_miss_rate = 0.3863
	L1D_total_cache_pending_hits = 145211
	L1D_total_cache_reservation_fails = 55721
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 822
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 145211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 145211
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 52920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 37800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 333737
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 96506

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2801
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 52920
ctas_completed 686, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
122, 122, 122, 77, 32, 32, 32, 32, 
gpgpu_n_tot_thrd_icount = 5601600
gpgpu_n_tot_w_icount = 175050
gpgpu_n_stall_shd_mem = 121001
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42493
gpgpu_n_mem_write_global = 96506
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 513760
gpgpu_n_store_insn = 171595
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 112051
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8950
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:115567	W0_Idle:3204005	W0_Scoreboard:2677462	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:104	W9:0	W10:0	W11:34	W12:62	W13:45	W14:62	W15:45	W16:936	W17:1	W18:1	W19:1	W20:1	W21:1	W22:0	W23:0	W24:2256	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:148121
single_issue_nums: WS0:44324	WS1:43804	WS2:43804	WS3:43118	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 339944 {8:42493,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3860240 {40:96506,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1699720 {40:42493,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 772048 {8:96506,}
maxmflatency = 1566 
max_icnt2mem_latency = 847 
maxmrqlatency = 57 
max_icnt2sh_latency = 823 
averagemflatency = 624 
avg_icnt2mem_latency = 207 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 240 
mrq_lat_table:2122 	1465 	999 	644 	339 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6898 	44254 	76720 	11127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	5308 	16942 	22906 	42805 	50036 	1002 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4328 	3595 	4789 	7436 	10026 	19143 	30204 	46212 	13266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	11 	9 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5406      5411      5560      5360      5414      5398         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5544      5397      5443      5447      5410      5365         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5409      5414      5463      5382      5376      5703         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5386      5415      5370      5458      5707      5386         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5535      5389      5409      5378      5395      5390         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5402      5543      5386      5422      5391      5386         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5417      5406      5442      5403      5402      5365         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5394      5465      5369      5358      5374      5699         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5398      5386      5454      5543      5377      5368         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5512      5403      5373      5361      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5398      5387      5373      5362      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5401      5434      5402      5356      5369         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5527      5395      5372      5423      5422      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5407      5442      5414      5361      5377      5366         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5519      5394      5406      5450      5803      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5393      5552      5471      5413      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5402      5410      5365      5406      5398      5690         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5386      5390      5430      5387      5394      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5409      5417      5386      5374      5358      5370         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5386      5394      5470      5446      5698      5394         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5418      5406      5383      5438      5378      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5523      5385      5442      5399      5360      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5457      5398      5423      5418      5611      5369         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5397      5540      5364      5373      5379      5687         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5395      5543      5544      5377      5361      5373         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5407      5402      5366      5438      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5391      5539      5368      5357      5398      5394         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5406      5403      5451      5422      5414      5373         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5531      5462      5365      5386      5361      5399         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5403      5414      5413      5376      5382      5372         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5386      5527      5406      5356      5819      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5660      5386      5478      5399      5362      5390         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      16468     17084     16042     16477     16193     15570    none      none      none      none      none      none      none      none      none      none  
dram[1]:      19423     16295     15778     16827     15586     15778    none      none      none      none      none      none      none      none      none      none  
dram[2]:      12951     17617     15222     16103     14512     15953    none      none      none      none      none      none      none      none      none      none  
dram[3]:      18308     17764     15520     15422     15343     15287    none      none      none      none      none      none      none      none      none      none  
dram[4]:      20316     16127     16290     16019     16584     16696    none      none      none      none      none      none      none      none      none      none  
dram[5]:      17342     18372     15027     14894     13710     14295    none      none      none      none      none      none      none      none      none      none  
dram[6]:      17507     17943     16011     15610     15940     15622    none      none      none      none      none      none      none      none      none      none  
dram[7]:      15947     16987     15463     15372     16099     15830    none      none      none      none      none      none      none      none      none      none  
dram[8]:      16936     13862     14255     13677     13704     13641    none      none      none      none      none      none      none      none      none      none  
dram[9]:      17947     18517     16144     15602     15949     15964    none      none      none      none      none      none      none      none      none      none  
dram[10]:      17687     13858     16350     15118     15615     15625    none      none      none      none      none      none      none      none      none      none  
dram[11]:      16038     17453     14764     14083     14434     14147    none      none      none      none      none      none      none      none      none      none  
dram[12]:      18521     14801     13789     13641     13678     13400    none      none      none      none      none      none      none      none      none      none  
dram[13]:      17647     17256     15161     15551     15542     15269    none      none      none      none      none      none      none      none      none      none  
dram[14]:      19814     17814     14250     14605     14549     14353    none      none      none      none      none      none      none      none      none      none  
dram[15]:      15258     18859     13965     14271     13429     13218    none      none      none      none      none      none      none      none      none      none  
dram[16]:      16742     16905     17094     15910     16233     15979    none      none      none      none      none      none      none      none      none      none  
dram[17]:      17494     17045     13801     14312     13406     13372    none      none      none      none      none      none      none      none      none      none  
dram[18]:      16633     17021     15045     15019     14703     14144    none      none      none      none      none      none      none      none      none      none  
dram[19]:      18191     17704     15218     14937     15463     14507    none      none      none      none      none      none      none      none      none      none  
dram[20]:      17607     18403     16080     16127     14101     15682    none      none      none      none      none      none      none      none      none      none  
dram[21]:      18851     16453     15853     14825     14093     14119    none      none      none      none      none      none      none      none      none      none  
dram[22]:      17701     15210     17219     16217     15808     16088    none      none      none      none      none      none      none      none      none      none  
dram[23]:      16567     18414     15442     15603     14156     15190    none      none      none      none      none      none      none      none      none      none  
dram[24]:      15978     19714     15348     14942     14734     14570    none      none      none      none      none      none      none      none      none      none  
dram[25]:      16804     17653     15278     15413     15309     15664    none      none      none      none      none      none      none      none      none      none  
dram[26]:      15398     19033     16244     15725     14777     15631    none      none      none      none      none      none      none      none      none      none  
dram[27]:      16926     17733     16010     16142     15170     15905    none      none      none      none      none      none      none      none      none      none  
dram[28]:      18051     15766     16255     15685     15133     15490    none      none      none      none      none      none      none      none      none      none  
dram[29]:      16642     15699     17317     17031     16709     17080    none      none      none      none      none      none      none      none      none      none  
dram[30]:      18236     19725     16599     17325     15880     16342    none      none      none      none      none      none      none      none      none      none  
dram[31]:      18053     15276     16659     15853     14926     15337    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        568       527      1294      1351      1394      1347         0         0         0         0         0         0         0         0         0         0
dram[1]:        497       466      1421      1321      1381      1427         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       519      1477      1434      1225      1249         0         0         0         0         0         0         0         0         0         0
dram[3]:        611       596      1218      1296      1353      1243         0         0         0         0         0         0         0         0         0         0
dram[4]:        492       581      1296      1297      1486      1449         0         0         0         0         0         0         0         0         0         0
dram[5]:        496       498      1245      1241      1244      1345         0         0         0         0         0         0         0         0         0         0
dram[6]:        491       497      1207      1198      1214      1247         0         0         0         0         0         0         0         0         0         0
dram[7]:        589       515      1217      1203      1277      1239         0         0         0         0         0         0         0         0         0         0
dram[8]:        591       340      1556      1517      1555      1534         0         0         0         0         0         0         0         0         0         0
dram[9]:        452       713      1466      1301      1278      1290         0         0         0         0         0         0         0         0         0         0
dram[10]:        613       332      1233      1296      1312      1303         0         0         0         0         0         0         0         0         0         0
dram[11]:        478       704      1488      1501      1551      1566         0         0         0         0         0         0         0         0         0         0
dram[12]:        475       349      1298      1334      1312      1330         0         0         0         0         0         0         0         0         0         0
dram[13]:        610       400      1173      1171      1289      1286         0         0         0         0         0         0         0         0         0         0
dram[14]:        580       596      1230      1283      1452      1373         0         0         0         0         0         0         0         0         0         0
dram[15]:        456       511      1377      1338      1342      1312         0         0         0         0         0         0         0         0         0         0
dram[16]:        511       372      1414      1441      1411      1419         0         0         0         0         0         0         0         0         0         0
dram[17]:        500       498      1232      1260      1274      1281         0         0         0         0         0         0         0         0         0         0
dram[18]:        533       382      1382      1387      1421      1393         0         0         0         0         0         0         0         0         0         0
dram[19]:        570       583      1219      1275      1244      1336         0         0         0         0         0         0         0         0         0         0
dram[20]:        506       593      1345      1251      1367      1275         0         0         0         0         0         0         0         0         0         0
dram[21]:        740       459      1357      1371      1266      1352         0         0         0         0         0         0         0         0         0         0
dram[22]:        394       481      1361      1395      1379      1359         0         0         0         0         0         0         0         0         0         0
dram[23]:        586       496      1382      1383      1412      1303         0         0         0         0         0         0         0         0         0         0
dram[24]:        447       510      1284      1352      1370      1399         0         0         0         0         0         0         0         0         0         0
dram[25]:        501       593      1287      1260      1282      1286         0         0         0         0         0         0         0         0         0         0
dram[26]:        385       508      1403      1405      1365      1367         0         0         0         0         0         0         0         0         0         0
dram[27]:        502       604      1393      1453      1398      1438         0         0         0         0         0         0         0         0         0         0
dram[28]:        495       408      1407      1291      1403      1344         0         0         0         0         0         0         0         0         0         0
dram[29]:        602       383      1311      1449      1323      1326         0         0         0         0         0         0         0         0         0         0
dram[30]:        605       626      1375      1453      1427      1482         0         0         0         0         0         0         0         0         0         0
dram[31]:        607       390      1415      1396      1430      1397         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44618 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003929
n_activity=398 dram_eff=0.4422
bk0: 3a 44787i bk1: 3a 44787i bk2: 41a 44771i bk3: 49a 44753i bk4: 40a 44750i bk5: 40a 44739i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.392045
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564315 

BW Util details:
bwutil = 0.003929 
total_CMD = 44799 
util_bw = 176 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 44554 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44618 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.003929 
Either_Row_CoL_Bus_Util = 0.004040 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005525 
queue_avg = 0.009933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00993326
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44621 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003839
n_activity=371 dram_eff=0.4636
bk0: 1a 44787i bk1: 3a 44787i bk2: 40a 44776i bk3: 48a 44757i bk4: 40a 44758i bk5: 40a 44723i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568465
Bank_Level_Parallism_Col = 1.576271
Bank_Level_Parallism_Ready = 1.459302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576271 

BW Util details:
bwutil = 0.003839 
total_CMD = 44799 
util_bw = 172 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 44558 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44621 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.003839 
Either_Row_CoL_Bus_Util = 0.003973 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0090627
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44618 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003906
n_activity=353 dram_eff=0.4958
bk0: 3a 44787i bk1: 3a 44787i bk2: 40a 44769i bk3: 49a 44758i bk4: 40a 44759i bk5: 40a 44723i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.700441
Bank_Level_Parallism_Col = 1.704036
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.704036 

BW Util details:
bwutil = 0.003906 
total_CMD = 44799 
util_bw = 175 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 44572 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44618 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.003906 
Either_Row_CoL_Bus_Util = 0.004040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0141744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44618 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003929
n_activity=416 dram_eff=0.4231
bk0: 2a 44787i bk1: 3a 44787i bk2: 43a 44771i bk3: 48a 44757i bk4: 40a 44744i bk5: 40a 44738i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550201
Bank_Level_Parallism_Col = 1.557377
Bank_Level_Parallism_Ready = 1.448864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557377 

BW Util details:
bwutil = 0.003929 
total_CMD = 44799 
util_bw = 176 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 44550 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44618 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.003929 
Either_Row_CoL_Bus_Util = 0.004040 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005525 
queue_avg = 0.015782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0157816
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44620 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003884
n_activity=340 dram_eff=0.5118
bk0: 1a 44787i bk1: 4a 44785i bk2: 41a 44764i bk3: 48a 44752i bk4: 40a 44751i bk5: 40a 44728i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.691983
Bank_Level_Parallism_Col = 1.688034
Bank_Level_Parallism_Ready = 1.465517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.688034 

BW Util details:
bwutil = 0.003884 
total_CMD = 44799 
util_bw = 174 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 44562 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44620 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.003884 
Either_Row_CoL_Bus_Util = 0.003996 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005587 
queue_avg = 0.007500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00750017
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44619 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003906
n_activity=367 dram_eff=0.4768
bk0: 2a 44787i bk1: 1a 44787i bk2: 42a 44772i bk3: 50a 44749i bk4: 40a 44749i bk5: 40a 44742i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.003906 
total_CMD = 44799 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 44554 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44619 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.003906 
Either_Row_CoL_Bus_Util = 0.004018 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005556 
queue_avg = 0.009308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00930824
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44619 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003884
n_activity=357 dram_eff=0.4874
bk0: 2a 44787i bk1: 2a 44787i bk2: 41a 44769i bk3: 49a 44754i bk4: 40a 44750i bk5: 40a 44728i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617284
Bank_Level_Parallism_Col = 1.610879
Bank_Level_Parallism_Ready = 1.471264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.610879 

BW Util details:
bwutil = 0.003884 
total_CMD = 44799 
util_bw = 174 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 44556 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44619 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.003884 
Either_Row_CoL_Bus_Util = 0.004018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0164736
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44619 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003906
n_activity=382 dram_eff=0.4581
bk0: 5a 44787i bk1: 2a 44787i bk2: 40a 44771i bk3: 48a 44759i bk4: 40a 44752i bk5: 40a 44727i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.656652
Bank_Level_Parallism_Col = 1.659389
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.659389 

BW Util details:
bwutil = 0.003906 
total_CMD = 44799 
util_bw = 175 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 44566 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44619 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.003906 
Either_Row_CoL_Bus_Util = 0.004018 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005556 
queue_avg = 0.023527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0235273
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44618 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003906
n_activity=467 dram_eff=0.3747
bk0: 4a 44787i bk1: 1a 44787i bk2: 41a 44776i bk3: 49a 44755i bk4: 40a 44748i bk5: 40a 44743i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462745
Bank_Level_Parallism_Col = 1.462151
Bank_Level_Parallism_Ready = 1.348571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462151 

BW Util details:
bwutil = 0.003906 
total_CMD = 44799 
util_bw = 175 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 44544 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44618 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.003906 
Either_Row_CoL_Bus_Util = 0.004040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0112279
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44618 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003906
n_activity=437 dram_eff=0.4005
bk0: 1a 44787i bk1: 4a 44786i bk2: 42a 44771i bk3: 48a 44754i bk4: 40a 44758i bk5: 40a 44728i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533864
Bank_Level_Parallism_Col = 1.534413
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530364 

BW Util details:
bwutil = 0.003906 
total_CMD = 44799 
util_bw = 175 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 44548 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44618 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.003906 
Either_Row_CoL_Bus_Util = 0.004040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0050894
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44619 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003884
n_activity=417 dram_eff=0.4173
bk0: 4a 44787i bk1: 1a 44787i bk2: 40a 44772i bk3: 49a 44753i bk4: 40a 44751i bk5: 40a 44739i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592437
Bank_Level_Parallism_Col = 1.587234
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587234 

BW Util details:
bwutil = 0.003884 
total_CMD = 44799 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 44561 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44619 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.003884 
Either_Row_CoL_Bus_Util = 0.004018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00370544
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44621 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003862
n_activity=451 dram_eff=0.3836
bk0: 1a 44787i bk1: 4a 44786i bk2: 40a 44777i bk3: 48a 44759i bk4: 40a 44757i bk5: 40a 44738i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.390805
Bank_Level_Parallism_Col = 1.389105
Bank_Level_Parallism_Ready = 1.346821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389105 

BW Util details:
bwutil = 0.003862 
total_CMD = 44799 
util_bw = 173 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 44538 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44621 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.003862 
Either_Row_CoL_Bus_Util = 0.003973 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005618 
queue_avg = 0.005179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00517869
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44629 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003661
n_activity=380 dram_eff=0.4316
bk0: 1a 44787i bk1: 2a 44786i bk2: 41a 44774i bk3: 40a 44769i bk4: 40a 44766i bk5: 40a 44733i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429167
Bank_Level_Parallism_Col = 1.419492
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419492 

BW Util details:
bwutil = 0.003661 
total_CMD = 44799 
util_bw = 164 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 44559 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44629 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.003661 
Either_Row_CoL_Bus_Util = 0.003795 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00935289
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44627 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003728
n_activity=371 dram_eff=0.4501
bk0: 4a 44787i bk1: 2a 44787i bk2: 41a 44772i bk3: 40a 44771i bk4: 40a 44752i bk5: 40a 44743i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551111
Bank_Level_Parallism_Col = 1.545045
Bank_Level_Parallism_Ready = 1.347305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545045 

BW Util details:
bwutil = 0.003728 
total_CMD = 44799 
util_bw = 167 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 44574 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44627 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.003728 
Either_Row_CoL_Bus_Util = 0.003839 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005814 
queue_avg = 0.004040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00404027
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44626 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003772
n_activity=372 dram_eff=0.4543
bk0: 2a 44786i bk1: 4a 44786i bk2: 42a 44766i bk3: 41a 44761i bk4: 40a 44743i bk5: 40a 44729i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.704348
Bank_Level_Parallism_Col = 1.707965
Bank_Level_Parallism_Ready = 1.443787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.707965 

BW Util details:
bwutil = 0.003772 
total_CMD = 44799 
util_bw = 169 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 44569 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44626 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.003772 
Either_Row_CoL_Bus_Util = 0.003862 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.011561 
queue_avg = 0.012902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0129021
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44628 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003683
n_activity=415 dram_eff=0.3976
bk0: 2a 44787i bk1: 1a 44787i bk2: 40a 44771i bk3: 42a 44755i bk4: 40a 44749i bk5: 40a 44733i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.539419
Bank_Level_Parallism_Ready = 1.442424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539419 

BW Util details:
bwutil = 0.003683 
total_CMD = 44799 
util_bw = 165 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 44552 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44628 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.003683 
Either_Row_CoL_Bus_Util = 0.003817 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0111163
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44619 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003884
n_activity=341 dram_eff=0.5103
bk0: 3a 44787i bk1: 2a 44787i bk2: 41a 44768i bk3: 48a 44768i bk4: 40a 44756i bk5: 40a 44718i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.648069
Bank_Level_Parallism_Col = 1.650655
Bank_Level_Parallism_Ready = 1.431034
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.650655 

BW Util details:
bwutil = 0.003884 
total_CMD = 44799 
util_bw = 174 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 44566 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44619 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.003884 
Either_Row_CoL_Bus_Util = 0.004018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0178129
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44617 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003929
n_activity=316 dram_eff=0.557
bk0: 3a 44787i bk1: 3a 44784i bk2: 40a 44764i bk3: 50a 44754i bk4: 40a 44742i bk5: 40a 44735i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803571
Bank_Level_Parallism_Col = 1.778280
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.778280 

BW Util details:
bwutil = 0.003929 
total_CMD = 44799 
util_bw = 176 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 44575 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44617 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.003929 
Either_Row_CoL_Bus_Util = 0.004063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00995558
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44621 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003884
n_activity=317 dram_eff=0.5489
bk0: 3a 44787i bk1: 2a 44787i bk2: 40a 44769i bk3: 49a 44753i bk4: 40a 44745i bk5: 40a 44729i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.768889
Bank_Level_Parallism_Col = 1.757848
Bank_Level_Parallism_Ready = 1.482759
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.757848 

BW Util details:
bwutil = 0.003884 
total_CMD = 44799 
util_bw = 174 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 44574 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44621 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.003884 
Either_Row_CoL_Bus_Util = 0.003973 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.011236 
queue_avg = 0.006964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00696444
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44617 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003951
n_activity=390 dram_eff=0.4538
bk0: 3a 44787i bk1: 3a 44787i bk2: 43a 44767i bk3: 48a 44765i bk4: 40a 44751i bk5: 40a 44711i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693277
Bank_Level_Parallism_Col = 1.696581
Bank_Level_Parallism_Ready = 1.508475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.696581 

BW Util details:
bwutil = 0.003951 
total_CMD = 44799 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 44561 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44617 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.003951 
Either_Row_CoL_Bus_Util = 0.004063 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005495 
queue_avg = 0.010090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0100895
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44609 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004107
n_activity=406 dram_eff=0.4532
bk0: 2a 44786i bk1: 5a 44787i bk2: 41a 44772i bk3: 48a 44759i bk4: 48a 44746i bk5: 40a 44728i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562500
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.413043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.004107 
total_CMD = 44799 
util_bw = 184 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 44543 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44609 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.004107 
Either_Row_CoL_Bus_Util = 0.004241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0108931
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44615 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003973
n_activity=491 dram_eff=0.3625
bk0: 2a 44787i bk1: 2a 44787i bk2: 42a 44775i bk3: 50a 44758i bk4: 42a 44756i bk5: 40a 44744i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387833
Bank_Level_Parallism_Col = 1.391473
Bank_Level_Parallism_Ready = 1.280899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391473 

BW Util details:
bwutil = 0.003973 
total_CMD = 44799 
util_bw = 178 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 44536 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44615 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.003973 
Either_Row_CoL_Bus_Util = 0.004107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00803589
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44613 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004018
n_activity=445 dram_eff=0.4045
bk0: 1a 44787i bk1: 2a 44787i bk2: 41a 44776i bk3: 48a 44757i bk4: 48a 44748i bk5: 40a 44725i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595142
Bank_Level_Parallism_Col = 1.603306
Bank_Level_Parallism_Ready = 1.450000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603306 

BW Util details:
bwutil = 0.004018 
total_CMD = 44799 
util_bw = 180 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 44552 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44613 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.004018 
Either_Row_CoL_Bus_Util = 0.004152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0105359
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44613 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00404
n_activity=443 dram_eff=0.4086
bk0: 4a 44786i bk1: 1a 44787i bk2: 40a 44779i bk3: 48a 44760i bk4: 48a 44753i bk5: 40a 44720i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604938
Bank_Level_Parallism_Col = 1.606695
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606695 

BW Util details:
bwutil = 0.004040 
total_CMD = 44799 
util_bw = 181 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 44556 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44613 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.004040 
Either_Row_CoL_Bus_Util = 0.004152 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005376 
queue_avg = 0.019264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0192638
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44613 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00404
n_activity=355 dram_eff=0.5099
bk0: 2a 44787i bk1: 1a 44787i bk2: 41a 44770i bk3: 49a 44767i bk4: 48a 44745i bk5: 40a 44726i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665254
Bank_Level_Parallism_Col = 1.652361
Bank_Level_Parallism_Ready = 1.497238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.652361 

BW Util details:
bwutil = 0.004040 
total_CMD = 44799 
util_bw = 181 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 44563 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44613 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.004040 
Either_Row_CoL_Bus_Util = 0.004152 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005376 
queue_avg = 0.007768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00776803
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44611 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004085
n_activity=385 dram_eff=0.4753
bk0: 2a 44787i bk1: 4a 44787i bk2: 41a 44778i bk3: 48a 44764i bk4: 48a 44737i bk5: 40a 44733i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509652
Bank_Level_Parallism_Col = 1.509804
Bank_Level_Parallism_Ready = 1.382514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509804 

BW Util details:
bwutil = 0.004085 
total_CMD = 44799 
util_bw = 183 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 44540 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44611 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.004085 
Either_Row_CoL_Bus_Util = 0.004197 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005319 
queue_avg = 0.010223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0102234
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44612 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00404
n_activity=393 dram_eff=0.4606
bk0: 2a 44787i bk1: 1a 44787i bk2: 41a 44770i bk3: 49a 44764i bk4: 48a 44749i bk5: 40a 44727i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589431
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.004040 
total_CMD = 44799 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 44553 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44612 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.004040 
Either_Row_CoL_Bus_Util = 0.004174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00656265
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44611 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004063
n_activity=387 dram_eff=0.4703
bk0: 2a 44786i bk1: 4a 44786i bk2: 40a 44765i bk3: 48a 44759i bk4: 48a 44726i bk5: 40a 44742i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654619
Bank_Level_Parallism_Col = 1.653061
Bank_Level_Parallism_Ready = 1.472528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.653061 

BW Util details:
bwutil = 0.004063 
total_CMD = 44799 
util_bw = 182 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 44550 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44611 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.004063 
Either_Row_CoL_Bus_Util = 0.004197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00792428
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44612 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00404
n_activity=445 dram_eff=0.4067
bk0: 1a 44787i bk1: 2a 44786i bk2: 41a 44776i bk3: 49a 44771i bk4: 48a 44746i bk5: 40a 44732i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466926
Bank_Level_Parallism_Col = 1.472222
Bank_Level_Parallism_Ready = 1.436464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472222 

BW Util details:
bwutil = 0.004040 
total_CMD = 44799 
util_bw = 181 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 44542 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44612 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.004040 
Either_Row_CoL_Bus_Util = 0.004174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00591531
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44611 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004063
n_activity=402 dram_eff=0.4527
bk0: 4a 44786i bk1: 1a 44785i bk2: 41a 44769i bk3: 48a 44763i bk4: 48a 44745i bk5: 40a 44744i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580247
Bank_Level_Parallism_Col = 1.560166
Bank_Level_Parallism_Ready = 1.302198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.004063 
total_CMD = 44799 
util_bw = 182 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 44556 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44611 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.004063 
Either_Row_CoL_Bus_Util = 0.004197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00533494
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44606 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004174
n_activity=391 dram_eff=0.4783
bk0: 4a 44786i bk1: 5a 44784i bk2: 42a 44775i bk3: 48a 44759i bk4: 48a 44739i bk5: 40a 44723i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571970
Bank_Level_Parallism_Col = 1.585271
Bank_Level_Parallism_Ready = 1.422460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585271 

BW Util details:
bwutil = 0.004174 
total_CMD = 44799 
util_bw = 187 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 44535 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44606 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.004174 
Either_Row_CoL_Bus_Util = 0.004308 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0229916
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44799 n_nop=44612 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00404
n_activity=445 dram_eff=0.4067
bk0: 1a 44787i bk1: 2a 44787i bk2: 40a 44762i bk3: 50a 44767i bk4: 48a 44761i bk5: 40a 44753i bk6: 0a 44799i bk7: 0a 44799i bk8: 0a 44799i bk9: 0a 44799i bk10: 0a 44799i bk11: 0a 44799i bk12: 0a 44799i bk13: 0a 44799i bk14: 0a 44799i bk15: 0a 44799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443548
Bank_Level_Parallism_Col = 1.448560
Bank_Level_Parallism_Ready = 1.276243
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432099 

BW Util details:
bwutil = 0.004040 
total_CMD = 44799 
util_bw = 181 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 44551 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44799 
n_nop = 44612 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.004040 
Either_Row_CoL_Bus_Util = 0.004174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00486618

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2100, Miss = 88, Miss_rate = 0.042, Pending_hits = 10, Reservation_fails = 323
L2_cache_bank[1]: Access = 2398, Miss = 96, Miss_rate = 0.040, Pending_hits = 9, Reservation_fails = 246
L2_cache_bank[2]: Access = 1988, Miss = 84, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 239
L2_cache_bank[3]: Access = 2280, Miss = 92, Miss_rate = 0.040, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[4]: Access = 2002, Miss = 86, Miss_rate = 0.043, Pending_hits = 9, Reservation_fails = 196
L2_cache_bank[5]: Access = 2348, Miss = 96, Miss_rate = 0.041, Pending_hits = 12, Reservation_fails = 231
L2_cache_bank[6]: Access = 2161, Miss = 90, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 343
L2_cache_bank[7]: Access = 2290, Miss = 94, Miss_rate = 0.041, Pending_hits = 9, Reservation_fails = 216
L2_cache_bank[8]: Access = 2102, Miss = 88, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 335
L2_cache_bank[9]: Access = 2197, Miss = 92, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 263
L2_cache_bank[10]: Access = 2045, Miss = 86, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 254
L2_cache_bank[11]: Access = 2354, Miss = 96, Miss_rate = 0.041, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[12]: Access = 1986, Miss = 84, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 204
L2_cache_bank[13]: Access = 2296, Miss = 96, Miss_rate = 0.042, Pending_hits = 10, Reservation_fails = 219
L2_cache_bank[14]: Access = 2016, Miss = 86, Miss_rate = 0.043, Pending_hits = 9, Reservation_fails = 357
L2_cache_bank[15]: Access = 2298, Miss = 96, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 180
L2_cache_bank[16]: Access = 2087, Miss = 88, Miss_rate = 0.042, Pending_hits = 10, Reservation_fails = 350
L2_cache_bank[17]: Access = 2147, Miss = 94, Miss_rate = 0.044, Pending_hits = 25, Reservation_fails = 629
L2_cache_bank[18]: Access = 2098, Miss = 88, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 449
L2_cache_bank[19]: Access = 2204, Miss = 94, Miss_rate = 0.043, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[20]: Access = 2102, Miss = 88, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[21]: Access = 2096, Miss = 92, Miss_rate = 0.044, Pending_hits = 21, Reservation_fails = 572
L2_cache_bank[22]: Access = 2045, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 339
L2_cache_bank[23]: Access = 2092, Miss = 92, Miss_rate = 0.044, Pending_hits = 27, Reservation_fails = 790
L2_cache_bank[24]: Access = 1987, Miss = 84, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 233
L2_cache_bank[25]: Access = 1986, Miss = 84, Miss_rate = 0.042, Pending_hits = 3, Reservation_fails = 121
L2_cache_bank[26]: Access = 2104, Miss = 88, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 330
L2_cache_bank[27]: Access = 2047, Miss = 86, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 107
L2_cache_bank[28]: Access = 2104, Miss = 88, Miss_rate = 0.042, Pending_hits = 10, Reservation_fails = 349
L2_cache_bank[29]: Access = 2159, Miss = 90, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 331
L2_cache_bank[30]: Access = 1986, Miss = 84, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 246
L2_cache_bank[31]: Access = 2047, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 352
L2_cache_bank[32]: Access = 2043, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[33]: Access = 2233, Miss = 94, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 211
L2_cache_bank[34]: Access = 2106, Miss = 88, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 203
L2_cache_bank[35]: Access = 2290, Miss = 96, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 246
L2_cache_bank[36]: Access = 2043, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 231
L2_cache_bank[37]: Access = 2231, Miss = 94, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 197
L2_cache_bank[38]: Access = 2161, Miss = 90, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 331
L2_cache_bank[39]: Access = 2292, Miss = 96, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 239
L2_cache_bank[40]: Access = 2102, Miss = 88, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[41]: Access = 2384, Miss = 104, Miss_rate = 0.044, Pending_hits = 7, Reservation_fails = 204
L2_cache_bank[42]: Access = 2045, Miss = 86, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 97
L2_cache_bank[43]: Access = 2369, Miss = 100, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 479
L2_cache_bank[44]: Access = 1986, Miss = 84, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[45]: Access = 2312, Miss = 100, Miss_rate = 0.043, Pending_hits = 10, Reservation_fails = 239
L2_cache_bank[46]: Access = 2045, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 343
L2_cache_bank[47]: Access = 2270, Miss = 100, Miss_rate = 0.044, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[48]: Access = 2047, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 256
L2_cache_bank[49]: Access = 2362, Miss = 100, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 211
L2_cache_bank[50]: Access = 2102, Miss = 88, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 233
L2_cache_bank[51]: Access = 2417, Miss = 102, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 336
L2_cache_bank[52]: Access = 2045, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 259
L2_cache_bank[53]: Access = 2362, Miss = 100, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[54]: Access = 2045, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 226
L2_cache_bank[55]: Access = 2421, Miss = 102, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 340
L2_cache_bank[56]: Access = 2045, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 369
L2_cache_bank[57]: Access = 2364, Miss = 100, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 102
L2_cache_bank[58]: Access = 2102, Miss = 88, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 341
L2_cache_bank[59]: Access = 2364, Miss = 100, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 122
L2_cache_bank[60]: Access = 2161, Miss = 90, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[61]: Access = 2698, Miss = 108, Miss_rate = 0.040, Pending_hits = 9, Reservation_fails = 324
L2_cache_bank[62]: Access = 1982, Miss = 84, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 92
L2_cache_bank[63]: Access = 2418, Miss = 102, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 138999
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0421
L2_total_cache_pending_hits = 610
L2_total_cache_reservation_fails = 17911
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 610
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 96299
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 43103
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 96506
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17911
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=138999
icnt_total_pkts_simt_to_mem=138999
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 138999
Req_Network_cycles = 59662
Req_Network_injected_packets_per_cycle =       2.3298 
Req_Network_conflicts_per_cycle =       0.4272
Req_Network_conflicts_per_cycle_util =       3.2667
Req_Bank_Level_Parallism =      17.8158
Req_Network_in_buffer_full_per_cycle =       0.0925
Req_Network_in_buffer_avg_util =       4.9265
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0533

Reply_Network_injected_packets_num = 138999
Reply_Network_cycles = 59662
Reply_Network_injected_packets_per_cycle =        2.3298
Reply_Network_conflicts_per_cycle =        6.8899
Reply_Network_conflicts_per_cycle_util =      38.3028
Reply_Bank_Level_Parallism =      12.9518
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       8.6778
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0291
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 10 sec (1390 sec)
gpgpu_simulation_rate = 3603 (inst/sec)
gpgpu_simulation_rate = 42 (cycle/sec)
gpgpu_silicon_slowdown = 26952380x
Processing kernel ./traces/kernel-10.traceg
-kernel name = _Z4Fan2PfS_S_iii
-kernel id = 10
-grid dim = (13,13,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-10.traceg
GPGPU-Sim uArch: Shader 104 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x175aa1b0, kernel=0x7dcbca10
thread block = 0,0,0
GPGPU-Sim uArch: Shader 105 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x178aa850, kernel=0x7dcbca10
thread block = 1,0,0
GPGPU-Sim uArch: Shader 106 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x17baae30, kernel=0x7dcbca10
thread block = 2,0,0
GPGPU-Sim uArch: Shader 107 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x17eab410, kernel=0x7dcbca10
thread block = 3,0,0
GPGPU-Sim uArch: Shader 108 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x181ab9f0, kernel=0x7dcbca10
thread block = 4,0,0
GPGPU-Sim uArch: Shader 109 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x184abfd0, kernel=0x7dcbca10
thread block = 5,0,0
GPGPU-Sim uArch: Shader 110 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x187ac5b0, kernel=0x7dcbca10
thread block = 6,0,0
GPGPU-Sim uArch: Shader 111 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x18aacb90, kernel=0x7dcbca10
thread block = 7,0,0
GPGPU-Sim uArch: Shader 112 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x18dad170, kernel=0x7dcbca10
thread block = 8,0,0
GPGPU-Sim uArch: Shader 113 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x190ad810, kernel=0x7dcbca10
thread block = 9,0,0
GPGPU-Sim uArch: Shader 114 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x193addf0, kernel=0x7dcbca10
thread block = 10,0,0
GPGPU-Sim uArch: Shader 115 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x196ae3d0, kernel=0x7dcbca10
thread block = 11,0,0
GPGPU-Sim uArch: Shader 116 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x199ae9b0, kernel=0x7dcbca10
thread block = 12,0,0
GPGPU-Sim uArch: Shader 117 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x19caef90, kernel=0x7dcbca10
thread block = 0,1,0
GPGPU-Sim uArch: Shader 118 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x19faf570, kernel=0x7dcbca10
thread block = 1,1,0
GPGPU-Sim uArch: Shader 119 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1a2afb50, kernel=0x7dcbca10
thread block = 2,1,0
GPGPU-Sim uArch: Shader 120 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1a5b0130, kernel=0x7dcbca10
thread block = 3,1,0
GPGPU-Sim uArch: Shader 121 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1a8b07d0, kernel=0x7dcbca10
thread block = 4,1,0
GPGPU-Sim uArch: Shader 122 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1abb0db0, kernel=0x7dcbca10
thread block = 5,1,0
GPGPU-Sim uArch: Shader 123 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1aeb1390, kernel=0x7dcbca10
thread block = 6,1,0
GPGPU-Sim uArch: Shader 124 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1b1b1970, kernel=0x7dcbca10
thread block = 7,1,0
GPGPU-Sim uArch: Shader 125 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1b4b1f50, kernel=0x7dcbca10
thread block = 8,1,0
GPGPU-Sim uArch: Shader 126 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1b7b2530, kernel=0x7dcbca10
thread block = 9,1,0
GPGPU-Sim uArch: Shader 127 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1bab2b10, kernel=0x7dcbca10
thread block = 10,1,0
GPGPU-Sim uArch: Shader 128 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1bdb30f0, kernel=0x7dcbca10
thread block = 11,1,0
GPGPU-Sim uArch: Shader 129 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1c0b3790, kernel=0x7dcbca10
thread block = 12,1,0
GPGPU-Sim uArch: Shader 130 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1c3b3d70, kernel=0x7dcbca10
thread block = 0,2,0
GPGPU-Sim uArch: Shader 131 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1c6b4350, kernel=0x7dcbca10
thread block = 1,2,0
GPGPU-Sim uArch: Shader 132 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1c9b4930, kernel=0x7dcbca10
thread block = 2,2,0
GPGPU-Sim uArch: Shader 133 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1ccb4f10, kernel=0x7dcbca10
thread block = 3,2,0
GPGPU-Sim uArch: Shader 134 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1cfb54f0, kernel=0x7dcbca10
thread block = 4,2,0
GPGPU-Sim uArch: Shader 135 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1d2b5ad0, kernel=0x7dcbca10
thread block = 5,2,0
GPGPU-Sim uArch: Shader 136 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1d5b60b0, kernel=0x7dcbca10
thread block = 6,2,0
GPGPU-Sim uArch: Shader 137 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1d8b6750, kernel=0x7dcbca10
thread block = 7,2,0
GPGPU-Sim uArch: Shader 138 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1dbb6d30, kernel=0x7dcbca10
thread block = 8,2,0
GPGPU-Sim uArch: Shader 139 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1deb7310, kernel=0x7dcbca10
thread block = 9,2,0
GPGPU-Sim uArch: Shader 140 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1e1b78f0, kernel=0x7dcbca10
thread block = 10,2,0
GPGPU-Sim uArch: Shader 141 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1e4b7ed0, kernel=0x7dcbca10
thread block = 11,2,0
GPGPU-Sim uArch: Shader 142 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1e7b84b0, kernel=0x7dcbca10
thread block = 12,2,0
GPGPU-Sim uArch: Shader 143 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1eab8a90, kernel=0x7dcbca10
thread block = 0,3,0
GPGPU-Sim uArch: Shader 144 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1edb9070, kernel=0x7dcbca10
thread block = 1,3,0
GPGPU-Sim uArch: Shader 145 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1f0b9710, kernel=0x7dcbca10
thread block = 2,3,0
GPGPU-Sim uArch: Shader 146 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1f3b9cf0, kernel=0x7dcbca10
thread block = 3,3,0
GPGPU-Sim uArch: Shader 147 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1f6ba2d0, kernel=0x7dcbca10
thread block = 4,3,0
GPGPU-Sim uArch: Shader 148 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1f9ba8b0, kernel=0x7dcbca10
thread block = 5,3,0
GPGPU-Sim uArch: Shader 149 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1fcbae90, kernel=0x7dcbca10
thread block = 6,3,0
GPGPU-Sim uArch: Shader 150 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1ffbb470, kernel=0x7dcbca10
thread block = 7,3,0
GPGPU-Sim uArch: Shader 151 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x202bba50, kernel=0x7dcbca10
thread block = 8,3,0
GPGPU-Sim uArch: Shader 152 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x205bc030, kernel=0x7dcbca10
thread block = 9,3,0
GPGPU-Sim uArch: Shader 153 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x208bc6d0, kernel=0x7dcbca10
thread block = 10,3,0
GPGPU-Sim uArch: Shader 154 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x20bbccb0, kernel=0x7dcbca10
thread block = 11,3,0
GPGPU-Sim uArch: Shader 155 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x20ebd290, kernel=0x7dcbca10
thread block = 12,3,0
GPGPU-Sim uArch: Shader 156 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x211bd870, kernel=0x7dcbca10
thread block = 0,4,0
GPGPU-Sim uArch: Shader 157 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x214bde50, kernel=0x7dcbca10
thread block = 1,4,0
GPGPU-Sim uArch: Shader 158 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x217be430, kernel=0x7dcbca10
thread block = 2,4,0
GPGPU-Sim uArch: Shader 159 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x21abea10, kernel=0x7dcbca10
thread block = 3,4,0
GPGPU-Sim uArch: Shader 160 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x21dbeff0, kernel=0x7dcbca10
thread block = 4,4,0
GPGPU-Sim uArch: Shader 161 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x220bf690, kernel=0x7dcbca10
thread block = 5,4,0
GPGPU-Sim uArch: Shader 162 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x223bfc70, kernel=0x7dcbca10
thread block = 6,4,0
GPGPU-Sim uArch: Shader 163 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x226c0250, kernel=0x7dcbca10
thread block = 7,4,0
GPGPU-Sim uArch: Shader 164 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x229c0830, kernel=0x7dcbca10
thread block = 8,4,0
GPGPU-Sim uArch: Shader 165 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x22cc0e10, kernel=0x7dcbca10
thread block = 9,4,0
GPGPU-Sim uArch: Shader 166 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x22fc13f0, kernel=0x7dcbca10
thread block = 10,4,0
GPGPU-Sim uArch: Shader 167 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x232c19d0, kernel=0x7dcbca10
thread block = 11,4,0
GPGPU-Sim uArch: Shader 168 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x235c1fb0, kernel=0x7dcbca10
thread block = 12,4,0
GPGPU-Sim uArch: Shader 169 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x238c2650, kernel=0x7dcbca10
thread block = 0,5,0
GPGPU-Sim uArch: Shader 170 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x23bc2c30, kernel=0x7dcbca10
thread block = 1,5,0
GPGPU-Sim uArch: Shader 171 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x23ec3210, kernel=0x7dcbca10
thread block = 2,5,0
GPGPU-Sim uArch: Shader 172 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x241c37f0, kernel=0x7dcbca10
thread block = 3,5,0
GPGPU-Sim uArch: Shader 173 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x244c3dd0, kernel=0x7dcbca10
thread block = 4,5,0
GPGPU-Sim uArch: Shader 174 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x247c43b0, kernel=0x7dcbca10
thread block = 5,5,0
GPGPU-Sim uArch: Shader 175 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x24ac4990, kernel=0x7dcbca10
thread block = 6,5,0
GPGPU-Sim uArch: Shader 177 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x250c5610, kernel=0x7dcbca10
thread block = 7,5,0
GPGPU-Sim uArch: Shader 178 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x253c5bf0, kernel=0x7dcbca10
thread block = 8,5,0
GPGPU-Sim uArch: Shader 179 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x256c61d0, kernel=0x7dcbca10
thread block = 9,5,0
GPGPU-Sim uArch: Shader 180 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x259c67b0, kernel=0x7dcbca10
thread block = 10,5,0
GPGPU-Sim uArch: Shader 181 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x25cc6d90, kernel=0x7dcbca10
thread block = 11,5,0
GPGPU-Sim uArch: Shader 182 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x25fc7370, kernel=0x7dcbca10
thread block = 12,5,0
GPGPU-Sim uArch: Shader 183 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x262c7950, kernel=0x7dcbca10
thread block = 0,6,0
GPGPU-Sim uArch: Shader 176 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x24dc4f70, kernel=0x7dcbca10
thread block = 1,6,0
GPGPU-Sim uArch: Shader 186 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x26bc8bb0, kernel=0x7dcbca10
thread block = 2,6,0
GPGPU-Sim uArch: Shader 187 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x26ec9190, kernel=0x7dcbca10
thread block = 3,6,0
GPGPU-Sim uArch: Shader 188 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x271c9770, kernel=0x7dcbca10
thread block = 4,6,0
GPGPU-Sim uArch: Shader 189 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x274c9d50, kernel=0x7dcbca10
thread block = 5,6,0
GPGPU-Sim uArch: Shader 190 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x277ca330, kernel=0x7dcbca10
thread block = 6,6,0
GPGPU-Sim uArch: Shader 191 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x27aca910, kernel=0x7dcbca10
thread block = 7,6,0
GPGPU-Sim uArch: Shader 184 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x265c7f30, kernel=0x7dcbca10
thread block = 8,6,0
GPGPU-Sim uArch: Shader 185 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x268c85d0, kernel=0x7dcbca10
thread block = 9,6,0
GPGPU-Sim uArch: Shader 192 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x27dcaef0, kernel=0x7dcbca10
thread block = 10,6,0
GPGPU-Sim uArch: Shader 193 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x280cb590, kernel=0x7dcbca10
thread block = 11,6,0
GPGPU-Sim uArch: Shader 194 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x283cbb70, kernel=0x7dcbca10
thread block = 12,6,0
GPGPU-Sim uArch: Shader 195 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x286cc150, kernel=0x7dcbca10
thread block = 0,7,0
GPGPU-Sim uArch: Shader 196 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x289cc730, kernel=0x7dcbca10
thread block = 1,7,0
GPGPU-Sim uArch: Shader 197 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x28cccd10, kernel=0x7dcbca10
thread block = 2,7,0
GPGPU-Sim uArch: Shader 198 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x28fcd2f0, kernel=0x7dcbca10
thread block = 3,7,0
GPGPU-Sim uArch: Shader 199 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x292cd8d0, kernel=0x7dcbca10
thread block = 4,7,0
GPGPU-Sim uArch: Shader 200 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x295cdeb0, kernel=0x7dcbca10
thread block = 5,7,0
GPGPU-Sim uArch: Shader 201 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x298ce550, kernel=0x7dcbca10
thread block = 6,7,0
GPGPU-Sim uArch: Shader 202 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x29bceb30, kernel=0x7dcbca10
thread block = 7,7,0
GPGPU-Sim uArch: Shader 203 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x29ecf110, kernel=0x7dcbca10
thread block = 8,7,0
GPGPU-Sim uArch: Shader 204 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2a1cf6f0, kernel=0x7dcbca10
thread block = 9,7,0
GPGPU-Sim uArch: Shader 205 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2a4cfcd0, kernel=0x7dcbca10
thread block = 10,7,0
GPGPU-Sim uArch: Shader 206 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2a7d02b0, kernel=0x7dcbca10
thread block = 11,7,0
GPGPU-Sim uArch: Shader 207 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2aad0890, kernel=0x7dcbca10
thread block = 12,7,0
GPGPU-Sim uArch: Shader 208 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2add0e70, kernel=0x7dcbca10
thread block = 0,8,0
GPGPU-Sim uArch: Shader 209 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2b0d1510, kernel=0x7dcbca10
thread block = 1,8,0
GPGPU-Sim uArch: Shader 210 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2b3d1af0, kernel=0x7dcbca10
thread block = 2,8,0
GPGPU-Sim uArch: Shader 211 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2b6d20d0, kernel=0x7dcbca10
thread block = 3,8,0
GPGPU-Sim uArch: Shader 212 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2b9d26b0, kernel=0x7dcbca10
thread block = 4,8,0
GPGPU-Sim uArch: Shader 213 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2bcd2c90, kernel=0x7dcbca10
thread block = 5,8,0
GPGPU-Sim uArch: Shader 214 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2bfd3270, kernel=0x7dcbca10
thread block = 6,8,0
GPGPU-Sim uArch: Shader 215 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2c2d3850, kernel=0x7dcbca10
thread block = 7,8,0
GPGPU-Sim uArch: Shader 216 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2c5d3e30, kernel=0x7dcbca10
thread block = 8,8,0
GPGPU-Sim uArch: Shader 217 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2c8d44d0, kernel=0x7dcbca10
thread block = 9,8,0
GPGPU-Sim uArch: Shader 218 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2cbd4ab0, kernel=0x7dcbca10
thread block = 10,8,0
GPGPU-Sim uArch: Shader 219 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2ced5090, kernel=0x7dcbca10
thread block = 11,8,0
GPGPU-Sim uArch: Shader 220 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2d1d5670, kernel=0x7dcbca10
thread block = 12,8,0
GPGPU-Sim uArch: Shader 221 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2d4d5c50, kernel=0x7dcbca10
thread block = 0,9,0
GPGPU-Sim uArch: Shader 222 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2d7d6230, kernel=0x7dcbca10
thread block = 1,9,0
GPGPU-Sim uArch: Shader 223 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2dad6810, kernel=0x7dcbca10
thread block = 2,9,0
GPGPU-Sim uArch: Shader 224 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2ddd6df0, kernel=0x7dcbca10
thread block = 3,9,0
GPGPU-Sim uArch: Shader 225 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2e0d7490, kernel=0x7dcbca10
thread block = 4,9,0
GPGPU-Sim uArch: Shader 226 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2e3d7a70, kernel=0x7dcbca10
thread block = 5,9,0
GPGPU-Sim uArch: Shader 227 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2e6d8050, kernel=0x7dcbca10
thread block = 6,9,0
GPGPU-Sim uArch: Shader 228 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2e9d8630, kernel=0x7dcbca10
thread block = 7,9,0
GPGPU-Sim uArch: Shader 229 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2ecd8c10, kernel=0x7dcbca10
thread block = 8,9,0
GPGPU-Sim uArch: Shader 230 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2efd91f0, kernel=0x7dcbca10
thread block = 9,9,0
GPGPU-Sim uArch: Shader 231 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2f2d97d0, kernel=0x7dcbca10
thread block = 10,9,0
GPGPU-Sim uArch: Shader 232 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2f5d9db0, kernel=0x7dcbca10
thread block = 11,9,0
GPGPU-Sim uArch: Shader 233 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2f8da450, kernel=0x7dcbca10
thread block = 12,9,0
GPGPU-Sim uArch: Shader 234 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2fbdaa30, kernel=0x7dcbca10
thread block = 0,10,0
GPGPU-Sim uArch: Shader 235 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2fedb010, kernel=0x7dcbca10
thread block = 1,10,0
GPGPU-Sim uArch: Shader 236 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x301db5f0, kernel=0x7dcbca10
thread block = 2,10,0
GPGPU-Sim uArch: Shader 237 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x304dbbd0, kernel=0x7dcbca10
thread block = 3,10,0
GPGPU-Sim uArch: Shader 238 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x307dc1b0, kernel=0x7dcbca10
thread block = 4,10,0
GPGPU-Sim uArch: Shader 239 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x30adc790, kernel=0x7dcbca10
thread block = 5,10,0
GPGPU-Sim uArch: Shader 240 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x30ddcd70, kernel=0x7dcbca10
thread block = 6,10,0
GPGPU-Sim uArch: Shader 241 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x310dd410, kernel=0x7dcbca10
thread block = 7,10,0
GPGPU-Sim uArch: Shader 242 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x313dd9f0, kernel=0x7dcbca10
thread block = 8,10,0
GPGPU-Sim uArch: Shader 243 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x316ddfd0, kernel=0x7dcbca10
thread block = 9,10,0
GPGPU-Sim uArch: Shader 244 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x319de5b0, kernel=0x7dcbca10
thread block = 10,10,0
GPGPU-Sim uArch: Shader 245 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x31cdeb90, kernel=0x7dcbca10
thread block = 11,10,0
GPGPU-Sim uArch: Shader 246 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x31fdf170, kernel=0x7dcbca10
thread block = 12,10,0
GPGPU-Sim uArch: Shader 247 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x322df750, kernel=0x7dcbca10
thread block = 0,11,0
GPGPU-Sim uArch: Shader 248 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x325dfd30, kernel=0x7dcbca10
thread block = 1,11,0
GPGPU-Sim uArch: Shader 249 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x328e03d0, kernel=0x7dcbca10
thread block = 2,11,0
GPGPU-Sim uArch: Shader 250 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x32be09b0, kernel=0x7dcbca10
thread block = 3,11,0
GPGPU-Sim uArch: Shader 251 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x32ee0f90, kernel=0x7dcbca10
thread block = 4,11,0
GPGPU-Sim uArch: Shader 252 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x331e1570, kernel=0x7dcbca10
thread block = 5,11,0
GPGPU-Sim uArch: Shader 253 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x334e1b50, kernel=0x7dcbca10
thread block = 6,11,0
GPGPU-Sim uArch: Shader 254 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x337e2130, kernel=0x7dcbca10
thread block = 7,11,0
GPGPU-Sim uArch: Shader 255 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x33ae2710, kernel=0x7dcbca10
thread block = 8,11,0
GPGPU-Sim uArch: Shader 256 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x33de2cf0, kernel=0x7dcbca10
thread block = 9,11,0
GPGPU-Sim uArch: Shader 257 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x340e3390, kernel=0x7dcbca10
thread block = 10,11,0
GPGPU-Sim uArch: Shader 258 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x343e3970, kernel=0x7dcbca10
thread block = 11,11,0
GPGPU-Sim uArch: Shader 259 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x346e3f50, kernel=0x7dcbca10
thread block = 12,11,0
GPGPU-Sim uArch: Shader 260 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x349e4530, kernel=0x7dcbca10
thread block = 0,12,0
GPGPU-Sim uArch: Shader 261 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x34ce4b10, kernel=0x7dcbca10
thread block = 1,12,0
GPGPU-Sim uArch: Shader 262 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x34fe50f0, kernel=0x7dcbca10
thread block = 2,12,0
GPGPU-Sim uArch: Shader 263 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x352e56d0, kernel=0x7dcbca10
thread block = 3,12,0
GPGPU-Sim uArch: Shader 264 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x355e5cb0, kernel=0x7dcbca10
thread block = 4,12,0
GPGPU-Sim uArch: Shader 265 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x358e6350, kernel=0x7dcbca10
thread block = 5,12,0
GPGPU-Sim uArch: Shader 266 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x35be6930, kernel=0x7dcbca10
thread block = 6,12,0
GPGPU-Sim uArch: Shader 267 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x35ee6f10, kernel=0x7dcbca10
thread block = 7,12,0
GPGPU-Sim uArch: Shader 268 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x361e74f0, kernel=0x7dcbca10
thread block = 8,12,0
GPGPU-Sim uArch: Shader 269 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x364e7ad0, kernel=0x7dcbca10
thread block = 9,12,0
GPGPU-Sim uArch: Shader 270 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x367e80b0, kernel=0x7dcbca10
thread block = 10,12,0
GPGPU-Sim uArch: Shader 271 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x36ae8690, kernel=0x7dcbca10
thread block = 11,12,0
GPGPU-Sim uArch: Shader 272 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x36de8c70, kernel=0x7dcbca10
thread block = 12,12,0
Destroy streams for kernel 10: size 0
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 7403
gpu_sim_insn = 1222463
gpu_ipc =     165.1308
gpu_tot_sim_cycle = 67065
gpu_tot_sim_insn = 6230650
gpu_tot_ipc =      92.9046
gpu_tot_issued_cta = 855
gpu_occupancy = 10.2385% 
gpu_tot_occupancy = 10.1823% 
max_total_param_size = 0
gpu_stall_dramfull = 7182
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.2741
partiton_level_parallism_total  =       2.5444
partiton_level_parallism_util =      20.2179
partiton_level_parallism_util_total  =      18.0571
L2_BW  =     154.8242 GB/Sec
L2_BW_total  =      92.1682 GB/Sec
gpu_total_sim_rate=4221

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4085, Miss = 1848, Miss_rate = 0.452, Pending_hits = 1853, Reservation_fails = 1151
	L1D_cache_core[1]: Access = 6872, Miss = 2587, Miss_rate = 0.376, Pending_hits = 3505, Reservation_fails = 1317
	L1D_cache_core[2]: Access = 6776, Miss = 2566, Miss_rate = 0.379, Pending_hits = 3491, Reservation_fails = 1262
	L1D_cache_core[3]: Access = 6800, Miss = 2600, Miss_rate = 0.382, Pending_hits = 3560, Reservation_fails = 1721
	L1D_cache_core[4]: Access = 6664, Miss = 2547, Miss_rate = 0.382, Pending_hits = 3491, Reservation_fails = 1292
	L1D_cache_core[5]: Access = 6776, Miss = 2591, Miss_rate = 0.382, Pending_hits = 3547, Reservation_fails = 1234
	L1D_cache_core[6]: Access = 6688, Miss = 2556, Miss_rate = 0.382, Pending_hits = 3504, Reservation_fails = 1178
	L1D_cache_core[7]: Access = 6664, Miss = 2547, Miss_rate = 0.382, Pending_hits = 3491, Reservation_fails = 1302
	L1D_cache_core[8]: Access = 6800, Miss = 2600, Miss_rate = 0.382, Pending_hits = 3560, Reservation_fails = 1550
	L1D_cache_core[9]: Access = 6336, Miss = 2415, Miss_rate = 0.381, Pending_hits = 3359, Reservation_fails = 1001
	L1D_cache_core[10]: Access = 6120, Miss = 2327, Miss_rate = 0.380, Pending_hits = 3283, Reservation_fails = 845
	L1D_cache_core[11]: Access = 3420, Miss = 1278, Miss_rate = 0.374, Pending_hits = 1862, Reservation_fails = 341
	L1D_cache_core[12]: Access = 3525, Miss = 1567, Miss_rate = 0.445, Pending_hits = 1704, Reservation_fails = 388
	L1D_cache_core[13]: Access = 6432, Miss = 2366, Miss_rate = 0.368, Pending_hits = 3276, Reservation_fails = 481
	L1D_cache_core[14]: Access = 6260, Miss = 2318, Miss_rate = 0.370, Pending_hits = 3228, Reservation_fails = 468
	L1D_cache_core[15]: Access = 6248, Miss = 2335, Miss_rate = 0.374, Pending_hits = 3275, Reservation_fails = 430
	L1D_cache_core[16]: Access = 6152, Miss = 2299, Miss_rate = 0.374, Pending_hits = 3228, Reservation_fails = 417
	L1D_cache_core[17]: Access = 6128, Miss = 2290, Miss_rate = 0.374, Pending_hits = 3215, Reservation_fails = 426
	L1D_cache_core[18]: Access = 6248, Miss = 2335, Miss_rate = 0.374, Pending_hits = 3245, Reservation_fails = 419
	L1D_cache_core[19]: Access = 6152, Miss = 2299, Miss_rate = 0.374, Pending_hits = 3228, Reservation_fails = 417
	L1D_cache_core[20]: Access = 6248, Miss = 2335, Miss_rate = 0.374, Pending_hits = 3275, Reservation_fails = 905
	L1D_cache_core[21]: Access = 6152, Miss = 2299, Miss_rate = 0.374, Pending_hits = 3228, Reservation_fails = 468
	L1D_cache_core[22]: Access = 3384, Miss = 1268, Miss_rate = 0.375, Pending_hits = 1717, Reservation_fails = 177
	L1D_cache_core[23]: Access = 3555, Miss = 1590, Miss_rate = 0.447, Pending_hits = 1581, Reservation_fails = 298
	L1D_cache_core[24]: Access = 6864, Miss = 2594, Miss_rate = 0.378, Pending_hits = 3365, Reservation_fails = 875
	L1D_cache_core[25]: Access = 6735, Miss = 2560, Miss_rate = 0.380, Pending_hits = 3336, Reservation_fails = 895
	L1D_cache_core[26]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 881
	L1D_cache_core[27]: Access = 6624, Miss = 2541, Miss_rate = 0.384, Pending_hits = 3336, Reservation_fails = 854
	L1D_cache_core[28]: Access = 6744, Miss = 2586, Miss_rate = 0.383, Pending_hits = 3396, Reservation_fails = 1242
	L1D_cache_core[29]: Access = 6680, Miss = 2563, Miss_rate = 0.384, Pending_hits = 3364, Reservation_fails = 1079
	L1D_cache_core[30]: Access = 6624, Miss = 2541, Miss_rate = 0.384, Pending_hits = 3336, Reservation_fails = 887
	L1D_cache_core[31]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1184
	L1D_cache_core[32]: Access = 6232, Miss = 2409, Miss_rate = 0.387, Pending_hits = 3140, Reservation_fails = 895
	L1D_cache_core[33]: Access = 5960, Miss = 2322, Miss_rate = 0.390, Pending_hits = 3004, Reservation_fails = 1017
	L1D_cache_core[34]: Access = 3868, Miss = 1511, Miss_rate = 0.391, Pending_hits = 1951, Reservation_fails = 892
	L1D_cache_core[35]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 801
	L1D_cache_core[36]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 833
	L1D_cache_core[37]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 801
	L1D_cache_core[38]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 2687
	L1D_cache_core[39]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 875
	L1D_cache_core[40]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 845
	L1D_cache_core[41]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 1155
	L1D_cache_core[42]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 815
	L1D_cache_core[43]: Access = 3476, Miss = 1342, Miss_rate = 0.386, Pending_hits = 1820, Reservation_fails = 843
	L1D_cache_core[44]: Access = 3400, Miss = 1296, Miss_rate = 0.381, Pending_hits = 1848, Reservation_fails = 745
	L1D_cache_core[45]: Access = 373, Miss = 142, Miss_rate = 0.381, Pending_hits = 203, Reservation_fails = 72
	L1D_cache_core[46]: Access = 417, Miss = 412, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 123
	L1D_cache_core[47]: Access = 3320, Miss = 1207, Miss_rate = 0.364, Pending_hits = 1577, Reservation_fails = 261
	L1D_cache_core[48]: Access = 3174, Miss = 1168, Miss_rate = 0.368, Pending_hits = 1540, Reservation_fails = 228
	L1D_cache_core[49]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 248
	L1D_cache_core[50]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 211
	L1D_cache_core[51]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 208
	L1D_cache_core[52]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 222
	L1D_cache_core[53]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 205
	L1D_cache_core[54]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 223
	L1D_cache_core[55]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 206
	L1D_cache_core[56]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 221
	L1D_cache_core[57]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 218
	L1D_cache_core[58]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 207
	L1D_cache_core[59]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 208
	L1D_cache_core[60]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 221
	L1D_cache_core[61]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 243
	L1D_cache_core[62]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 266
	L1D_cache_core[63]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 207
	L1D_cache_core[64]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 230
	L1D_cache_core[65]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 218
	L1D_cache_core[66]: Access = 2868, Miss = 1081, Miss_rate = 0.377, Pending_hits = 1476, Reservation_fails = 202
	L1D_cache_core[67]: Access = 2744, Miss = 1040, Miss_rate = 0.379, Pending_hits = 1448, Reservation_fails = 213
	L1D_cache_core[68]: Access = 280, Miss = 106, Miss_rate = 0.379, Pending_hits = 148, Reservation_fails = 48
	L1D_cache_core[69]: Access = 415, Miss = 410, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 128
	L1D_cache_core[70]: Access = 3848, Miss = 1463, Miss_rate = 0.380, Pending_hits = 1849, Reservation_fails = 1794
	L1D_cache_core[71]: Access = 3661, Miss = 1407, Miss_rate = 0.384, Pending_hits = 1792, Reservation_fails = 2372
	L1D_cache_core[72]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1399
	L1D_cache_core[73]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 1200
	L1D_cache_core[74]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 1915
	L1D_cache_core[75]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1002
	L1D_cache_core[76]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 936
	L1D_cache_core[77]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1046
	L1D_cache_core[78]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 852
	L1D_cache_core[79]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 951
	L1D_total_cache_accesses = 348768
	L1D_total_cache_misses = 133984
	L1D_total_cache_miss_rate = 0.3842
	L1D_total_cache_pending_hits = 177073
	L1D_total_cache_reservation_fails = 59093
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1055
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 177073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 177073
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 56021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 44481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 408591
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 117250

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3072
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 56021
ctas_completed 855, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
122, 122, 122, 77, 32, 32, 32, 32, 
gpgpu_n_tot_thrd_icount = 6976896
gpgpu_n_tot_w_icount = 218028
gpgpu_n_stall_shd_mem = 148408
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53390
gpgpu_n_mem_write_global = 117250
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 638605
gpgpu_n_store_insn = 213210
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 139458
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8950
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:144237	W0_Idle:3902876	W0_Scoreboard:3390097	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:104	W9:0	W10:104	W11:45	W12:62	W13:45	W14:62	W15:45	W16:1068	W17:1	W18:1	W19:1	W20:1	W21:1	W22:2257	W23:0	W24:2256	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:184669
single_issue_nums: WS0:55270	WS1:54620	WS2:54412	WS3:53726	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 427120 {8:53390,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4690000 {40:117250,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2135600 {40:53390,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 938000 {8:117250,}
maxmflatency = 1566 
max_icnt2mem_latency = 847 
maxmrqlatency = 57 
max_icnt2sh_latency = 823 
averagemflatency = 602 
avg_icnt2mem_latency = 194 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 246 
mrq_lat_table:2122 	1465 	999 	644 	339 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8418 	58492 	92315 	11415 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	8385 	25815 	31882 	49449 	54107 	1002 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4888 	4123 	5535 	8473 	12475 	24390 	38237 	55571 	16948 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	14 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5406      5411      5560      5360      5414      5398         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5544      5397      5443      5447      5410      5365         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5409      5414      5463      5382      5376      5703         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5386      5415      5370      5458      5707      5386         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5535      5389      5409      5378      5395      5390         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5402      5543      5386      5422      5391      5386         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5417      5406      5442      5403      5402      5365         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5394      5465      5369      5358      5374      5699         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5398      5386      5454      5543      5377      5368         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5512      5403      5373      5361      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5398      5387      5373      5362      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5401      5434      5402      5356      5369         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5527      5395      5372      5423      5422      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5407      5442      5414      5361      5377      5366         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5519      5394      5406      5450      5803      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5393      5552      5471      5413      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5402      5410      5365      5406      5398      5690         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5386      5390      5430      5387      5394      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5409      5417      5386      5374      5358      5370         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5386      5394      5470      5446      5698      5394         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5418      5406      5383      5438      5378      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5523      5385      5442      5399      5360      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5457      5398      5423      5418      5611      5369         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5397      5540      5364      5373      5379      5687         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5395      5543      5544      5377      5361      5373         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5407      5402      5366      5438      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5391      5539      5368      5357      5398      5394         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5406      5403      5451      5422      5414      5373         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5531      5462      5365      5386      5361      5399         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5403      5414      5413      5376      5382      5372         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5386      5527      5406      5356      5819      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5660      5386      5478      5399      5362      5390         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      20051     20953     18969     18871     19157     18435    none      none      none      none      none      none      none      none      none      none  
dram[1]:      21917     19753     18206     18962     18246     18220    none      none      none      none      none      none      none      none      none      none  
dram[2]:      15559     21126     18265     18553     17218     18993    none      none      none      none      none      none      none      none      none      none  
dram[3]:      21291     21706     17894     17440     17831     17563    none      none      none      none      none      none      none      none      none      none  
dram[4]:      24551     19165     19315     18576     19600     19737    none      none      none      none      none      none      none      none      none      none  
dram[5]:      21275     22254     17964     17387     16565     17158    none      none      none      none      none      none      none      none      none      none  
dram[6]:      21237     21551     18257     17692     18518     17796    none      none      none      none      none      none      none      none      none      none  
dram[7]:      18646     19955     18174     17606     18943     18692    none      none      none      none      none      none      none      none      none      none  
dram[8]:      19637     16758     16752     16000     16210     15976    none      none      none      none      none      none      none      none      none      none  
dram[9]:      21756     21806     18936     18074     18972     18840    none      none      none      none      none      none      none      none      none      none  
dram[10]:      21142     17255     18575     17054     17923     17833    none      none      none      none      none      none      none      none      none      none  
dram[11]:      19470     20500     17542     16447     17227     16968    none      none      none      none      none      none      none      none      none      none  
dram[12]:      18521     18130     16075     15902     15975     15829    none      none      none      none      none      none      none      none      none      none  
dram[13]:      21605     20613     17943     18132     18258     17953    none      none      none      none      none      none      none      none      none      none  
dram[14]:      24134     21466     17253     17317     17352     17286    none      none      none      none      none      none      none      none      none      none  
dram[15]:      18437     22571     16363     16981     15857     15680    none      none      none      none      none      none      none      none      none      none  
dram[16]:      20108     20469     19829     18571     19120     18905    none      none      none      none      none      none      none      none      none      none  
dram[17]:      21704     20318     16761     17398     16552     16505    none      none      none      none      none      none      none      none      none      none  
dram[18]:      20018     20689     18298     18158     17710     17271    none      none      none      none      none      none      none      none      none      none  
dram[19]:      22083     20947     18180     18021     18707     17429    none      none      none      none      none      none      none      none      none      none  
dram[20]:      21675     22428     19429     19433     17230     19065    none      none      none      none      none      none      none      none      none      none  
dram[21]:      22036     19284     19085     17783     16809     17136    none      none      none      none      none      none      none      none      none      none  
dram[22]:      20269     18246     20229     18957     18546     18971    none      none      none      none      none      none      none      none      none      none  
dram[23]:      20358     22440     18557     18869     17363     18567    none      none      none      none      none      none      none      none      none      none  
dram[24]:      18804     23644     18558     18041     17664     17532    none      none      none      none      none      none      none      none      none      none  
dram[25]:      20635     21263     18131     18085     17908     18569    none      none      none      none      none      none      none      none      none      none  
dram[26]:      18272     22961     19691     19194     18136     19250    none      none      none      none      none      none      none      none      none      none  
dram[27]:      20800     21405     19109     19210     18257     19013    none      none      none      none      none      none      none      none      none      none  
dram[28]:      21530     18709     19818     20979     18461     19322    none      none      none      none      none      none      none      none      none      none  
dram[29]:      20183     19489     21415     22318     20799     21296    none      none      none      none      none      none      none      none      none      none  
dram[30]:      21838     24139     19981     20203     19370     19859    none      none      none      none      none      none      none      none      none      none  
dram[31]:      20868     18212     20651     20736     18495     19210    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        568       527      1294      1351      1394      1347         0         0         0         0         0         0         0         0         0         0
dram[1]:        497       466      1421      1321      1381      1427         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       519      1477      1434      1225      1249         0         0         0         0         0         0         0         0         0         0
dram[3]:        611       596      1218      1296      1353      1243         0         0         0         0         0         0         0         0         0         0
dram[4]:        492       581      1296      1297      1486      1449         0         0         0         0         0         0         0         0         0         0
dram[5]:        496       498      1245      1241      1244      1345         0         0         0         0         0         0         0         0         0         0
dram[6]:        491       497      1207      1198      1214      1247         0         0         0         0         0         0         0         0         0         0
dram[7]:        589       515      1217      1203      1277      1239         0         0         0         0         0         0         0         0         0         0
dram[8]:        591       340      1556      1517      1555      1534         0         0         0         0         0         0         0         0         0         0
dram[9]:        452       713      1466      1301      1278      1290         0         0         0         0         0         0         0         0         0         0
dram[10]:        613       332      1233      1296      1312      1303         0         0         0         0         0         0         0         0         0         0
dram[11]:        478       704      1488      1501      1551      1566         0         0         0         0         0         0         0         0         0         0
dram[12]:        475       349      1298      1334      1312      1330         0         0         0         0         0         0         0         0         0         0
dram[13]:        610       400      1173      1171      1289      1286         0         0         0         0         0         0         0         0         0         0
dram[14]:        580       596      1230      1283      1452      1373         0         0         0         0         0         0         0         0         0         0
dram[15]:        456       511      1377      1338      1342      1312         0         0         0         0         0         0         0         0         0         0
dram[16]:        511       372      1414      1441      1411      1419         0         0         0         0         0         0         0         0         0         0
dram[17]:        500       498      1232      1260      1274      1281         0         0         0         0         0         0         0         0         0         0
dram[18]:        533       382      1382      1387      1421      1393         0         0         0         0         0         0         0         0         0         0
dram[19]:        570       583      1219      1275      1244      1336         0         0         0         0         0         0         0         0         0         0
dram[20]:        506       593      1345      1251      1367      1275         0         0         0         0         0         0         0         0         0         0
dram[21]:        740       459      1357      1371      1266      1352         0         0         0         0         0         0         0         0         0         0
dram[22]:        394       481      1361      1395      1379      1359         0         0         0         0         0         0         0         0         0         0
dram[23]:        586       496      1382      1383      1412      1303         0         0         0         0         0         0         0         0         0         0
dram[24]:        447       510      1284      1352      1370      1399         0         0         0         0         0         0         0         0         0         0
dram[25]:        501       593      1287      1260      1282      1286         0         0         0         0         0         0         0         0         0         0
dram[26]:        385       508      1403      1405      1365      1367         0         0         0         0         0         0         0         0         0         0
dram[27]:        502       604      1393      1453      1398      1438         0         0         0         0         0         0         0         0         0         0
dram[28]:        495       408      1407      1291      1403      1344         0         0         0         0         0         0         0         0         0         0
dram[29]:        602       383      1311      1449      1323      1326         0         0         0         0         0         0         0         0         0         0
dram[30]:        605       626      1375      1453      1427      1482         0         0         0         0         0         0         0         0         0         0
dram[31]:        607       390      1415      1396      1430      1397         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50177 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003495
n_activity=398 dram_eff=0.4422
bk0: 3a 50346i bk1: 3a 50346i bk2: 41a 50330i bk3: 49a 50312i bk4: 40a 50309i bk5: 40a 50298i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.392045
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564315 

BW Util details:
bwutil = 0.003495 
total_CMD = 50358 
util_bw = 176 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 50113 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50177 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003495 
Either_Row_CoL_Bus_Util = 0.003594 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.005525 
queue_avg = 0.008837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00883673
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50180 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003416
n_activity=371 dram_eff=0.4636
bk0: 1a 50346i bk1: 3a 50346i bk2: 40a 50335i bk3: 48a 50316i bk4: 40a 50317i bk5: 40a 50282i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568465
Bank_Level_Parallism_Col = 1.576271
Bank_Level_Parallism_Ready = 1.459302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576271 

BW Util details:
bwutil = 0.003416 
total_CMD = 50358 
util_bw = 172 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 50117 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50180 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003416 
Either_Row_CoL_Bus_Util = 0.003535 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00806227
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50177 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003475
n_activity=353 dram_eff=0.4958
bk0: 3a 50346i bk1: 3a 50346i bk2: 40a 50328i bk3: 49a 50317i bk4: 40a 50318i bk5: 40a 50282i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.700441
Bank_Level_Parallism_Col = 1.704036
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.704036 

BW Util details:
bwutil = 0.003475 
total_CMD = 50358 
util_bw = 175 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 50131 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50177 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003475 
Either_Row_CoL_Bus_Util = 0.003594 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0126097
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50177 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003495
n_activity=416 dram_eff=0.4231
bk0: 2a 50346i bk1: 3a 50346i bk2: 43a 50330i bk3: 48a 50316i bk4: 40a 50303i bk5: 40a 50297i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550201
Bank_Level_Parallism_Col = 1.557377
Bank_Level_Parallism_Ready = 1.448864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557377 

BW Util details:
bwutil = 0.003495 
total_CMD = 50358 
util_bw = 176 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 50109 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50177 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003495 
Either_Row_CoL_Bus_Util = 0.003594 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.005525 
queue_avg = 0.014039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0140395
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50179 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003455
n_activity=340 dram_eff=0.5118
bk0: 1a 50346i bk1: 4a 50344i bk2: 41a 50323i bk3: 48a 50311i bk4: 40a 50310i bk5: 40a 50287i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.691983
Bank_Level_Parallism_Col = 1.688034
Bank_Level_Parallism_Ready = 1.465517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.688034 

BW Util details:
bwutil = 0.003455 
total_CMD = 50358 
util_bw = 174 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 50121 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50179 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003455 
Either_Row_CoL_Bus_Util = 0.003555 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.005587 
queue_avg = 0.006672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00667223
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50178 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003475
n_activity=367 dram_eff=0.4768
bk0: 2a 50346i bk1: 1a 50346i bk2: 42a 50331i bk3: 50a 50308i bk4: 40a 50308i bk5: 40a 50301i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.003475 
total_CMD = 50358 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 50113 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50178 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003475 
Either_Row_CoL_Bus_Util = 0.003574 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.005556 
queue_avg = 0.008281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00828071
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50178 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003455
n_activity=357 dram_eff=0.4874
bk0: 2a 50346i bk1: 2a 50346i bk2: 41a 50328i bk3: 49a 50313i bk4: 40a 50309i bk5: 40a 50287i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617284
Bank_Level_Parallism_Col = 1.610879
Bank_Level_Parallism_Ready = 1.471264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.610879 

BW Util details:
bwutil = 0.003455 
total_CMD = 50358 
util_bw = 174 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 50115 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50178 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003455 
Either_Row_CoL_Bus_Util = 0.003574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0146551
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50178 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003475
n_activity=382 dram_eff=0.4581
bk0: 5a 50346i bk1: 2a 50346i bk2: 40a 50330i bk3: 48a 50318i bk4: 40a 50311i bk5: 40a 50286i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.656652
Bank_Level_Parallism_Col = 1.659389
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.659389 

BW Util details:
bwutil = 0.003475 
total_CMD = 50358 
util_bw = 175 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 50125 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50178 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003475 
Either_Row_CoL_Bus_Util = 0.003574 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.005556 
queue_avg = 0.020930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0209301
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50177 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003475
n_activity=467 dram_eff=0.3747
bk0: 4a 50346i bk1: 1a 50346i bk2: 41a 50335i bk3: 49a 50314i bk4: 40a 50307i bk5: 40a 50302i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462745
Bank_Level_Parallism_Col = 1.462151
Bank_Level_Parallism_Ready = 1.348571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462151 

BW Util details:
bwutil = 0.003475 
total_CMD = 50358 
util_bw = 175 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 50103 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50177 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003475 
Either_Row_CoL_Bus_Util = 0.003594 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00998848
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50177 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003475
n_activity=437 dram_eff=0.4005
bk0: 1a 50346i bk1: 4a 50345i bk2: 42a 50330i bk3: 48a 50313i bk4: 40a 50317i bk5: 40a 50287i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533864
Bank_Level_Parallism_Col = 1.534413
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530364 

BW Util details:
bwutil = 0.003475 
total_CMD = 50358 
util_bw = 175 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 50107 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50177 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003475 
Either_Row_CoL_Bus_Util = 0.003594 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00452758
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50178 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003455
n_activity=417 dram_eff=0.4173
bk0: 4a 50346i bk1: 1a 50346i bk2: 40a 50331i bk3: 49a 50312i bk4: 40a 50310i bk5: 40a 50298i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592437
Bank_Level_Parallism_Col = 1.587234
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587234 

BW Util details:
bwutil = 0.003455 
total_CMD = 50358 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 50120 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50178 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003455 
Either_Row_CoL_Bus_Util = 0.003574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0032964
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50180 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003435
n_activity=451 dram_eff=0.3836
bk0: 1a 50346i bk1: 4a 50345i bk2: 40a 50336i bk3: 48a 50318i bk4: 40a 50316i bk5: 40a 50297i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.390805
Bank_Level_Parallism_Col = 1.389105
Bank_Level_Parallism_Ready = 1.346821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389105 

BW Util details:
bwutil = 0.003435 
total_CMD = 50358 
util_bw = 173 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 50097 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50180 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003435 
Either_Row_CoL_Bus_Util = 0.003535 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.005618 
queue_avg = 0.004607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00460701
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50188 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003257
n_activity=380 dram_eff=0.4316
bk0: 1a 50346i bk1: 2a 50345i bk2: 41a 50333i bk3: 40a 50328i bk4: 40a 50325i bk5: 40a 50292i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429167
Bank_Level_Parallism_Col = 1.419492
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419492 

BW Util details:
bwutil = 0.003257 
total_CMD = 50358 
util_bw = 164 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 50118 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50188 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003257 
Either_Row_CoL_Bus_Util = 0.003376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00832043
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50186 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003316
n_activity=371 dram_eff=0.4501
bk0: 4a 50346i bk1: 2a 50346i bk2: 41a 50331i bk3: 40a 50330i bk4: 40a 50311i bk5: 40a 50302i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551111
Bank_Level_Parallism_Col = 1.545045
Bank_Level_Parallism_Ready = 1.347305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545045 

BW Util details:
bwutil = 0.003316 
total_CMD = 50358 
util_bw = 167 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 50133 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50186 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003316 
Either_Row_CoL_Bus_Util = 0.003416 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.005814 
queue_avg = 0.003594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00359427
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50185 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003356
n_activity=372 dram_eff=0.4543
bk0: 2a 50345i bk1: 4a 50345i bk2: 42a 50325i bk3: 41a 50320i bk4: 40a 50302i bk5: 40a 50288i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.704348
Bank_Level_Parallism_Col = 1.707965
Bank_Level_Parallism_Ready = 1.443787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.707965 

BW Util details:
bwutil = 0.003356 
total_CMD = 50358 
util_bw = 169 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 50128 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50185 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003356 
Either_Row_CoL_Bus_Util = 0.003435 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.011561 
queue_avg = 0.011478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0114778
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50187 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003277
n_activity=415 dram_eff=0.3976
bk0: 2a 50346i bk1: 1a 50346i bk2: 40a 50330i bk3: 42a 50314i bk4: 40a 50308i bk5: 40a 50292i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.539419
Bank_Level_Parallism_Ready = 1.442424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539419 

BW Util details:
bwutil = 0.003277 
total_CMD = 50358 
util_bw = 165 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 50111 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50187 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003277 
Either_Row_CoL_Bus_Util = 0.003396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00988919
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50178 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003455
n_activity=341 dram_eff=0.5103
bk0: 3a 50346i bk1: 2a 50346i bk2: 41a 50327i bk3: 48a 50327i bk4: 40a 50315i bk5: 40a 50277i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.648069
Bank_Level_Parallism_Col = 1.650655
Bank_Level_Parallism_Ready = 1.431034
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.650655 

BW Util details:
bwutil = 0.003455 
total_CMD = 50358 
util_bw = 174 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 50125 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50178 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003455 
Either_Row_CoL_Bus_Util = 0.003574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0158465
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50176 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003495
n_activity=316 dram_eff=0.557
bk0: 3a 50346i bk1: 3a 50343i bk2: 40a 50323i bk3: 50a 50313i bk4: 40a 50301i bk5: 40a 50294i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803571
Bank_Level_Parallism_Col = 1.778280
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.778280 

BW Util details:
bwutil = 0.003495 
total_CMD = 50358 
util_bw = 176 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 50134 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50176 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003495 
Either_Row_CoL_Bus_Util = 0.003614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00885659
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50180 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003455
n_activity=317 dram_eff=0.5489
bk0: 3a 50346i bk1: 2a 50346i bk2: 40a 50328i bk3: 49a 50312i bk4: 40a 50304i bk5: 40a 50288i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.768889
Bank_Level_Parallism_Col = 1.757848
Bank_Level_Parallism_Ready = 1.482759
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.757848 

BW Util details:
bwutil = 0.003455 
total_CMD = 50358 
util_bw = 174 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 50133 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50180 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003455 
Either_Row_CoL_Bus_Util = 0.003535 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.011236 
queue_avg = 0.006196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00619564
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50176 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003515
n_activity=390 dram_eff=0.4538
bk0: 3a 50346i bk1: 3a 50346i bk2: 43a 50326i bk3: 48a 50324i bk4: 40a 50310i bk5: 40a 50270i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693277
Bank_Level_Parallism_Col = 1.696581
Bank_Level_Parallism_Ready = 1.508475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.696581 

BW Util details:
bwutil = 0.003515 
total_CMD = 50358 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 50120 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50176 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003515 
Either_Row_CoL_Bus_Util = 0.003614 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.005495 
queue_avg = 0.008976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00897573
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50168 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003654
n_activity=406 dram_eff=0.4532
bk0: 2a 50345i bk1: 5a 50346i bk2: 41a 50331i bk3: 48a 50318i bk4: 48a 50305i bk5: 40a 50287i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562500
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.413043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.003654 
total_CMD = 50358 
util_bw = 184 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 50102 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50168 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003654 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00969062
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50174 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003535
n_activity=491 dram_eff=0.3625
bk0: 2a 50346i bk1: 2a 50346i bk2: 42a 50334i bk3: 50a 50317i bk4: 42a 50315i bk5: 40a 50303i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387833
Bank_Level_Parallism_Col = 1.391473
Bank_Level_Parallism_Ready = 1.280899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391473 

BW Util details:
bwutil = 0.003535 
total_CMD = 50358 
util_bw = 178 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 50095 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50174 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003535 
Either_Row_CoL_Bus_Util = 0.003654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00714881
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50172 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003574
n_activity=445 dram_eff=0.4045
bk0: 1a 50346i bk1: 2a 50346i bk2: 41a 50335i bk3: 48a 50316i bk4: 48a 50307i bk5: 40a 50284i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595142
Bank_Level_Parallism_Col = 1.603306
Bank_Level_Parallism_Ready = 1.450000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603306 

BW Util details:
bwutil = 0.003574 
total_CMD = 50358 
util_bw = 180 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 50111 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50172 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003574 
Either_Row_CoL_Bus_Util = 0.003694 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00937289
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50172 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003594
n_activity=443 dram_eff=0.4086
bk0: 4a 50345i bk1: 1a 50346i bk2: 40a 50338i bk3: 48a 50319i bk4: 48a 50312i bk5: 40a 50279i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604938
Bank_Level_Parallism_Col = 1.606695
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606695 

BW Util details:
bwutil = 0.003594 
total_CMD = 50358 
util_bw = 181 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 50115 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50172 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003594 
Either_Row_CoL_Bus_Util = 0.003694 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.005376 
queue_avg = 0.017137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0171373
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50172 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003594
n_activity=355 dram_eff=0.5099
bk0: 2a 50346i bk1: 1a 50346i bk2: 41a 50329i bk3: 49a 50326i bk4: 48a 50304i bk5: 40a 50285i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665254
Bank_Level_Parallism_Col = 1.652361
Bank_Level_Parallism_Ready = 1.497238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.652361 

BW Util details:
bwutil = 0.003594 
total_CMD = 50358 
util_bw = 181 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 50122 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50172 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003594 
Either_Row_CoL_Bus_Util = 0.003694 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.005376 
queue_avg = 0.006911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00691052
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50170 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003634
n_activity=385 dram_eff=0.4753
bk0: 2a 50346i bk1: 4a 50346i bk2: 41a 50337i bk3: 48a 50323i bk4: 48a 50296i bk5: 40a 50292i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509652
Bank_Level_Parallism_Col = 1.509804
Bank_Level_Parallism_Ready = 1.382514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509804 

BW Util details:
bwutil = 0.003634 
total_CMD = 50358 
util_bw = 183 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 50099 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50170 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003634 
Either_Row_CoL_Bus_Util = 0.003733 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.005319 
queue_avg = 0.009095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00909488
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50171 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003594
n_activity=393 dram_eff=0.4606
bk0: 2a 50346i bk1: 1a 50346i bk2: 41a 50329i bk3: 49a 50323i bk4: 48a 50308i bk5: 40a 50286i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589431
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.003594 
total_CMD = 50358 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 50112 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50171 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003594 
Either_Row_CoL_Bus_Util = 0.003713 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0058382
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50170 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003614
n_activity=387 dram_eff=0.4703
bk0: 2a 50345i bk1: 4a 50345i bk2: 40a 50324i bk3: 48a 50318i bk4: 48a 50285i bk5: 40a 50301i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654619
Bank_Level_Parallism_Col = 1.653061
Bank_Level_Parallism_Ready = 1.472528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.653061 

BW Util details:
bwutil = 0.003614 
total_CMD = 50358 
util_bw = 182 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 50109 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50170 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003614 
Either_Row_CoL_Bus_Util = 0.003733 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00704953
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50171 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003594
n_activity=445 dram_eff=0.4067
bk0: 1a 50346i bk1: 2a 50345i bk2: 41a 50335i bk3: 49a 50330i bk4: 48a 50305i bk5: 40a 50291i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466926
Bank_Level_Parallism_Col = 1.472222
Bank_Level_Parallism_Ready = 1.436464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472222 

BW Util details:
bwutil = 0.003594 
total_CMD = 50358 
util_bw = 181 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 50101 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50171 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003594 
Either_Row_CoL_Bus_Util = 0.003713 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00526232
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50170 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003614
n_activity=402 dram_eff=0.4527
bk0: 4a 50345i bk1: 1a 50344i bk2: 41a 50328i bk3: 48a 50322i bk4: 48a 50304i bk5: 40a 50303i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580247
Bank_Level_Parallism_Col = 1.560166
Bank_Level_Parallism_Ready = 1.302198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.003614 
total_CMD = 50358 
util_bw = 182 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 50115 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50170 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003614 
Either_Row_CoL_Bus_Util = 0.003733 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00474602
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50165 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003713
n_activity=391 dram_eff=0.4783
bk0: 4a 50345i bk1: 5a 50343i bk2: 42a 50334i bk3: 48a 50318i bk4: 48a 50298i bk5: 40a 50282i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571970
Bank_Level_Parallism_Col = 1.585271
Bank_Level_Parallism_Ready = 1.422460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585271 

BW Util details:
bwutil = 0.003713 
total_CMD = 50358 
util_bw = 187 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 50094 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50165 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003713 
Either_Row_CoL_Bus_Util = 0.003833 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0204536
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50358 n_nop=50171 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003594
n_activity=445 dram_eff=0.4067
bk0: 1a 50346i bk1: 2a 50346i bk2: 40a 50321i bk3: 50a 50326i bk4: 48a 50320i bk5: 40a 50312i bk6: 0a 50358i bk7: 0a 50358i bk8: 0a 50358i bk9: 0a 50358i bk10: 0a 50358i bk11: 0a 50358i bk12: 0a 50358i bk13: 0a 50358i bk14: 0a 50358i bk15: 0a 50358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443548
Bank_Level_Parallism_Col = 1.448560
Bank_Level_Parallism_Ready = 1.276243
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432099 

BW Util details:
bwutil = 0.003594 
total_CMD = 50358 
util_bw = 181 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 50110 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50358 
n_nop = 50171 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003594 
Either_Row_CoL_Bus_Util = 0.003713 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.004329

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2580, Miss = 88, Miss_rate = 0.034, Pending_hits = 10, Reservation_fails = 323
L2_cache_bank[1]: Access = 2887, Miss = 96, Miss_rate = 0.033, Pending_hits = 9, Reservation_fails = 246
L2_cache_bank[2]: Access = 2445, Miss = 84, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 239
L2_cache_bank[3]: Access = 2737, Miss = 92, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[4]: Access = 2459, Miss = 86, Miss_rate = 0.035, Pending_hits = 9, Reservation_fails = 196
L2_cache_bank[5]: Access = 2828, Miss = 96, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 231
L2_cache_bank[6]: Access = 2660, Miss = 90, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 343
L2_cache_bank[7]: Access = 2757, Miss = 94, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 216
L2_cache_bank[8]: Access = 2585, Miss = 88, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 335
L2_cache_bank[9]: Access = 2651, Miss = 92, Miss_rate = 0.035, Pending_hits = 6, Reservation_fails = 263
L2_cache_bank[10]: Access = 2515, Miss = 86, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 254
L2_cache_bank[11]: Access = 2843, Miss = 96, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[12]: Access = 2440, Miss = 84, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 204
L2_cache_bank[13]: Access = 2776, Miss = 96, Miss_rate = 0.035, Pending_hits = 10, Reservation_fails = 219
L2_cache_bank[14]: Access = 2473, Miss = 86, Miss_rate = 0.035, Pending_hits = 9, Reservation_fails = 357
L2_cache_bank[15]: Access = 2781, Miss = 96, Miss_rate = 0.035, Pending_hits = 12, Reservation_fails = 180
L2_cache_bank[16]: Access = 2557, Miss = 88, Miss_rate = 0.034, Pending_hits = 10, Reservation_fails = 350
L2_cache_bank[17]: Access = 2614, Miss = 94, Miss_rate = 0.036, Pending_hits = 25, Reservation_fails = 629
L2_cache_bank[18]: Access = 2575, Miss = 88, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 449
L2_cache_bank[19]: Access = 2668, Miss = 94, Miss_rate = 0.035, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[20]: Access = 2585, Miss = 88, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[21]: Access = 2556, Miss = 92, Miss_rate = 0.036, Pending_hits = 21, Reservation_fails = 572
L2_cache_bank[22]: Access = 2515, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 339
L2_cache_bank[23]: Access = 2549, Miss = 92, Miss_rate = 0.036, Pending_hits = 27, Reservation_fails = 790
L2_cache_bank[24]: Access = 2431, Miss = 84, Miss_rate = 0.035, Pending_hits = 6, Reservation_fails = 233
L2_cache_bank[25]: Access = 2440, Miss = 84, Miss_rate = 0.034, Pending_hits = 3, Reservation_fails = 121
L2_cache_bank[26]: Access = 2590, Miss = 88, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 330
L2_cache_bank[27]: Access = 2520, Miss = 86, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 107
L2_cache_bank[28]: Access = 2590, Miss = 88, Miss_rate = 0.034, Pending_hits = 10, Reservation_fails = 349
L2_cache_bank[29]: Access = 2655, Miss = 90, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 331
L2_cache_bank[30]: Access = 2440, Miss = 84, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 246
L2_cache_bank[31]: Access = 2520, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 352
L2_cache_bank[32]: Access = 2510, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[33]: Access = 2747, Miss = 94, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 211
L2_cache_bank[34]: Access = 2595, Miss = 88, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 203
L2_cache_bank[35]: Access = 2817, Miss = 96, Miss_rate = 0.034, Pending_hits = 11, Reservation_fails = 246
L2_cache_bank[36]: Access = 2510, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 231
L2_cache_bank[37]: Access = 2742, Miss = 94, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 197
L2_cache_bank[38]: Access = 2660, Miss = 90, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 331
L2_cache_bank[39]: Access = 2822, Miss = 96, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 239
L2_cache_bank[40]: Access = 2585, Miss = 88, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[41]: Access = 2932, Miss = 104, Miss_rate = 0.035, Pending_hits = 7, Reservation_fails = 204
L2_cache_bank[42]: Access = 2515, Miss = 86, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 97
L2_cache_bank[43]: Access = 2912, Miss = 100, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 479
L2_cache_bank[44]: Access = 2440, Miss = 84, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[45]: Access = 2847, Miss = 100, Miss_rate = 0.035, Pending_hits = 10, Reservation_fails = 239
L2_cache_bank[46]: Access = 2515, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 343
L2_cache_bank[47]: Access = 2792, Miss = 100, Miss_rate = 0.036, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[48]: Access = 2520, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 256
L2_cache_bank[49]: Access = 2904, Miss = 100, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 211
L2_cache_bank[50]: Access = 2585, Miss = 88, Miss_rate = 0.034, Pending_hits = 11, Reservation_fails = 233
L2_cache_bank[51]: Access = 2969, Miss = 102, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 336
L2_cache_bank[52]: Access = 2515, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 259
L2_cache_bank[53]: Access = 2932, Miss = 100, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[54]: Access = 2515, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 226
L2_cache_bank[55]: Access = 2979, Miss = 102, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 340
L2_cache_bank[56]: Access = 2515, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 369
L2_cache_bank[57]: Access = 3021, Miss = 100, Miss_rate = 0.033, Pending_hits = 6, Reservation_fails = 102
L2_cache_bank[58]: Access = 2585, Miss = 88, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 341
L2_cache_bank[59]: Access = 3021, Miss = 100, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 122
L2_cache_bank[60]: Access = 2660, Miss = 90, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[61]: Access = 3254, Miss = 108, Miss_rate = 0.033, Pending_hits = 9, Reservation_fails = 324
L2_cache_bank[62]: Access = 2430, Miss = 84, Miss_rate = 0.035, Pending_hits = 5, Reservation_fails = 92
L2_cache_bank[63]: Access = 3072, Miss = 102, Miss_rate = 0.033, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 170640
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0343
L2_total_cache_pending_hits = 610
L2_total_cache_reservation_fails = 17911
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 610
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 117043
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 54000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 117250
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17911
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=170640
icnt_total_pkts_simt_to_mem=170640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 170640
Req_Network_cycles = 67065
Req_Network_injected_packets_per_cycle =       2.5444 
Req_Network_conflicts_per_cycle =       0.4472
Req_Network_conflicts_per_cycle_util =       3.2020
Req_Bank_Level_Parallism =      18.2171
Req_Network_in_buffer_full_per_cycle =       0.0823
Req_Network_in_buffer_avg_util =       4.8964
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0547

Reply_Network_injected_packets_num = 170640
Reply_Network_cycles = 67065
Reply_Network_injected_packets_per_cycle =        2.5444
Reply_Network_conflicts_per_cycle =        7.5259
Reply_Network_conflicts_per_cycle_util =      39.2750
Reply_Bank_Level_Parallism =      13.2783
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       9.5149
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0318
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 36 sec (1476 sec)
gpgpu_simulation_rate = 4221 (inst/sec)
gpgpu_simulation_rate = 45 (cycle/sec)
gpgpu_silicon_slowdown = 25155555x
Processing kernel ./traces/kernel-11.traceg
-kernel name = _Z4Fan1PfS_ii
-kernel id = 11
-grid dim = (2,1,1)
-block dim = (128,1,1)
-shmem = 0
-nregs = 15
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-11.traceg
GPGPU-Sim uArch: Shader 280 bind to kernel 11 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x385ebc30, kernel=0x7c6dceb0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 281 bind to kernel 11 '_Z4Fan1PfS_ii'
Starting issue_block2core, core=0x388ec2d0, kernel=0x7c6dceb0
thread block = 1,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 5891
gpu_sim_insn = 8714
gpu_ipc =       1.4792
gpu_tot_sim_cycle = 72956
gpu_tot_sim_insn = 6239364
gpu_tot_ipc =      85.5223
gpu_tot_issued_cta = 857
gpu_occupancy = 5.1935% 
gpu_tot_occupancy = 10.1778% 
max_total_param_size = 0
gpu_stall_dramfull = 7182
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0689
partiton_level_parallism_total  =       2.3445
partiton_level_parallism_util =       1.4296
partiton_level_parallism_util_total  =      17.5720
L2_BW  =       2.4965 GB/Sec
L2_BW_total  =      84.9275 GB/Sec
gpu_total_sim_rate=4086

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4085, Miss = 1848, Miss_rate = 0.452, Pending_hits = 1853, Reservation_fails = 1151
	L1D_cache_core[1]: Access = 6872, Miss = 2587, Miss_rate = 0.376, Pending_hits = 3505, Reservation_fails = 1317
	L1D_cache_core[2]: Access = 6776, Miss = 2566, Miss_rate = 0.379, Pending_hits = 3491, Reservation_fails = 1262
	L1D_cache_core[3]: Access = 6800, Miss = 2600, Miss_rate = 0.382, Pending_hits = 3560, Reservation_fails = 1721
	L1D_cache_core[4]: Access = 6664, Miss = 2547, Miss_rate = 0.382, Pending_hits = 3491, Reservation_fails = 1292
	L1D_cache_core[5]: Access = 6776, Miss = 2591, Miss_rate = 0.382, Pending_hits = 3547, Reservation_fails = 1234
	L1D_cache_core[6]: Access = 6688, Miss = 2556, Miss_rate = 0.382, Pending_hits = 3504, Reservation_fails = 1178
	L1D_cache_core[7]: Access = 6664, Miss = 2547, Miss_rate = 0.382, Pending_hits = 3491, Reservation_fails = 1302
	L1D_cache_core[8]: Access = 6800, Miss = 2600, Miss_rate = 0.382, Pending_hits = 3560, Reservation_fails = 1550
	L1D_cache_core[9]: Access = 6336, Miss = 2415, Miss_rate = 0.381, Pending_hits = 3359, Reservation_fails = 1001
	L1D_cache_core[10]: Access = 6120, Miss = 2327, Miss_rate = 0.380, Pending_hits = 3283, Reservation_fails = 845
	L1D_cache_core[11]: Access = 3420, Miss = 1278, Miss_rate = 0.374, Pending_hits = 1862, Reservation_fails = 341
	L1D_cache_core[12]: Access = 3525, Miss = 1567, Miss_rate = 0.445, Pending_hits = 1704, Reservation_fails = 388
	L1D_cache_core[13]: Access = 6432, Miss = 2366, Miss_rate = 0.368, Pending_hits = 3276, Reservation_fails = 481
	L1D_cache_core[14]: Access = 6260, Miss = 2318, Miss_rate = 0.370, Pending_hits = 3228, Reservation_fails = 468
	L1D_cache_core[15]: Access = 6248, Miss = 2335, Miss_rate = 0.374, Pending_hits = 3275, Reservation_fails = 430
	L1D_cache_core[16]: Access = 6152, Miss = 2299, Miss_rate = 0.374, Pending_hits = 3228, Reservation_fails = 417
	L1D_cache_core[17]: Access = 6128, Miss = 2290, Miss_rate = 0.374, Pending_hits = 3215, Reservation_fails = 426
	L1D_cache_core[18]: Access = 6248, Miss = 2335, Miss_rate = 0.374, Pending_hits = 3245, Reservation_fails = 419
	L1D_cache_core[19]: Access = 6152, Miss = 2299, Miss_rate = 0.374, Pending_hits = 3228, Reservation_fails = 417
	L1D_cache_core[20]: Access = 6248, Miss = 2335, Miss_rate = 0.374, Pending_hits = 3275, Reservation_fails = 905
	L1D_cache_core[21]: Access = 6152, Miss = 2299, Miss_rate = 0.374, Pending_hits = 3228, Reservation_fails = 468
	L1D_cache_core[22]: Access = 3384, Miss = 1268, Miss_rate = 0.375, Pending_hits = 1717, Reservation_fails = 177
	L1D_cache_core[23]: Access = 3555, Miss = 1590, Miss_rate = 0.447, Pending_hits = 1581, Reservation_fails = 298
	L1D_cache_core[24]: Access = 6864, Miss = 2594, Miss_rate = 0.378, Pending_hits = 3365, Reservation_fails = 875
	L1D_cache_core[25]: Access = 6735, Miss = 2560, Miss_rate = 0.380, Pending_hits = 3336, Reservation_fails = 895
	L1D_cache_core[26]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 881
	L1D_cache_core[27]: Access = 6624, Miss = 2541, Miss_rate = 0.384, Pending_hits = 3336, Reservation_fails = 854
	L1D_cache_core[28]: Access = 6744, Miss = 2586, Miss_rate = 0.383, Pending_hits = 3396, Reservation_fails = 1242
	L1D_cache_core[29]: Access = 6680, Miss = 2563, Miss_rate = 0.384, Pending_hits = 3364, Reservation_fails = 1079
	L1D_cache_core[30]: Access = 6624, Miss = 2541, Miss_rate = 0.384, Pending_hits = 3336, Reservation_fails = 887
	L1D_cache_core[31]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1184
	L1D_cache_core[32]: Access = 6232, Miss = 2409, Miss_rate = 0.387, Pending_hits = 3140, Reservation_fails = 895
	L1D_cache_core[33]: Access = 5960, Miss = 2322, Miss_rate = 0.390, Pending_hits = 3004, Reservation_fails = 1017
	L1D_cache_core[34]: Access = 3868, Miss = 1511, Miss_rate = 0.391, Pending_hits = 1951, Reservation_fails = 892
	L1D_cache_core[35]: Access = 4019, Miss = 1816, Miss_rate = 0.452, Pending_hits = 1825, Reservation_fails = 909
	L1D_cache_core[36]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 833
	L1D_cache_core[37]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 801
	L1D_cache_core[38]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 2687
	L1D_cache_core[39]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 875
	L1D_cache_core[40]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 845
	L1D_cache_core[41]: Access = 3608, Miss = 1410, Miss_rate = 0.391, Pending_hits = 1820, Reservation_fails = 1155
	L1D_cache_core[42]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 815
	L1D_cache_core[43]: Access = 3476, Miss = 1342, Miss_rate = 0.386, Pending_hits = 1820, Reservation_fails = 843
	L1D_cache_core[44]: Access = 3400, Miss = 1296, Miss_rate = 0.381, Pending_hits = 1848, Reservation_fails = 745
	L1D_cache_core[45]: Access = 373, Miss = 142, Miss_rate = 0.381, Pending_hits = 203, Reservation_fails = 72
	L1D_cache_core[46]: Access = 417, Miss = 412, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 123
	L1D_cache_core[47]: Access = 3320, Miss = 1207, Miss_rate = 0.364, Pending_hits = 1577, Reservation_fails = 261
	L1D_cache_core[48]: Access = 3174, Miss = 1168, Miss_rate = 0.368, Pending_hits = 1540, Reservation_fails = 228
	L1D_cache_core[49]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 248
	L1D_cache_core[50]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 211
	L1D_cache_core[51]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 208
	L1D_cache_core[52]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 222
	L1D_cache_core[53]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 205
	L1D_cache_core[54]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 223
	L1D_cache_core[55]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 206
	L1D_cache_core[56]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 221
	L1D_cache_core[57]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 218
	L1D_cache_core[58]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 207
	L1D_cache_core[59]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 208
	L1D_cache_core[60]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 221
	L1D_cache_core[61]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 243
	L1D_cache_core[62]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 266
	L1D_cache_core[63]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 207
	L1D_cache_core[64]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 230
	L1D_cache_core[65]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 218
	L1D_cache_core[66]: Access = 2868, Miss = 1081, Miss_rate = 0.377, Pending_hits = 1476, Reservation_fails = 202
	L1D_cache_core[67]: Access = 2744, Miss = 1040, Miss_rate = 0.379, Pending_hits = 1448, Reservation_fails = 213
	L1D_cache_core[68]: Access = 280, Miss = 106, Miss_rate = 0.379, Pending_hits = 148, Reservation_fails = 48
	L1D_cache_core[69]: Access = 415, Miss = 410, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 128
	L1D_cache_core[70]: Access = 3848, Miss = 1463, Miss_rate = 0.380, Pending_hits = 1849, Reservation_fails = 1794
	L1D_cache_core[71]: Access = 3661, Miss = 1407, Miss_rate = 0.384, Pending_hits = 1792, Reservation_fails = 2372
	L1D_cache_core[72]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1399
	L1D_cache_core[73]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 1200
	L1D_cache_core[74]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 1915
	L1D_cache_core[75]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1002
	L1D_cache_core[76]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 936
	L1D_cache_core[77]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1046
	L1D_cache_core[78]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 852
	L1D_cache_core[79]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 951
	L1D_total_cache_accesses = 349179
	L1D_total_cache_misses = 134390
	L1D_total_cache_miss_rate = 0.3849
	L1D_total_cache_pending_hits = 177078
	L1D_total_cache_reservation_fails = 59201
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1055
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 177078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 177078
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 56057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 44481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 408805
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 117452

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3144
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 56057
ctas_completed 857, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
122, 122, 122, 77, 32, 32, 32, 32, 
gpgpu_n_tot_thrd_icount = 6987264
gpgpu_n_tot_w_icount = 218352
gpgpu_n_stall_shd_mem = 148674
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53594
gpgpu_n_mem_write_global = 117452
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 639009
gpgpu_n_store_insn = 213412
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 139724
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8950
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:144265	W0_Idle:3906123	W0_Scoreboard:3393574	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:104	W9:0	W10:138	W11:45	W12:62	W13:45	W14:62	W15:45	W16:1068	W17:1	W18:1	W19:1	W20:1	W21:1	W22:2258	W23:0	W24:2256	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:184930
single_issue_nums: WS0:55360	WS1:54710	WS2:54502	WS3:53780	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 428752 {8:53594,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4698080 {40:117452,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2143760 {40:53594,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 939616 {8:117452,}
maxmflatency = 1566 
max_icnt2mem_latency = 847 
maxmrqlatency = 57 
max_icnt2sh_latency = 823 
averagemflatency = 605 
avg_icnt2mem_latency = 190 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 241 
mrq_lat_table:2122 	1465 	999 	644 	339 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8698 	58618 	92315 	11415 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	8493 	26113 	31882 	49449 	54107 	1002 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4934 	4150 	5582 	8552 	12593 	24475 	38241 	55571 	16948 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	14 	11 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5406      5411      5560      5360      5414      5398         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5544      5397      5443      5447      5410      5365         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5409      5414      5463      5382      5376      5703         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5386      5415      5370      5458      5707      5386         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5535      5389      5409      5378      5395      5390         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5402      5543      5386      5422      5391      5386         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5417      5406      5442      5403      5402      5365         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5394      5465      5369      5358      5374      5699         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5398      5386      5454      5543      5377      5368         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5512      5403      5373      5361      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5398      5387      5373      5362      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5401      5434      5402      5356      5369         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5527      5395      5372      5423      5422      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5407      5442      5414      5361      5377      5366         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5519      5394      5406      5450      5803      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5393      5552      5471      5413      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5402      5410      5365      5406      5398      5690         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5386      5390      5430      5387      5394      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5409      5417      5386      5374      5358      5370         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5386      5394      5470      5446      5698      5394         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5418      5406      5383      5438      5378      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5523      5385      5442      5399      5360      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5457      5398      5423      5418      5611      5369         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5397      5540      5364      5373      5379      5687         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5395      5543      5544      5377      5361      5373         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5407      5402      5366      5438      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5391      5539      5368      5357      5398      5394         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5406      5403      5451      5422      5414      5373         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5531      5462      5365      5386      5361      5399         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5403      5414      5413      5376      5382      5372         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5386      5527      5406      5356      5819      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5660      5386      5478      5399      5362      5390         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      20294     21236     18976     18892     19165     18441    none      none      none      none      none      none      none      none      none      none  
dram[1]:      22151     19995     18217     18966     18252     18231    none      none      none      none      none      none      none      none      none      none  
dram[2]:      15712     21359     18281     18561     17243     18993    none      none      none      none      none      none      none      none      none      none  
dram[3]:      21501     21951     17921     17446     17831     17583    none      none      none      none      none      none      none      none      none      none  
dram[4]:      24837     19393     19332     18586     19605     19747    none      none      none      none      none      none      none      none      none      none  
dram[5]:      21505     22502     17975     17403     16577     17163    none      none      none      none      none      none      none      none      none      none  
dram[6]:      21470     21799     18276     17711     18524     17815    none      none      none      none      none      none      none      none      none      none  
dram[7]:      18838     20197     18185     17620     18950     18692    none      none      none      none      none      none      none      none      none      none  
dram[8]:      19806     16961     16762     16005     16229     15993    none      none      none      none      none      none      none      none      none      none  
dram[9]:      21958     22048     18963     18090     18986     18854    none      none      none      none      none      none      none      none      none      none  
dram[10]:      21373     17511     18581     17068     17929     17839    none      none      none      none      none      none      none      none      none      none  
dram[11]:      19732     20725     17553     16452     17234     16981    none      none      none      none      none      none      none      none      none      none  
dram[12]:      18521     18364     16097     15918     15983     15836    none      none      none      none      none      none      none      none      none      none  
dram[13]:      21829     20841     17948     18143     18264     17960    none      none      none      none      none      none      none      none      none      none  
dram[14]:      24398     21703     17275     17328     17352     17296    none      none      none      none      none      none      none      none      none      none  
dram[15]:      18646     22771     16370     16991     15884     15685    none      none      none      none      none      none      none      none      none      none  
dram[16]:      20318     20711     19839     18598     19125     18905    none      none      none      none      none      none      none      none      none      none  
dram[17]:      21857     20569     16773     17406     16557     16510    none      none      none      none      none      none      none      none      none      none  
dram[18]:      20228     20898     18306     18168     17736     17284    none      none      none      none      none      none      none      none      none      none  
dram[19]:      22297     21218     18201     18025     18707     17440    none      none      none      none      none      none      none      none      none      none  
dram[20]:      21913     22647     19448     19445     17240     19072    none      none      none      none      none      none      none      none      none      none  
dram[21]:      22232     19527     19101     17797     16830     17147    none      none      none      none      none      none      none      none      none      none  
dram[22]:      20503     18474     20249     18970     18546     18989    none      none      none      none      none      none      none      none      none      none  
dram[23]:      20601     22672     18575     18882     17368     18567    none      none      none      none      none      none      none      none      none      none  
dram[24]:      19025     23872     18563     18052     17675     17551    none      none      none      none      none      none      none      none      none      none  
dram[25]:      20846     21480     18155     18095     17913     18583    none      none      none      none      none      none      none      none      none      none  
dram[26]:      18480     23195     19701     19220     18145     19257    none      none      none      none      none      none      none      none      none      none  
dram[27]:      21024     21626     19121     19217     18263     19027    none      none      none      none      none      none      none      none      none      none  
dram[28]:      21796     18923     19840     20984     18474     19328    none      none      none      none      none      none      none      none      none      none  
dram[29]:      20421     19689     21419     22336     20805     21302    none      none      none      none      none      none      none      none      none      none  
dram[30]:      22078     24378     20002     20207     19370     19865    none      none      none      none      none      none      none      none      none      none  
dram[31]:      21079     18436     20659     20752     18521     19231    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        568       527      1294      1351      1394      1347         0         0         0         0         0         0         0         0         0         0
dram[1]:        497       466      1421      1321      1381      1427         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       519      1477      1434      1225      1249         0         0         0         0         0         0         0         0         0         0
dram[3]:        611       596      1218      1296      1353      1243         0         0         0         0         0         0         0         0         0         0
dram[4]:        492       581      1296      1297      1486      1449         0         0         0         0         0         0         0         0         0         0
dram[5]:        496       498      1245      1241      1244      1345         0         0         0         0         0         0         0         0         0         0
dram[6]:        491       497      1207      1198      1214      1247         0         0         0         0         0         0         0         0         0         0
dram[7]:        589       515      1217      1203      1277      1239         0         0         0         0         0         0         0         0         0         0
dram[8]:        591       340      1556      1517      1555      1534         0         0         0         0         0         0         0         0         0         0
dram[9]:        452       713      1466      1301      1278      1290         0         0         0         0         0         0         0         0         0         0
dram[10]:        613       332      1233      1296      1312      1303         0         0         0         0         0         0         0         0         0         0
dram[11]:        478       704      1488      1501      1551      1566         0         0         0         0         0         0         0         0         0         0
dram[12]:        475       349      1298      1334      1312      1330         0         0         0         0         0         0         0         0         0         0
dram[13]:        610       400      1173      1171      1289      1286         0         0         0         0         0         0         0         0         0         0
dram[14]:        580       596      1230      1283      1452      1373         0         0         0         0         0         0         0         0         0         0
dram[15]:        456       511      1377      1338      1342      1312         0         0         0         0         0         0         0         0         0         0
dram[16]:        511       372      1414      1441      1411      1419         0         0         0         0         0         0         0         0         0         0
dram[17]:        500       498      1232      1260      1274      1281         0         0         0         0         0         0         0         0         0         0
dram[18]:        533       382      1382      1387      1421      1393         0         0         0         0         0         0         0         0         0         0
dram[19]:        570       583      1219      1275      1244      1336         0         0         0         0         0         0         0         0         0         0
dram[20]:        506       593      1345      1251      1367      1275         0         0         0         0         0         0         0         0         0         0
dram[21]:        740       459      1357      1371      1266      1352         0         0         0         0         0         0         0         0         0         0
dram[22]:        394       481      1361      1395      1379      1359         0         0         0         0         0         0         0         0         0         0
dram[23]:        586       496      1382      1383      1412      1303         0         0         0         0         0         0         0         0         0         0
dram[24]:        447       510      1284      1352      1370      1399         0         0         0         0         0         0         0         0         0         0
dram[25]:        501       593      1287      1260      1282      1286         0         0         0         0         0         0         0         0         0         0
dram[26]:        385       508      1403      1405      1365      1367         0         0         0         0         0         0         0         0         0         0
dram[27]:        502       604      1393      1453      1398      1438         0         0         0         0         0         0         0         0         0         0
dram[28]:        495       408      1407      1291      1403      1344         0         0         0         0         0         0         0         0         0         0
dram[29]:        602       383      1311      1449      1323      1326         0         0         0         0         0         0         0         0         0         0
dram[30]:        605       626      1375      1453      1427      1482         0         0         0         0         0         0         0         0         0         0
dram[31]:        607       390      1415      1396      1430      1397         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54600 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003213
n_activity=398 dram_eff=0.4422
bk0: 3a 54769i bk1: 3a 54769i bk2: 41a 54753i bk3: 49a 54735i bk4: 40a 54732i bk5: 40a 54721i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.392045
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564315 

BW Util details:
bwutil = 0.003213 
total_CMD = 54781 
util_bw = 176 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 54536 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54600 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003213 
Either_Row_CoL_Bus_Util = 0.003304 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005525 
queue_avg = 0.008123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00812325
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54603 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00314
n_activity=371 dram_eff=0.4636
bk0: 1a 54769i bk1: 3a 54769i bk2: 40a 54758i bk3: 48a 54739i bk4: 40a 54740i bk5: 40a 54705i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568465
Bank_Level_Parallism_Col = 1.576271
Bank_Level_Parallism_Ready = 1.459302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576271 

BW Util details:
bwutil = 0.003140 
total_CMD = 54781 
util_bw = 172 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 54540 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54603 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003140 
Either_Row_CoL_Bus_Util = 0.003249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00741133
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54600 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003195
n_activity=353 dram_eff=0.4958
bk0: 3a 54769i bk1: 3a 54769i bk2: 40a 54751i bk3: 49a 54740i bk4: 40a 54741i bk5: 40a 54705i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.700441
Bank_Level_Parallism_Col = 1.704036
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.704036 

BW Util details:
bwutil = 0.003195 
total_CMD = 54781 
util_bw = 175 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 54554 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54600 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003195 
Either_Row_CoL_Bus_Util = 0.003304 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0115916
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54600 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003213
n_activity=416 dram_eff=0.4231
bk0: 2a 54769i bk1: 3a 54769i bk2: 43a 54753i bk3: 48a 54739i bk4: 40a 54726i bk5: 40a 54720i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550201
Bank_Level_Parallism_Col = 1.557377
Bank_Level_Parallism_Ready = 1.448864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557377 

BW Util details:
bwutil = 0.003213 
total_CMD = 54781 
util_bw = 176 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 54532 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54600 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003213 
Either_Row_CoL_Bus_Util = 0.003304 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005525 
queue_avg = 0.012906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0129059
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54602 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003176
n_activity=340 dram_eff=0.5118
bk0: 1a 54769i bk1: 4a 54767i bk2: 41a 54746i bk3: 48a 54734i bk4: 40a 54733i bk5: 40a 54710i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.691983
Bank_Level_Parallism_Col = 1.688034
Bank_Level_Parallism_Ready = 1.465517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.688034 

BW Util details:
bwutil = 0.003176 
total_CMD = 54781 
util_bw = 174 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 54544 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54602 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003176 
Either_Row_CoL_Bus_Util = 0.003268 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005587 
queue_avg = 0.006134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00613351
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54601 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003195
n_activity=367 dram_eff=0.4768
bk0: 2a 54769i bk1: 1a 54769i bk2: 42a 54754i bk3: 50a 54731i bk4: 40a 54731i bk5: 40a 54724i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.003195 
total_CMD = 54781 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 54536 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54601 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003195 
Either_Row_CoL_Bus_Util = 0.003286 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005556 
queue_avg = 0.007612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00761213
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54601 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003176
n_activity=357 dram_eff=0.4874
bk0: 2a 54769i bk1: 2a 54769i bk2: 41a 54751i bk3: 49a 54736i bk4: 40a 54732i bk5: 40a 54710i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617284
Bank_Level_Parallism_Col = 1.610879
Bank_Level_Parallism_Ready = 1.471264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.610879 

BW Util details:
bwutil = 0.003176 
total_CMD = 54781 
util_bw = 174 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 54538 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54601 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003176 
Either_Row_CoL_Bus_Util = 0.003286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0134718
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54601 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003195
n_activity=382 dram_eff=0.4581
bk0: 5a 54769i bk1: 2a 54769i bk2: 40a 54753i bk3: 48a 54741i bk4: 40a 54734i bk5: 40a 54709i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.656652
Bank_Level_Parallism_Col = 1.659389
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.659389 

BW Util details:
bwutil = 0.003195 
total_CMD = 54781 
util_bw = 175 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 54548 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54601 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003195 
Either_Row_CoL_Bus_Util = 0.003286 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005556 
queue_avg = 0.019240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0192402
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54600 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003195
n_activity=467 dram_eff=0.3747
bk0: 4a 54769i bk1: 1a 54769i bk2: 41a 54758i bk3: 49a 54737i bk4: 40a 54730i bk5: 40a 54725i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462745
Bank_Level_Parallism_Col = 1.462151
Bank_Level_Parallism_Ready = 1.348571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462151 

BW Util details:
bwutil = 0.003195 
total_CMD = 54781 
util_bw = 175 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 54526 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54600 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003195 
Either_Row_CoL_Bus_Util = 0.003304 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00918202
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54600 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003195
n_activity=437 dram_eff=0.4005
bk0: 1a 54769i bk1: 4a 54768i bk2: 42a 54753i bk3: 48a 54736i bk4: 40a 54740i bk5: 40a 54710i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533864
Bank_Level_Parallism_Col = 1.534413
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530364 

BW Util details:
bwutil = 0.003195 
total_CMD = 54781 
util_bw = 175 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 54530 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54600 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003195 
Either_Row_CoL_Bus_Util = 0.003304 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00416203
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54601 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003176
n_activity=417 dram_eff=0.4173
bk0: 4a 54769i bk1: 1a 54769i bk2: 40a 54754i bk3: 49a 54735i bk4: 40a 54733i bk5: 40a 54721i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592437
Bank_Level_Parallism_Col = 1.587234
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587234 

BW Util details:
bwutil = 0.003176 
total_CMD = 54781 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 54543 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54601 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003176 
Either_Row_CoL_Bus_Util = 0.003286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00303025
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54603 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003158
n_activity=451 dram_eff=0.3836
bk0: 1a 54769i bk1: 4a 54768i bk2: 40a 54759i bk3: 48a 54741i bk4: 40a 54739i bk5: 40a 54720i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.390805
Bank_Level_Parallism_Col = 1.389105
Bank_Level_Parallism_Ready = 1.346821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389105 

BW Util details:
bwutil = 0.003158 
total_CMD = 54781 
util_bw = 173 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 54520 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54603 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003158 
Either_Row_CoL_Bus_Util = 0.003249 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005618 
queue_avg = 0.004235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00423505
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54611 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002994
n_activity=380 dram_eff=0.4316
bk0: 1a 54769i bk1: 2a 54768i bk2: 41a 54756i bk3: 40a 54751i bk4: 40a 54748i bk5: 40a 54715i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429167
Bank_Level_Parallism_Col = 1.419492
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419492 

BW Util details:
bwutil = 0.002994 
total_CMD = 54781 
util_bw = 164 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 54541 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54611 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.002994 
Either_Row_CoL_Bus_Util = 0.003103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00764864
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54609 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003049
n_activity=371 dram_eff=0.4501
bk0: 4a 54769i bk1: 2a 54769i bk2: 41a 54754i bk3: 40a 54753i bk4: 40a 54734i bk5: 40a 54725i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551111
Bank_Level_Parallism_Col = 1.545045
Bank_Level_Parallism_Ready = 1.347305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545045 

BW Util details:
bwutil = 0.003049 
total_CMD = 54781 
util_bw = 167 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 54556 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54609 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003049 
Either_Row_CoL_Bus_Util = 0.003140 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005814 
queue_avg = 0.003304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00330407
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54608 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003085
n_activity=372 dram_eff=0.4543
bk0: 2a 54768i bk1: 4a 54768i bk2: 42a 54748i bk3: 41a 54743i bk4: 40a 54725i bk5: 40a 54711i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.704348
Bank_Level_Parallism_Col = 1.707965
Bank_Level_Parallism_Ready = 1.443787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.707965 

BW Util details:
bwutil = 0.003085 
total_CMD = 54781 
util_bw = 169 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 54551 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54608 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003085 
Either_Row_CoL_Bus_Util = 0.003158 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.011561 
queue_avg = 0.010551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0105511
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54610 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003012
n_activity=415 dram_eff=0.3976
bk0: 2a 54769i bk1: 1a 54769i bk2: 40a 54753i bk3: 42a 54737i bk4: 40a 54731i bk5: 40a 54715i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.539419
Bank_Level_Parallism_Ready = 1.442424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539419 

BW Util details:
bwutil = 0.003012 
total_CMD = 54781 
util_bw = 165 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 54534 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54610 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003012 
Either_Row_CoL_Bus_Util = 0.003122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00909074
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54601 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003176
n_activity=341 dram_eff=0.5103
bk0: 3a 54769i bk1: 2a 54769i bk2: 41a 54750i bk3: 48a 54750i bk4: 40a 54738i bk5: 40a 54700i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.648069
Bank_Level_Parallism_Col = 1.650655
Bank_Level_Parallism_Ready = 1.431034
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.650655 

BW Util details:
bwutil = 0.003176 
total_CMD = 54781 
util_bw = 174 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 54548 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54601 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003176 
Either_Row_CoL_Bus_Util = 0.003286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0145671
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54599 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003213
n_activity=316 dram_eff=0.557
bk0: 3a 54769i bk1: 3a 54766i bk2: 40a 54746i bk3: 50a 54736i bk4: 40a 54724i bk5: 40a 54717i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803571
Bank_Level_Parallism_Col = 1.778280
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.778280 

BW Util details:
bwutil = 0.003213 
total_CMD = 54781 
util_bw = 176 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 54557 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54599 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003213 
Either_Row_CoL_Bus_Util = 0.003322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00814151
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54603 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003176
n_activity=317 dram_eff=0.5489
bk0: 3a 54769i bk1: 2a 54769i bk2: 40a 54751i bk3: 49a 54735i bk4: 40a 54727i bk5: 40a 54711i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.768889
Bank_Level_Parallism_Col = 1.757848
Bank_Level_Parallism_Ready = 1.482759
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.757848 

BW Util details:
bwutil = 0.003176 
total_CMD = 54781 
util_bw = 174 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 54556 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54603 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003176 
Either_Row_CoL_Bus_Util = 0.003249 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.011236 
queue_avg = 0.005695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00569541
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54599 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003231
n_activity=390 dram_eff=0.4538
bk0: 3a 54769i bk1: 3a 54769i bk2: 43a 54749i bk3: 48a 54747i bk4: 40a 54733i bk5: 40a 54693i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693277
Bank_Level_Parallism_Col = 1.696581
Bank_Level_Parallism_Ready = 1.508475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.696581 

BW Util details:
bwutil = 0.003231 
total_CMD = 54781 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 54543 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54599 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003231 
Either_Row_CoL_Bus_Util = 0.003322 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005495 
queue_avg = 0.008251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00825104
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54591 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003359
n_activity=406 dram_eff=0.4532
bk0: 2a 54768i bk1: 5a 54769i bk2: 41a 54754i bk3: 48a 54741i bk4: 48a 54728i bk5: 40a 54710i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562500
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.413043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.003359 
total_CMD = 54781 
util_bw = 184 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 54525 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54591 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003359 
Either_Row_CoL_Bus_Util = 0.003468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0089082
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54597 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003249
n_activity=491 dram_eff=0.3625
bk0: 2a 54769i bk1: 2a 54769i bk2: 42a 54757i bk3: 50a 54740i bk4: 42a 54738i bk5: 40a 54726i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387833
Bank_Level_Parallism_Col = 1.391473
Bank_Level_Parallism_Ready = 1.280899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391473 

BW Util details:
bwutil = 0.003249 
total_CMD = 54781 
util_bw = 178 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 54518 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54597 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003249 
Either_Row_CoL_Bus_Util = 0.003359 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00657162
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54595 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003286
n_activity=445 dram_eff=0.4045
bk0: 1a 54769i bk1: 2a 54769i bk2: 41a 54758i bk3: 48a 54739i bk4: 48a 54730i bk5: 40a 54707i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595142
Bank_Level_Parallism_Col = 1.603306
Bank_Level_Parallism_Ready = 1.450000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603306 

BW Util details:
bwutil = 0.003286 
total_CMD = 54781 
util_bw = 180 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 54534 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54595 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003286 
Either_Row_CoL_Bus_Util = 0.003395 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00861613
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54595 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003304
n_activity=443 dram_eff=0.4086
bk0: 4a 54768i bk1: 1a 54769i bk2: 40a 54761i bk3: 48a 54742i bk4: 48a 54735i bk5: 40a 54702i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604938
Bank_Level_Parallism_Col = 1.606695
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606695 

BW Util details:
bwutil = 0.003304 
total_CMD = 54781 
util_bw = 181 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 54538 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54595 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003304 
Either_Row_CoL_Bus_Util = 0.003395 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005376 
queue_avg = 0.015754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0157536
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54595 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003304
n_activity=355 dram_eff=0.5099
bk0: 2a 54769i bk1: 1a 54769i bk2: 41a 54752i bk3: 49a 54749i bk4: 48a 54727i bk5: 40a 54708i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665254
Bank_Level_Parallism_Col = 1.652361
Bank_Level_Parallism_Ready = 1.497238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.652361 

BW Util details:
bwutil = 0.003304 
total_CMD = 54781 
util_bw = 181 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 54545 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54595 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003304 
Either_Row_CoL_Bus_Util = 0.003395 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005376 
queue_avg = 0.006353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00635257
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54593 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003341
n_activity=385 dram_eff=0.4753
bk0: 2a 54769i bk1: 4a 54769i bk2: 41a 54760i bk3: 48a 54746i bk4: 48a 54719i bk5: 40a 54715i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509652
Bank_Level_Parallism_Col = 1.509804
Bank_Level_Parallism_Ready = 1.382514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509804 

BW Util details:
bwutil = 0.003341 
total_CMD = 54781 
util_bw = 183 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 54522 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54593 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003341 
Either_Row_CoL_Bus_Util = 0.003432 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005319 
queue_avg = 0.008361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00836056
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54594 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003304
n_activity=393 dram_eff=0.4606
bk0: 2a 54769i bk1: 1a 54769i bk2: 41a 54752i bk3: 49a 54746i bk4: 48a 54731i bk5: 40a 54709i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589431
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.003304 
total_CMD = 54781 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 54535 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54594 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003304 
Either_Row_CoL_Bus_Util = 0.003414 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00536682
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54593 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003322
n_activity=387 dram_eff=0.4703
bk0: 2a 54768i bk1: 4a 54768i bk2: 40a 54747i bk3: 48a 54741i bk4: 48a 54708i bk5: 40a 54724i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654619
Bank_Level_Parallism_Col = 1.653061
Bank_Level_Parallism_Ready = 1.472528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.653061 

BW Util details:
bwutil = 0.003322 
total_CMD = 54781 
util_bw = 182 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 54532 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54593 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003322 
Either_Row_CoL_Bus_Util = 0.003432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00648035
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54594 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003304
n_activity=445 dram_eff=0.4067
bk0: 1a 54769i bk1: 2a 54768i bk2: 41a 54758i bk3: 49a 54753i bk4: 48a 54728i bk5: 40a 54714i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466926
Bank_Level_Parallism_Col = 1.472222
Bank_Level_Parallism_Ready = 1.436464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472222 

BW Util details:
bwutil = 0.003304 
total_CMD = 54781 
util_bw = 181 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 54524 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54594 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003304 
Either_Row_CoL_Bus_Util = 0.003414 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00483744
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54593 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003322
n_activity=402 dram_eff=0.4527
bk0: 4a 54768i bk1: 1a 54767i bk2: 41a 54751i bk3: 48a 54745i bk4: 48a 54727i bk5: 40a 54726i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580247
Bank_Level_Parallism_Col = 1.560166
Bank_Level_Parallism_Ready = 1.302198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.003322 
total_CMD = 54781 
util_bw = 182 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 54538 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54593 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003322 
Either_Row_CoL_Bus_Util = 0.003432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00436283
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54588 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003414
n_activity=391 dram_eff=0.4783
bk0: 4a 54768i bk1: 5a 54766i bk2: 42a 54757i bk3: 48a 54741i bk4: 48a 54721i bk5: 40a 54705i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571970
Bank_Level_Parallism_Col = 1.585271
Bank_Level_Parallism_Ready = 1.422460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585271 

BW Util details:
bwutil = 0.003414 
total_CMD = 54781 
util_bw = 187 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 54517 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54588 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003414 
Either_Row_CoL_Bus_Util = 0.003523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0188021
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54781 n_nop=54594 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003304
n_activity=445 dram_eff=0.4067
bk0: 1a 54769i bk1: 2a 54769i bk2: 40a 54744i bk3: 50a 54749i bk4: 48a 54743i bk5: 40a 54735i bk6: 0a 54781i bk7: 0a 54781i bk8: 0a 54781i bk9: 0a 54781i bk10: 0a 54781i bk11: 0a 54781i bk12: 0a 54781i bk13: 0a 54781i bk14: 0a 54781i bk15: 0a 54781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443548
Bank_Level_Parallism_Col = 1.448560
Bank_Level_Parallism_Ready = 1.276243
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432099 

BW Util details:
bwutil = 0.003304 
total_CMD = 54781 
util_bw = 181 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 54533 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54781 
n_nop = 54594 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.003304 
Either_Row_CoL_Bus_Util = 0.003414 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00397948

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2588, Miss = 88, Miss_rate = 0.034, Pending_hits = 10, Reservation_fails = 323
L2_cache_bank[1]: Access = 2892, Miss = 96, Miss_rate = 0.033, Pending_hits = 9, Reservation_fails = 246
L2_cache_bank[2]: Access = 2450, Miss = 84, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 239
L2_cache_bank[3]: Access = 2742, Miss = 92, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[4]: Access = 2464, Miss = 86, Miss_rate = 0.035, Pending_hits = 9, Reservation_fails = 196
L2_cache_bank[5]: Access = 2836, Miss = 96, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 231
L2_cache_bank[6]: Access = 2667, Miss = 90, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 343
L2_cache_bank[7]: Access = 2764, Miss = 94, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 216
L2_cache_bank[8]: Access = 2592, Miss = 88, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 335
L2_cache_bank[9]: Access = 2657, Miss = 92, Miss_rate = 0.035, Pending_hits = 6, Reservation_fails = 263
L2_cache_bank[10]: Access = 2521, Miss = 86, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 254
L2_cache_bank[11]: Access = 2848, Miss = 96, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[12]: Access = 2446, Miss = 84, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 204
L2_cache_bank[13]: Access = 2784, Miss = 96, Miss_rate = 0.034, Pending_hits = 10, Reservation_fails = 219
L2_cache_bank[14]: Access = 2478, Miss = 86, Miss_rate = 0.035, Pending_hits = 9, Reservation_fails = 357
L2_cache_bank[15]: Access = 2788, Miss = 96, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 180
L2_cache_bank[16]: Access = 2563, Miss = 88, Miss_rate = 0.034, Pending_hits = 10, Reservation_fails = 350
L2_cache_bank[17]: Access = 2621, Miss = 94, Miss_rate = 0.036, Pending_hits = 25, Reservation_fails = 629
L2_cache_bank[18]: Access = 2584, Miss = 88, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 449
L2_cache_bank[19]: Access = 2676, Miss = 94, Miss_rate = 0.035, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[20]: Access = 2592, Miss = 88, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[21]: Access = 2560, Miss = 92, Miss_rate = 0.036, Pending_hits = 21, Reservation_fails = 572
L2_cache_bank[22]: Access = 2521, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 339
L2_cache_bank[23]: Access = 2554, Miss = 92, Miss_rate = 0.036, Pending_hits = 27, Reservation_fails = 790
L2_cache_bank[24]: Access = 2435, Miss = 84, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 233
L2_cache_bank[25]: Access = 2446, Miss = 84, Miss_rate = 0.034, Pending_hits = 3, Reservation_fails = 121
L2_cache_bank[26]: Access = 2596, Miss = 88, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 330
L2_cache_bank[27]: Access = 2525, Miss = 86, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 107
L2_cache_bank[28]: Access = 2596, Miss = 88, Miss_rate = 0.034, Pending_hits = 10, Reservation_fails = 349
L2_cache_bank[29]: Access = 2663, Miss = 90, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 331
L2_cache_bank[30]: Access = 2446, Miss = 84, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 246
L2_cache_bank[31]: Access = 2525, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 352
L2_cache_bank[32]: Access = 2517, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[33]: Access = 2753, Miss = 94, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 211
L2_cache_bank[34]: Access = 2599, Miss = 88, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 203
L2_cache_bank[35]: Access = 2824, Miss = 96, Miss_rate = 0.034, Pending_hits = 11, Reservation_fails = 246
L2_cache_bank[36]: Access = 2517, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 231
L2_cache_bank[37]: Access = 2749, Miss = 94, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 197
L2_cache_bank[38]: Access = 2667, Miss = 90, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 331
L2_cache_bank[39]: Access = 2828, Miss = 96, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 239
L2_cache_bank[40]: Access = 2592, Miss = 88, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[41]: Access = 2940, Miss = 104, Miss_rate = 0.035, Pending_hits = 7, Reservation_fails = 204
L2_cache_bank[42]: Access = 2521, Miss = 86, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 97
L2_cache_bank[43]: Access = 2921, Miss = 100, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 479
L2_cache_bank[44]: Access = 2446, Miss = 84, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[45]: Access = 2852, Miss = 100, Miss_rate = 0.035, Pending_hits = 10, Reservation_fails = 239
L2_cache_bank[46]: Access = 2521, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 343
L2_cache_bank[47]: Access = 2798, Miss = 100, Miss_rate = 0.036, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[48]: Access = 2525, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 256
L2_cache_bank[49]: Access = 2910, Miss = 100, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 211
L2_cache_bank[50]: Access = 2592, Miss = 88, Miss_rate = 0.034, Pending_hits = 11, Reservation_fails = 233
L2_cache_bank[51]: Access = 2977, Miss = 102, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 336
L2_cache_bank[52]: Access = 2521, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 259
L2_cache_bank[53]: Access = 2939, Miss = 100, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[54]: Access = 2521, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 226
L2_cache_bank[55]: Access = 2985, Miss = 102, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 340
L2_cache_bank[56]: Access = 2521, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 369
L2_cache_bank[57]: Access = 3026, Miss = 100, Miss_rate = 0.033, Pending_hits = 6, Reservation_fails = 102
L2_cache_bank[58]: Access = 2592, Miss = 88, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 341
L2_cache_bank[59]: Access = 3026, Miss = 100, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 122
L2_cache_bank[60]: Access = 2667, Miss = 90, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[61]: Access = 3262, Miss = 108, Miss_rate = 0.033, Pending_hits = 9, Reservation_fails = 324
L2_cache_bank[62]: Access = 2438, Miss = 84, Miss_rate = 0.034, Pending_hits = 5, Reservation_fails = 92
L2_cache_bank[63]: Access = 3079, Miss = 102, Miss_rate = 0.033, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 171046
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0342
L2_total_cache_pending_hits = 610
L2_total_cache_reservation_fails = 17911
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47343
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 610
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 117245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 54204
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 117452
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17911
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=171046
icnt_total_pkts_simt_to_mem=171046
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 171046
Req_Network_cycles = 72956
Req_Network_injected_packets_per_cycle =       2.3445 
Req_Network_conflicts_per_cycle =       0.4111
Req_Network_conflicts_per_cycle_util =       3.1078
Req_Bank_Level_Parallism =      17.7231
Req_Network_in_buffer_full_per_cycle =       0.0757
Req_Network_in_buffer_avg_util =       4.5011
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0504

Reply_Network_injected_packets_num = 171046
Reply_Network_cycles = 72956
Reply_Network_injected_packets_per_cycle =        2.3445
Reply_Network_conflicts_per_cycle =        7.0703
Reply_Network_conflicts_per_cycle_util =      38.9096
Reply_Bank_Level_Parallism =      12.9023
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       8.7498
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0293
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 27 sec (1527 sec)
gpgpu_simulation_rate = 4086 (inst/sec)
gpgpu_simulation_rate = 47 (cycle/sec)
gpgpu_silicon_slowdown = 24085106x
Processing kernel ./traces/kernel-12.traceg
-kernel name = _Z4Fan2PfS_S_iii
-kernel id = 12
-grid dim = (13,13,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-12.traceg
GPGPU-Sim uArch: Shader 288 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x39deebf0, kernel=0x810b6e60
thread block = 0,0,0
GPGPU-Sim uArch: Shader 289 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3a0ef290, kernel=0x810b6e60
thread block = 1,0,0
GPGPU-Sim uArch: Shader 290 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3a3ef870, kernel=0x810b6e60
thread block = 2,0,0
GPGPU-Sim uArch: Shader 291 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3a6efe50, kernel=0x810b6e60
thread block = 3,0,0
GPGPU-Sim uArch: Shader 292 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3a9f0430, kernel=0x810b6e60
thread block = 4,0,0
GPGPU-Sim uArch: Shader 293 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3acf0a10, kernel=0x810b6e60
thread block = 5,0,0
GPGPU-Sim uArch: Shader 294 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3aff0ff0, kernel=0x810b6e60
thread block = 6,0,0
GPGPU-Sim uArch: Shader 295 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3b2f15d0, kernel=0x810b6e60
thread block = 7,0,0
GPGPU-Sim uArch: Shader 296 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3b5f1bb0, kernel=0x810b6e60
thread block = 8,0,0
GPGPU-Sim uArch: Shader 297 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3b8f2250, kernel=0x810b6e60
thread block = 9,0,0
GPGPU-Sim uArch: Shader 298 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3bbf2830, kernel=0x810b6e60
thread block = 10,0,0
GPGPU-Sim uArch: Shader 299 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3bef2e10, kernel=0x810b6e60
thread block = 11,0,0
GPGPU-Sim uArch: Shader 300 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3c1f33f0, kernel=0x810b6e60
thread block = 12,0,0
GPGPU-Sim uArch: Shader 301 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3c4f39d0, kernel=0x810b6e60
thread block = 0,1,0
GPGPU-Sim uArch: Shader 302 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3c7f3fb0, kernel=0x810b6e60
thread block = 1,1,0
GPGPU-Sim uArch: Shader 303 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3caf4590, kernel=0x810b6e60
thread block = 2,1,0
GPGPU-Sim uArch: Shader 304 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3cdf4b70, kernel=0x810b6e60
thread block = 3,1,0
GPGPU-Sim uArch: Shader 305 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d0f5210, kernel=0x810b6e60
thread block = 4,1,0
GPGPU-Sim uArch: Shader 306 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d3f57f0, kernel=0x810b6e60
thread block = 5,1,0
GPGPU-Sim uArch: Shader 307 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d6f5dd0, kernel=0x810b6e60
thread block = 6,1,0
GPGPU-Sim uArch: Shader 308 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d9f63b0, kernel=0x810b6e60
thread block = 7,1,0
GPGPU-Sim uArch: Shader 309 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3dcf6990, kernel=0x810b6e60
thread block = 8,1,0
GPGPU-Sim uArch: Shader 310 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3dff6f70, kernel=0x810b6e60
thread block = 9,1,0
GPGPU-Sim uArch: Shader 311 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3e2f7550, kernel=0x810b6e60
thread block = 10,1,0
GPGPU-Sim uArch: Shader 312 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3e5f7b30, kernel=0x810b6e60
thread block = 11,1,0
GPGPU-Sim uArch: Shader 313 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3e8f81d0, kernel=0x810b6e60
thread block = 12,1,0
GPGPU-Sim uArch: Shader 314 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3ebf87b0, kernel=0x810b6e60
thread block = 0,2,0
GPGPU-Sim uArch: Shader 315 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3eef8d90, kernel=0x810b6e60
thread block = 1,2,0
GPGPU-Sim uArch: Shader 316 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3f1f9370, kernel=0x810b6e60
thread block = 2,2,0
GPGPU-Sim uArch: Shader 317 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3f4f9950, kernel=0x810b6e60
thread block = 3,2,0
GPGPU-Sim uArch: Shader 318 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3f7f9f30, kernel=0x810b6e60
thread block = 4,2,0
GPGPU-Sim uArch: Shader 319 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3fafa510, kernel=0x810b6e60
thread block = 5,2,0
GPGPU-Sim uArch: Shader 320 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3fdfaaf0, kernel=0x810b6e60
thread block = 6,2,0
GPGPU-Sim uArch: Shader 321 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x400fb190, kernel=0x810b6e60
thread block = 7,2,0
GPGPU-Sim uArch: Shader 322 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x403fb770, kernel=0x810b6e60
thread block = 8,2,0
GPGPU-Sim uArch: Shader 323 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x406fbd50, kernel=0x810b6e60
thread block = 9,2,0
GPGPU-Sim uArch: Shader 324 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x409fc330, kernel=0x810b6e60
thread block = 10,2,0
GPGPU-Sim uArch: Shader 325 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x40cfc910, kernel=0x810b6e60
thread block = 11,2,0
GPGPU-Sim uArch: Shader 326 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x40ffcef0, kernel=0x810b6e60
thread block = 12,2,0
GPGPU-Sim uArch: Shader 327 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x412fd4d0, kernel=0x810b6e60
thread block = 0,3,0
GPGPU-Sim uArch: Shader 328 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x415fdab0, kernel=0x810b6e60
thread block = 1,3,0
GPGPU-Sim uArch: Shader 329 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x418fe150, kernel=0x810b6e60
thread block = 2,3,0
GPGPU-Sim uArch: Shader 330 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x41bfe730, kernel=0x810b6e60
thread block = 3,3,0
GPGPU-Sim uArch: Shader 331 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x41efed10, kernel=0x810b6e60
thread block = 4,3,0
GPGPU-Sim uArch: Shader 332 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x421ff2f0, kernel=0x810b6e60
thread block = 5,3,0
GPGPU-Sim uArch: Shader 333 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x424ff8d0, kernel=0x810b6e60
thread block = 6,3,0
GPGPU-Sim uArch: Shader 334 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x427ffeb0, kernel=0x810b6e60
thread block = 7,3,0
GPGPU-Sim uArch: Shader 335 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x42b00490, kernel=0x810b6e60
thread block = 8,3,0
GPGPU-Sim uArch: Shader 336 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x42e00a70, kernel=0x810b6e60
thread block = 9,3,0
GPGPU-Sim uArch: Shader 337 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x43101110, kernel=0x810b6e60
thread block = 10,3,0
GPGPU-Sim uArch: Shader 338 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x434016f0, kernel=0x810b6e60
thread block = 11,3,0
GPGPU-Sim uArch: Shader 339 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x43701cd0, kernel=0x810b6e60
thread block = 12,3,0
GPGPU-Sim uArch: Shader 340 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x43a022b0, kernel=0x810b6e60
thread block = 0,4,0
GPGPU-Sim uArch: Shader 341 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x43d02890, kernel=0x810b6e60
thread block = 1,4,0
GPGPU-Sim uArch: Shader 342 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x44002e70, kernel=0x810b6e60
thread block = 2,4,0
GPGPU-Sim uArch: Shader 343 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x44303450, kernel=0x810b6e60
thread block = 3,4,0
GPGPU-Sim uArch: Shader 344 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x44603a30, kernel=0x810b6e60
thread block = 4,4,0
GPGPU-Sim uArch: Shader 345 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x449040d0, kernel=0x810b6e60
thread block = 5,4,0
GPGPU-Sim uArch: Shader 346 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x44c046b0, kernel=0x810b6e60
thread block = 6,4,0
GPGPU-Sim uArch: Shader 347 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x44f04c90, kernel=0x810b6e60
thread block = 7,4,0
GPGPU-Sim uArch: Shader 348 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x45205270, kernel=0x810b6e60
thread block = 8,4,0
GPGPU-Sim uArch: Shader 349 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x45505850, kernel=0x810b6e60
thread block = 9,4,0
GPGPU-Sim uArch: Shader 350 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x45805e30, kernel=0x810b6e60
thread block = 10,4,0
GPGPU-Sim uArch: Shader 351 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x45b06410, kernel=0x810b6e60
thread block = 11,4,0
GPGPU-Sim uArch: Shader 352 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x45e069f0, kernel=0x810b6e60
thread block = 12,4,0
GPGPU-Sim uArch: Shader 353 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x46107090, kernel=0x810b6e60
thread block = 0,5,0
GPGPU-Sim uArch: Shader 354 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x46407670, kernel=0x810b6e60
thread block = 1,5,0
GPGPU-Sim uArch: Shader 355 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x46707c50, kernel=0x810b6e60
thread block = 2,5,0
GPGPU-Sim uArch: Shader 356 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x46a08230, kernel=0x810b6e60
thread block = 3,5,0
GPGPU-Sim uArch: Shader 357 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x46d08810, kernel=0x810b6e60
thread block = 4,5,0
GPGPU-Sim uArch: Shader 358 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x47008df0, kernel=0x810b6e60
thread block = 5,5,0
GPGPU-Sim uArch: Shader 359 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x473093d0, kernel=0x810b6e60
thread block = 6,5,0
GPGPU-Sim uArch: Shader 361 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4790a050, kernel=0x810b6e60
thread block = 7,5,0
GPGPU-Sim uArch: Shader 362 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x47c0a630, kernel=0x810b6e60
thread block = 8,5,0
GPGPU-Sim uArch: Shader 363 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x47f0ac10, kernel=0x810b6e60
thread block = 9,5,0
GPGPU-Sim uArch: Shader 364 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4820b1f0, kernel=0x810b6e60
thread block = 10,5,0
GPGPU-Sim uArch: Shader 365 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4850b7d0, kernel=0x810b6e60
thread block = 11,5,0
GPGPU-Sim uArch: Shader 366 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4880bdb0, kernel=0x810b6e60
thread block = 12,5,0
GPGPU-Sim uArch: Shader 367 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x48b0c390, kernel=0x810b6e60
thread block = 0,6,0
GPGPU-Sim uArch: Shader 360 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x476099b0, kernel=0x810b6e60
thread block = 1,6,0
GPGPU-Sim uArch: Shader 370 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4940d5f0, kernel=0x810b6e60
thread block = 2,6,0
GPGPU-Sim uArch: Shader 371 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4970dbd0, kernel=0x810b6e60
thread block = 3,6,0
GPGPU-Sim uArch: Shader 372 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x49a0e1b0, kernel=0x810b6e60
thread block = 4,6,0
GPGPU-Sim uArch: Shader 373 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x49d0e790, kernel=0x810b6e60
thread block = 5,6,0
GPGPU-Sim uArch: Shader 374 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4a00ed70, kernel=0x810b6e60
thread block = 6,6,0
GPGPU-Sim uArch: Shader 375 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4a30f350, kernel=0x810b6e60
thread block = 7,6,0
GPGPU-Sim uArch: Shader 368 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x48e0c970, kernel=0x810b6e60
thread block = 8,6,0
GPGPU-Sim uArch: Shader 369 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4910d010, kernel=0x810b6e60
thread block = 9,6,0
GPGPU-Sim uArch: Shader 376 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4a60f930, kernel=0x810b6e60
thread block = 10,6,0
GPGPU-Sim uArch: Shader 377 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4a90ffd0, kernel=0x810b6e60
thread block = 11,6,0
GPGPU-Sim uArch: Shader 378 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4ac105b0, kernel=0x810b6e60
thread block = 12,6,0
GPGPU-Sim uArch: Shader 379 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4af10b90, kernel=0x810b6e60
thread block = 0,7,0
GPGPU-Sim uArch: Shader 380 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4b211170, kernel=0x810b6e60
thread block = 1,7,0
GPGPU-Sim uArch: Shader 381 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4b511750, kernel=0x810b6e60
thread block = 2,7,0
GPGPU-Sim uArch: Shader 382 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4b811d30, kernel=0x810b6e60
thread block = 3,7,0
GPGPU-Sim uArch: Shader 383 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4bb12310, kernel=0x810b6e60
thread block = 4,7,0
GPGPU-Sim uArch: Shader 384 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4be128f0, kernel=0x810b6e60
thread block = 5,7,0
GPGPU-Sim uArch: Shader 385 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4c112f90, kernel=0x810b6e60
thread block = 6,7,0
GPGPU-Sim uArch: Shader 386 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4c413570, kernel=0x810b6e60
thread block = 7,7,0
GPGPU-Sim uArch: Shader 387 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4c713b50, kernel=0x810b6e60
thread block = 8,7,0
GPGPU-Sim uArch: Shader 388 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4ca14130, kernel=0x810b6e60
thread block = 9,7,0
GPGPU-Sim uArch: Shader 389 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4cd14710, kernel=0x810b6e60
thread block = 10,7,0
GPGPU-Sim uArch: Shader 390 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4d014cf0, kernel=0x810b6e60
thread block = 11,7,0
GPGPU-Sim uArch: Shader 391 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4d3152d0, kernel=0x810b6e60
thread block = 12,7,0
GPGPU-Sim uArch: Shader 392 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4d6158b0, kernel=0x810b6e60
thread block = 0,8,0
GPGPU-Sim uArch: Shader 393 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4d915f50, kernel=0x810b6e60
thread block = 1,8,0
GPGPU-Sim uArch: Shader 394 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4dc16530, kernel=0x810b6e60
thread block = 2,8,0
GPGPU-Sim uArch: Shader 395 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4df16b10, kernel=0x810b6e60
thread block = 3,8,0
GPGPU-Sim uArch: Shader 396 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4e2170f0, kernel=0x810b6e60
thread block = 4,8,0
GPGPU-Sim uArch: Shader 397 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4e5176d0, kernel=0x810b6e60
thread block = 5,8,0
GPGPU-Sim uArch: Shader 398 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4e817cb0, kernel=0x810b6e60
thread block = 6,8,0
GPGPU-Sim uArch: Shader 399 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4eb18290, kernel=0x810b6e60
thread block = 7,8,0
GPGPU-Sim uArch: Shader 400 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4ee18870, kernel=0x810b6e60
thread block = 8,8,0
GPGPU-Sim uArch: Shader 401 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4f118f10, kernel=0x810b6e60
thread block = 9,8,0
GPGPU-Sim uArch: Shader 402 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4f4194f0, kernel=0x810b6e60
thread block = 10,8,0
GPGPU-Sim uArch: Shader 403 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4f719ad0, kernel=0x810b6e60
thread block = 11,8,0
GPGPU-Sim uArch: Shader 404 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4fa1a0b0, kernel=0x810b6e60
thread block = 12,8,0
GPGPU-Sim uArch: Shader 405 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4fd1a690, kernel=0x810b6e60
thread block = 0,9,0
GPGPU-Sim uArch: Shader 406 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5001ac70, kernel=0x810b6e60
thread block = 1,9,0
GPGPU-Sim uArch: Shader 407 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5031b250, kernel=0x810b6e60
thread block = 2,9,0
GPGPU-Sim uArch: Shader 408 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5061b830, kernel=0x810b6e60
thread block = 3,9,0
GPGPU-Sim uArch: Shader 409 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5091bed0, kernel=0x810b6e60
thread block = 4,9,0
GPGPU-Sim uArch: Shader 410 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x50c1c4b0, kernel=0x810b6e60
thread block = 5,9,0
GPGPU-Sim uArch: Shader 411 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x50f1ca90, kernel=0x810b6e60
thread block = 6,9,0
GPGPU-Sim uArch: Shader 412 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5121d070, kernel=0x810b6e60
thread block = 7,9,0
GPGPU-Sim uArch: Shader 413 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5151d650, kernel=0x810b6e60
thread block = 8,9,0
GPGPU-Sim uArch: Shader 414 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5181dc30, kernel=0x810b6e60
thread block = 9,9,0
GPGPU-Sim uArch: Shader 415 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x51b1e210, kernel=0x810b6e60
thread block = 10,9,0
GPGPU-Sim uArch: Shader 416 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x51e1e7f0, kernel=0x810b6e60
thread block = 11,9,0
GPGPU-Sim uArch: Shader 417 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5211ee90, kernel=0x810b6e60
thread block = 12,9,0
GPGPU-Sim uArch: Shader 418 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5241f470, kernel=0x810b6e60
thread block = 0,10,0
GPGPU-Sim uArch: Shader 419 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5271fa50, kernel=0x810b6e60
thread block = 1,10,0
GPGPU-Sim uArch: Shader 420 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x52a20030, kernel=0x810b6e60
thread block = 2,10,0
GPGPU-Sim uArch: Shader 421 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x52d20610, kernel=0x810b6e60
thread block = 3,10,0
GPGPU-Sim uArch: Shader 422 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x53020bf0, kernel=0x810b6e60
thread block = 4,10,0
GPGPU-Sim uArch: Shader 423 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x533211d0, kernel=0x810b6e60
thread block = 5,10,0
GPGPU-Sim uArch: Shader 424 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x536217b0, kernel=0x810b6e60
thread block = 6,10,0
GPGPU-Sim uArch: Shader 425 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x53921e50, kernel=0x810b6e60
thread block = 7,10,0
GPGPU-Sim uArch: Shader 426 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x53c22430, kernel=0x810b6e60
thread block = 8,10,0
GPGPU-Sim uArch: Shader 427 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x53f22a10, kernel=0x810b6e60
thread block = 9,10,0
GPGPU-Sim uArch: Shader 428 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x54222ff0, kernel=0x810b6e60
thread block = 10,10,0
GPGPU-Sim uArch: Shader 429 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x545235d0, kernel=0x810b6e60
thread block = 11,10,0
GPGPU-Sim uArch: Shader 430 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x54823bb0, kernel=0x810b6e60
thread block = 12,10,0
GPGPU-Sim uArch: Shader 431 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x54b24190, kernel=0x810b6e60
thread block = 0,11,0
GPGPU-Sim uArch: Shader 432 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x54e24770, kernel=0x810b6e60
thread block = 1,11,0
GPGPU-Sim uArch: Shader 433 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x55124e10, kernel=0x810b6e60
thread block = 2,11,0
GPGPU-Sim uArch: Shader 434 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x554253f0, kernel=0x810b6e60
thread block = 3,11,0
GPGPU-Sim uArch: Shader 435 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x557259d0, kernel=0x810b6e60
thread block = 4,11,0
GPGPU-Sim uArch: Shader 436 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x55a25fb0, kernel=0x810b6e60
thread block = 5,11,0
GPGPU-Sim uArch: Shader 437 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x55d26590, kernel=0x810b6e60
thread block = 6,11,0
GPGPU-Sim uArch: Shader 438 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x56026b70, kernel=0x810b6e60
thread block = 7,11,0
GPGPU-Sim uArch: Shader 439 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x56327150, kernel=0x810b6e60
thread block = 8,11,0
GPGPU-Sim uArch: Shader 440 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x56627730, kernel=0x810b6e60
thread block = 9,11,0
GPGPU-Sim uArch: Shader 441 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x56927dd0, kernel=0x810b6e60
thread block = 10,11,0
GPGPU-Sim uArch: Shader 442 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x56c283b0, kernel=0x810b6e60
thread block = 11,11,0
GPGPU-Sim uArch: Shader 443 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x56f28990, kernel=0x810b6e60
thread block = 12,11,0
GPGPU-Sim uArch: Shader 444 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x57228f70, kernel=0x810b6e60
thread block = 0,12,0
GPGPU-Sim uArch: Shader 445 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x57529550, kernel=0x810b6e60
thread block = 1,12,0
GPGPU-Sim uArch: Shader 446 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x57829b30, kernel=0x810b6e60
thread block = 2,12,0
GPGPU-Sim uArch: Shader 447 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x57b2a110, kernel=0x810b6e60
thread block = 3,12,0
GPGPU-Sim uArch: Shader 448 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x57e2a6f0, kernel=0x810b6e60
thread block = 4,12,0
GPGPU-Sim uArch: Shader 449 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5812ad90, kernel=0x810b6e60
thread block = 5,12,0
GPGPU-Sim uArch: Shader 450 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5842b370, kernel=0x810b6e60
thread block = 6,12,0
GPGPU-Sim uArch: Shader 451 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5872b950, kernel=0x810b6e60
thread block = 7,12,0
GPGPU-Sim uArch: Shader 452 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x58a2bf30, kernel=0x810b6e60
thread block = 8,12,0
GPGPU-Sim uArch: Shader 453 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x58d2c510, kernel=0x810b6e60
thread block = 9,12,0
GPGPU-Sim uArch: Shader 454 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5902caf0, kernel=0x810b6e60
thread block = 10,12,0
GPGPU-Sim uArch: Shader 455 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5932d0d0, kernel=0x810b6e60
thread block = 11,12,0
GPGPU-Sim uArch: Shader 456 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5962d6b0, kernel=0x810b6e60
thread block = 12,12,0
Destroy streams for kernel 12: size 0
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 7554
gpu_sim_insn = 1215116
gpu_ipc =     160.8573
gpu_tot_sim_cycle = 80510
gpu_tot_sim_insn = 7454480
gpu_tot_ipc =      92.5907
gpu_tot_issued_cta = 1026
gpu_occupancy = 10.0160% 
gpu_tot_occupancy = 10.1503% 
max_total_param_size = 0
gpu_stall_dramfull = 7182
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.8369
partiton_level_parallism_total  =       2.5784
partiton_level_parallism_util =      21.9976
partiton_level_parallism_util_total  =      18.2171
L2_BW  =     175.2121 GB/Sec
L2_BW_total  =      93.3986 GB/Sec
gpu_total_sim_rate=4598

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4085, Miss = 1848, Miss_rate = 0.452, Pending_hits = 1853, Reservation_fails = 1151
	L1D_cache_core[1]: Access = 6872, Miss = 2587, Miss_rate = 0.376, Pending_hits = 3505, Reservation_fails = 1317
	L1D_cache_core[2]: Access = 6776, Miss = 2566, Miss_rate = 0.379, Pending_hits = 3491, Reservation_fails = 1262
	L1D_cache_core[3]: Access = 6800, Miss = 2600, Miss_rate = 0.382, Pending_hits = 3560, Reservation_fails = 1721
	L1D_cache_core[4]: Access = 6664, Miss = 2547, Miss_rate = 0.382, Pending_hits = 3491, Reservation_fails = 1292
	L1D_cache_core[5]: Access = 6776, Miss = 2591, Miss_rate = 0.382, Pending_hits = 3547, Reservation_fails = 1234
	L1D_cache_core[6]: Access = 6688, Miss = 2556, Miss_rate = 0.382, Pending_hits = 3504, Reservation_fails = 1178
	L1D_cache_core[7]: Access = 6664, Miss = 2547, Miss_rate = 0.382, Pending_hits = 3491, Reservation_fails = 1302
	L1D_cache_core[8]: Access = 6800, Miss = 2600, Miss_rate = 0.382, Pending_hits = 3560, Reservation_fails = 1550
	L1D_cache_core[9]: Access = 6336, Miss = 2415, Miss_rate = 0.381, Pending_hits = 3359, Reservation_fails = 1001
	L1D_cache_core[10]: Access = 6120, Miss = 2327, Miss_rate = 0.380, Pending_hits = 3283, Reservation_fails = 845
	L1D_cache_core[11]: Access = 3420, Miss = 1278, Miss_rate = 0.374, Pending_hits = 1862, Reservation_fails = 341
	L1D_cache_core[12]: Access = 3525, Miss = 1567, Miss_rate = 0.445, Pending_hits = 1704, Reservation_fails = 388
	L1D_cache_core[13]: Access = 6432, Miss = 2366, Miss_rate = 0.368, Pending_hits = 3276, Reservation_fails = 481
	L1D_cache_core[14]: Access = 6260, Miss = 2318, Miss_rate = 0.370, Pending_hits = 3228, Reservation_fails = 468
	L1D_cache_core[15]: Access = 6248, Miss = 2335, Miss_rate = 0.374, Pending_hits = 3275, Reservation_fails = 430
	L1D_cache_core[16]: Access = 6152, Miss = 2299, Miss_rate = 0.374, Pending_hits = 3228, Reservation_fails = 417
	L1D_cache_core[17]: Access = 6128, Miss = 2290, Miss_rate = 0.374, Pending_hits = 3215, Reservation_fails = 426
	L1D_cache_core[18]: Access = 6248, Miss = 2335, Miss_rate = 0.374, Pending_hits = 3245, Reservation_fails = 419
	L1D_cache_core[19]: Access = 6152, Miss = 2299, Miss_rate = 0.374, Pending_hits = 3228, Reservation_fails = 417
	L1D_cache_core[20]: Access = 6248, Miss = 2335, Miss_rate = 0.374, Pending_hits = 3275, Reservation_fails = 905
	L1D_cache_core[21]: Access = 6152, Miss = 2299, Miss_rate = 0.374, Pending_hits = 3228, Reservation_fails = 468
	L1D_cache_core[22]: Access = 3384, Miss = 1268, Miss_rate = 0.375, Pending_hits = 1717, Reservation_fails = 177
	L1D_cache_core[23]: Access = 3555, Miss = 1590, Miss_rate = 0.447, Pending_hits = 1581, Reservation_fails = 298
	L1D_cache_core[24]: Access = 6864, Miss = 2594, Miss_rate = 0.378, Pending_hits = 3365, Reservation_fails = 875
	L1D_cache_core[25]: Access = 6735, Miss = 2560, Miss_rate = 0.380, Pending_hits = 3336, Reservation_fails = 895
	L1D_cache_core[26]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 881
	L1D_cache_core[27]: Access = 6624, Miss = 2541, Miss_rate = 0.384, Pending_hits = 3336, Reservation_fails = 854
	L1D_cache_core[28]: Access = 6744, Miss = 2586, Miss_rate = 0.383, Pending_hits = 3396, Reservation_fails = 1242
	L1D_cache_core[29]: Access = 6680, Miss = 2563, Miss_rate = 0.384, Pending_hits = 3364, Reservation_fails = 1079
	L1D_cache_core[30]: Access = 6624, Miss = 2541, Miss_rate = 0.384, Pending_hits = 3336, Reservation_fails = 887
	L1D_cache_core[31]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1184
	L1D_cache_core[32]: Access = 6232, Miss = 2409, Miss_rate = 0.387, Pending_hits = 3140, Reservation_fails = 895
	L1D_cache_core[33]: Access = 5960, Miss = 2322, Miss_rate = 0.390, Pending_hits = 3004, Reservation_fails = 1017
	L1D_cache_core[34]: Access = 3868, Miss = 1511, Miss_rate = 0.391, Pending_hits = 1951, Reservation_fails = 892
	L1D_cache_core[35]: Access = 4019, Miss = 1816, Miss_rate = 0.452, Pending_hits = 1825, Reservation_fails = 909
	L1D_cache_core[36]: Access = 7456, Miss = 2873, Miss_rate = 0.385, Pending_hits = 3669, Reservation_fails = 2165
	L1D_cache_core[37]: Access = 7267, Miss = 2817, Miss_rate = 0.388, Pending_hits = 3612, Reservation_fails = 2382
	L1D_cache_core[38]: Access = 7272, Miss = 2842, Miss_rate = 0.391, Pending_hits = 3668, Reservation_fails = 4082
	L1D_cache_core[39]: Access = 7160, Miss = 2798, Miss_rate = 0.391, Pending_hits = 3612, Reservation_fails = 2344
	L1D_cache_core[40]: Access = 7104, Miss = 2776, Miss_rate = 0.391, Pending_hits = 3584, Reservation_fails = 1858
	L1D_cache_core[41]: Access = 7272, Miss = 2842, Miss_rate = 0.391, Pending_hits = 3668, Reservation_fails = 3314
	L1D_cache_core[42]: Access = 7160, Miss = 2798, Miss_rate = 0.391, Pending_hits = 3612, Reservation_fails = 1984
	L1D_cache_core[43]: Access = 7140, Miss = 2774, Miss_rate = 0.389, Pending_hits = 3668, Reservation_fails = 1984
	L1D_cache_core[44]: Access = 6896, Miss = 2662, Miss_rate = 0.386, Pending_hits = 3612, Reservation_fails = 1777
	L1D_cache_core[45]: Access = 3869, Miss = 1508, Miss_rate = 0.390, Pending_hits = 1967, Reservation_fails = 1263
	L1D_cache_core[46]: Access = 4081, Miss = 1844, Miss_rate = 0.452, Pending_hits = 1853, Reservation_fails = 2418
	L1D_cache_core[47]: Access = 6816, Miss = 2573, Miss_rate = 0.377, Pending_hits = 3341, Reservation_fails = 1341
	L1D_cache_core[48]: Access = 6670, Miss = 2534, Miss_rate = 0.380, Pending_hits = 3304, Reservation_fails = 1606
	L1D_cache_core[49]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1308
	L1D_cache_core[50]: Access = 6560, Miss = 2515, Miss_rate = 0.383, Pending_hits = 3304, Reservation_fails = 1244
	L1D_cache_core[51]: Access = 6728, Miss = 2581, Miss_rate = 0.384, Pending_hits = 3388, Reservation_fails = 1208
	L1D_cache_core[52]: Access = 6632, Miss = 2542, Miss_rate = 0.383, Pending_hits = 3340, Reservation_fails = 1244
	L1D_cache_core[53]: Access = 6560, Miss = 2515, Miss_rate = 0.383, Pending_hits = 3304, Reservation_fails = 1225
	L1D_cache_core[54]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1265
	L1D_cache_core[55]: Access = 6036, Miss = 2319, Miss_rate = 0.384, Pending_hits = 3040, Reservation_fails = 869
	L1D_cache_core[56]: Access = 5680, Miss = 2189, Miss_rate = 0.385, Pending_hits = 2860, Reservation_fails = 789
	L1D_cache_core[57]: Access = 3343, Miss = 1258, Miss_rate = 0.376, Pending_hits = 1681, Reservation_fails = 238
	L1D_cache_core[58]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 207
	L1D_cache_core[59]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 208
	L1D_cache_core[60]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 221
	L1D_cache_core[61]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 243
	L1D_cache_core[62]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 266
	L1D_cache_core[63]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 207
	L1D_cache_core[64]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 230
	L1D_cache_core[65]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 218
	L1D_cache_core[66]: Access = 2868, Miss = 1081, Miss_rate = 0.377, Pending_hits = 1476, Reservation_fails = 202
	L1D_cache_core[67]: Access = 2744, Miss = 1040, Miss_rate = 0.379, Pending_hits = 1448, Reservation_fails = 213
	L1D_cache_core[68]: Access = 280, Miss = 106, Miss_rate = 0.379, Pending_hits = 148, Reservation_fails = 48
	L1D_cache_core[69]: Access = 415, Miss = 410, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 128
	L1D_cache_core[70]: Access = 3848, Miss = 1463, Miss_rate = 0.380, Pending_hits = 1849, Reservation_fails = 1794
	L1D_cache_core[71]: Access = 3661, Miss = 1407, Miss_rate = 0.384, Pending_hits = 1792, Reservation_fails = 2372
	L1D_cache_core[72]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1399
	L1D_cache_core[73]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 1200
	L1D_cache_core[74]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 1915
	L1D_cache_core[75]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1002
	L1D_cache_core[76]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 936
	L1D_cache_core[77]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1046
	L1D_cache_core[78]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 852
	L1D_cache_core[79]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 951
	L1D_total_cache_accesses = 423033
	L1D_total_cache_misses = 163214
	L1D_total_cache_miss_rate = 0.3858
	L1D_total_cache_pending_hits = 214192
	L1D_total_cache_reservation_fails = 84864
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 214192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 214192
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 51893
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 494081
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 143144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4186
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 80678
ctas_completed 1026, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
122, 122, 122, 77, 32, 32, 32, 32, 
gpgpu_n_tot_thrd_icount = 8362560
gpgpu_n_tot_w_icount = 261330
gpgpu_n_stall_shd_mem = 178983
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64440
gpgpu_n_mem_write_global = 143144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 762633
gpgpu_n_store_insn = 254620
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 165633
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13350
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:172258	W0_Idle:4782555	W0_Scoreboard:4014696	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:104	W9:0	W10:166	W11:45	W12:166	W13:45	W14:62	W15:45	W16:1404	W17:1	W18:1	W19:1	W20:2242	W21:1	W22:2258	W23:0	W24:2256	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:221286
single_issue_nums: WS0:66306	WS1:65526	WS2:65110	WS3:64388	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 515520 {8:64440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5725760 {40:143144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2577600 {40:64440,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1145152 {8:143144,}
maxmflatency = 1566 
max_icnt2mem_latency = 847 
maxmrqlatency = 57 
max_icnt2sh_latency = 883 
averagemflatency = 610 
avg_icnt2mem_latency = 195 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 243 
mrq_lat_table:2122 	1465 	999 	644 	339 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10247 	71125 	110739 	15473 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	10127 	30408 	37562 	59202 	68934 	1351 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5584 	4833 	6572 	9901 	15558 	29816 	46551 	67549 	21220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	17 	12 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5406      5411      5560      5360      5414      5398         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5544      5397      5443      5447      5410      5365         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5409      5414      5463      5382      5376      5703         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5386      5415      5370      5458      5707      5386         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5535      5389      5409      5378      5395      5390         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5402      5543      5386      5422      5391      5386         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5417      5406      5442      5403      5402      5365         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5394      5465      5369      5358      5374      5699         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5398      5386      5454      5543      5377      5368         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5512      5403      5373      5361      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5398      5387      5373      5362      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5401      5434      5402      5356      5369         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5527      5395      5372      5423      5422      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5407      5442      5414      5361      5377      5366         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5519      5394      5406      5450      5803      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5393      5552      5471      5413      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5402      5410      5365      5406      5398      5690         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5386      5390      5430      5387      5394      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5409      5417      5386      5374      5358      5370         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5386      5394      5470      5446      5698      5394         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5418      5406      5383      5438      5378      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5523      5385      5442      5399      5360      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5457      5398      5423      5418      5611      5369         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5397      5540      5364      5373      5379      5687         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5395      5543      5544      5377      5361      5373         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5407      5402      5366      5438      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5391      5539      5368      5357      5398      5394         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5406      5403      5451      5422      5414      5373         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5531      5462      5365      5386      5361      5399         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5403      5414      5413      5376      5382      5372         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5386      5527      5406      5356      5819      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5660      5386      5478      5399      5362      5390         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      23840     24878     23438     22274     23401     22268    none      none      none      none      none      none      none      none      none      none  
dram[1]:      24714     23146     21652     21976     21736     21405    none      none      none      none      none      none      none      none      none      none  
dram[2]:      18273     25257     22856     22516     21510     23379    none      none      none      none      none      none      none      none      none      none  
dram[3]:      24432     25205     21788     20579     21616     20815    none      none      none      none      none      none      none      none      none      none  
dram[4]:      27535     22770     23281     21697     23172     23226    none      none      none      none      none      none      none      none      none      none  
dram[5]:      25440     26553     22686     21234     21033     21510    none      none      none      none      none      none      none      none      none      none  
dram[6]:      25663     25759     22502     20974     22563     21249    none      none      none      none      none      none      none      none      none      none  
dram[7]:      21662     23279     21897     20613     22780     22349    none      none      none      none      none      none      none      none      none      none  
dram[8]:      22563     19966     20711     19437     20099     19555    none      none      none      none      none      none      none      none      none      none  
dram[9]:      25907     25313     22614     21291     22825     22350    none      none      none      none      none      none      none      none      none      none  
dram[10]:      25070     21121     22234     19919     21327     21006    none      none      none      none      none      none      none      none      none      none  
dram[11]:      23555     23986     21857     20304     21921     21221    none      none      none      none      none      none      none      none      none      none  
dram[12]:      18521     21801     19585     19595     19864     19219    none      none      none      none      none      none      none      none      none      none  
dram[13]:      25397     24316     21977     22357     22369     21761    none      none      none      none      none      none      none      none      none      none  
dram[14]:      27771     25087     21336     21829     21818     21359    none      none      none      none      none      none      none      none      none      none  
dram[15]:      22061     27016     20182     20730     19206     19029    none      none      none      none      none      none      none      none      none      none  
dram[16]:      23987     24708     24320     22743     23585     23333    none      none      none      none      none      none      none      none      none      none  
dram[17]:      24452     24041     21095     22206     21290     20863    none      none      none      none      none      none      none      none      none      none  
dram[18]:      23962     24984     22772     22979     21976     21707    none      none      none      none      none      none      none      none      none      none  
dram[19]:      25551     24509     22864     22486     23338     21924    none      none      none      none      none      none      none      none      none      none  
dram[20]:      25954     26000     23646     23507     20838     23007    none      none      none      none      none      none      none      none      none      none  
dram[21]:      25284     22341     23340     22624     21056     21368    none      none      none      none      none      none      none      none      none      none  
dram[22]:      23028     21591     24481     23303     22838     23117    none      none      none      none      none      none      none      none      none      none  
dram[23]:      24238     26654     22758     23265     21738     23185    none      none      none      none      none      none      none      none      none      none  
dram[24]:      22106     26580     24408     24791     23348     22949    none      none      none      none      none      none      none      none      none      none  
dram[25]:      24575     25254     23409     23615     22713     23653    none      none      none      none      none      none      none      none      none      none  
dram[26]:      21521     25794     24524     24031     22502     24037    none      none      none      none      none      none      none      none      none      none  
dram[27]:      24761     25363     24241     25403     23076     24025    none      none      none      none      none      none      none      none      none      none  
dram[28]:      25580     21920     23750     24575     22477     23700    none      none      none      none      none      none      none      none      none      none  
dram[29]:      24422     23851     25446     25294     24519     25327    none      none      none      none      none      none      none      none      none      none  
dram[30]:      25696     28698     24577     24209     23850     24631    none      none      none      none      none      none      none      none      none      none  
dram[31]:      24165     21379     25070     24232     22239     23137    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        568       527      1306      1351      1394      1347         0         0         0         0         0         0         0         0         0         0
dram[1]:        497       466      1421      1321      1381      1427         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       519      1477      1434      1301      1249         0         0         0         0         0         0         0         0         0         0
dram[3]:        611       596      1218      1296      1353      1243         0         0         0         0         0         0         0         0         0         0
dram[4]:        492       581      1296      1297      1486      1449         0         0         0         0         0         0         0         0         0         0
dram[5]:        496       498      1269      1253      1270      1345         0         0         0         0         0         0         0         0         0         0
dram[6]:        491       497      1207      1198      1214      1247         0         0         0         0         0         0         0         0         0         0
dram[7]:        589       515      1217      1203      1277      1239         0         0         0         0         0         0         0         0         0         0
dram[8]:        591       340      1556      1517      1555      1534         0         0         0         0         0         0         0         0         0         0
dram[9]:        452       713      1466      1301      1278      1290         0         0         0         0         0         0         0         0         0         0
dram[10]:        613       332      1256      1296      1312      1303         0         0         0         0         0         0         0         0         0         0
dram[11]:        478       704      1488      1501      1551      1566         0         0         0         0         0         0         0         0         0         0
dram[12]:        475       349      1298      1334      1312      1330         0         0         0         0         0         0         0         0         0         0
dram[13]:        610       400      1173      1231      1289      1286         0         0         0         0         0         0         0         0         0         0
dram[14]:        580       596      1308      1285      1452      1373         0         0         0         0         0         0         0         0         0         0
dram[15]:        456       511      1377      1338      1342      1312         0         0         0         0         0         0         0         0         0         0
dram[16]:        511       372      1414      1441      1411      1419         0         0         0         0         0         0         0         0         0         0
dram[17]:        500       498      1384      1363      1437      1392         0         0         0         0         0         0         0         0         0         0
dram[18]:        533       382      1382      1387      1421      1393         0         0         0         0         0         0         0         0         0         0
dram[19]:        570       583      1273      1319      1269      1336         0         0         0         0         0         0         0         0         0         0
dram[20]:        506       593      1345      1274      1367      1275         0         0         0         0         0         0         0         0         0         0
dram[21]:        740       459      1357      1426      1266      1360         0         0         0         0         0         0         0         0         0         0
dram[22]:        394       481      1361      1395      1379      1359         0         0         0         0         0         0         0         0         0         0
dram[23]:        586       496      1382      1383      1412      1312         0         0         0         0         0         0         0         0         0         0
dram[24]:        447       510      1407      1409      1422      1426         0         0         0         0         0         0         0         0         0         0
dram[25]:        501       593      1307      1303      1317      1286         0         0         0         0         0         0         0         0         0         0
dram[26]:        385       508      1403      1405      1365      1367         0         0         0         0         0         0         0         0         0         0
dram[27]:        502       604      1393      1453      1398      1438         0         0         0         0         0         0         0         0         0         0
dram[28]:        495       408      1407      1291      1403      1344         0         0         0         0         0         0         0         0         0         0
dram[29]:        602       383      1311      1449      1323      1326         0         0         0         0         0         0         0         0         0         0
dram[30]:        605       626      1375      1453      1427      1482         0         0         0         0         0         0         0         0         0         0
dram[31]:        607       390      1415      1396      1430      1397         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60272 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002911
n_activity=398 dram_eff=0.4422
bk0: 3a 60441i bk1: 3a 60441i bk2: 41a 60425i bk3: 49a 60407i bk4: 40a 60404i bk5: 40a 60393i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.392045
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564315 

BW Util details:
bwutil = 0.002911 
total_CMD = 60453 
util_bw = 176 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 60208 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60272 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002911 
Either_Row_CoL_Bus_Util = 0.002994 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005525 
queue_avg = 0.007361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00736109
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60275 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002845
n_activity=371 dram_eff=0.4636
bk0: 1a 60441i bk1: 3a 60441i bk2: 40a 60430i bk3: 48a 60411i bk4: 40a 60412i bk5: 40a 60377i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568465
Bank_Level_Parallism_Col = 1.576271
Bank_Level_Parallism_Ready = 1.459302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576271 

BW Util details:
bwutil = 0.002845 
total_CMD = 60453 
util_bw = 172 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 60212 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60275 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002845 
Either_Row_CoL_Bus_Util = 0.002944 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00671596
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60272 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002895
n_activity=353 dram_eff=0.4958
bk0: 3a 60441i bk1: 3a 60441i bk2: 40a 60423i bk3: 49a 60412i bk4: 40a 60413i bk5: 40a 60377i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.700441
Bank_Level_Parallism_Col = 1.704036
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.704036 

BW Util details:
bwutil = 0.002895 
total_CMD = 60453 
util_bw = 175 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 60226 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60272 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002895 
Either_Row_CoL_Bus_Util = 0.002994 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.010504
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60272 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002911
n_activity=416 dram_eff=0.4231
bk0: 2a 60441i bk1: 3a 60441i bk2: 43a 60425i bk3: 48a 60411i bk4: 40a 60398i bk5: 40a 60392i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550201
Bank_Level_Parallism_Col = 1.557377
Bank_Level_Parallism_Ready = 1.448864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557377 

BW Util details:
bwutil = 0.002911 
total_CMD = 60453 
util_bw = 176 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 60204 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60272 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002911 
Either_Row_CoL_Bus_Util = 0.002994 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005525 
queue_avg = 0.011695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.011695
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60274 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002878
n_activity=340 dram_eff=0.5118
bk0: 1a 60441i bk1: 4a 60439i bk2: 41a 60418i bk3: 48a 60406i bk4: 40a 60405i bk5: 40a 60382i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.691983
Bank_Level_Parallism_Col = 1.688034
Bank_Level_Parallism_Ready = 1.465517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.688034 

BW Util details:
bwutil = 0.002878 
total_CMD = 60453 
util_bw = 174 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 60216 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60274 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002878 
Either_Row_CoL_Bus_Util = 0.002961 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005587 
queue_avg = 0.005558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00555804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60273 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002895
n_activity=367 dram_eff=0.4768
bk0: 2a 60441i bk1: 1a 60441i bk2: 42a 60426i bk3: 50a 60403i bk4: 40a 60403i bk5: 40a 60396i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.002895 
total_CMD = 60453 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 60208 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60273 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002895 
Either_Row_CoL_Bus_Util = 0.002978 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005556 
queue_avg = 0.006898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00689792
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60273 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002878
n_activity=357 dram_eff=0.4874
bk0: 2a 60441i bk1: 2a 60441i bk2: 41a 60423i bk3: 49a 60408i bk4: 40a 60404i bk5: 40a 60382i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617284
Bank_Level_Parallism_Col = 1.610879
Bank_Level_Parallism_Ready = 1.471264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.610879 

BW Util details:
bwutil = 0.002878 
total_CMD = 60453 
util_bw = 174 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 60210 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60273 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002878 
Either_Row_CoL_Bus_Util = 0.002978 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0122078
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60273 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002895
n_activity=382 dram_eff=0.4581
bk0: 5a 60441i bk1: 2a 60441i bk2: 40a 60425i bk3: 48a 60413i bk4: 40a 60406i bk5: 40a 60381i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.656652
Bank_Level_Parallism_Col = 1.659389
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.659389 

BW Util details:
bwutil = 0.002895 
total_CMD = 60453 
util_bw = 175 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 60220 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60273 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002895 
Either_Row_CoL_Bus_Util = 0.002978 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005556 
queue_avg = 0.017435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.017435
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60272 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002895
n_activity=467 dram_eff=0.3747
bk0: 4a 60441i bk1: 1a 60441i bk2: 41a 60430i bk3: 49a 60409i bk4: 40a 60402i bk5: 40a 60397i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462745
Bank_Level_Parallism_Col = 1.462151
Bank_Level_Parallism_Ready = 1.348571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462151 

BW Util details:
bwutil = 0.002895 
total_CMD = 60453 
util_bw = 175 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 60198 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60272 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002895 
Either_Row_CoL_Bus_Util = 0.002994 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00832051
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60272 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002895
n_activity=437 dram_eff=0.4005
bk0: 1a 60441i bk1: 4a 60440i bk2: 42a 60425i bk3: 48a 60408i bk4: 40a 60412i bk5: 40a 60382i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533864
Bank_Level_Parallism_Col = 1.534413
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530364 

BW Util details:
bwutil = 0.002895 
total_CMD = 60453 
util_bw = 175 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 60202 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60272 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002895 
Either_Row_CoL_Bus_Util = 0.002994 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00377152
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60273 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002878
n_activity=417 dram_eff=0.4173
bk0: 4a 60441i bk1: 1a 60441i bk2: 40a 60426i bk3: 49a 60407i bk4: 40a 60405i bk5: 40a 60393i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592437
Bank_Level_Parallism_Col = 1.587234
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587234 

BW Util details:
bwutil = 0.002878 
total_CMD = 60453 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 60215 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60273 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002878 
Either_Row_CoL_Bus_Util = 0.002978 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00274593
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60275 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002862
n_activity=451 dram_eff=0.3836
bk0: 1a 60441i bk1: 4a 60440i bk2: 40a 60431i bk3: 48a 60413i bk4: 40a 60411i bk5: 40a 60392i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.390805
Bank_Level_Parallism_Col = 1.389105
Bank_Level_Parallism_Ready = 1.346821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389105 

BW Util details:
bwutil = 0.002862 
total_CMD = 60453 
util_bw = 173 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 60192 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60275 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002862 
Either_Row_CoL_Bus_Util = 0.002944 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005618 
queue_avg = 0.003838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00383769
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60283 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002713
n_activity=380 dram_eff=0.4316
bk0: 1a 60441i bk1: 2a 60440i bk2: 41a 60428i bk3: 40a 60423i bk4: 40a 60420i bk5: 40a 60387i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429167
Bank_Level_Parallism_Col = 1.419492
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419492 

BW Util details:
bwutil = 0.002713 
total_CMD = 60453 
util_bw = 164 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 60213 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60283 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002713 
Either_Row_CoL_Bus_Util = 0.002812 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.006931
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60281 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002762
n_activity=371 dram_eff=0.4501
bk0: 4a 60441i bk1: 2a 60441i bk2: 41a 60426i bk3: 40a 60425i bk4: 40a 60406i bk5: 40a 60397i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551111
Bank_Level_Parallism_Col = 1.545045
Bank_Level_Parallism_Ready = 1.347305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545045 

BW Util details:
bwutil = 0.002762 
total_CMD = 60453 
util_bw = 167 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 60228 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60281 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002762 
Either_Row_CoL_Bus_Util = 0.002845 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005814 
queue_avg = 0.002994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00299406
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60280 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002796
n_activity=372 dram_eff=0.4543
bk0: 2a 60440i bk1: 4a 60440i bk2: 42a 60420i bk3: 41a 60415i bk4: 40a 60397i bk5: 40a 60383i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.704348
Bank_Level_Parallism_Col = 1.707965
Bank_Level_Parallism_Ready = 1.443787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.707965 

BW Util details:
bwutil = 0.002796 
total_CMD = 60453 
util_bw = 169 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 60223 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60280 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002796 
Either_Row_CoL_Bus_Util = 0.002862 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.011561 
queue_avg = 0.009561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00956115
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60282 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002729
n_activity=415 dram_eff=0.3976
bk0: 2a 60441i bk1: 1a 60441i bk2: 40a 60425i bk3: 42a 60409i bk4: 40a 60403i bk5: 40a 60387i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.539419
Bank_Level_Parallism_Ready = 1.442424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539419 

BW Util details:
bwutil = 0.002729 
total_CMD = 60453 
util_bw = 165 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 60206 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60282 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002729 
Either_Row_CoL_Bus_Util = 0.002829 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0082378
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60273 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002878
n_activity=341 dram_eff=0.5103
bk0: 3a 60441i bk1: 2a 60441i bk2: 41a 60422i bk3: 48a 60422i bk4: 40a 60410i bk5: 40a 60372i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.648069
Bank_Level_Parallism_Col = 1.650655
Bank_Level_Parallism_Ready = 1.431034
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.650655 

BW Util details:
bwutil = 0.002878 
total_CMD = 60453 
util_bw = 174 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 60220 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60273 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002878 
Either_Row_CoL_Bus_Util = 0.002978 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0132003
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60271 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002911
n_activity=316 dram_eff=0.557
bk0: 3a 60441i bk1: 3a 60438i bk2: 40a 60418i bk3: 50a 60408i bk4: 40a 60396i bk5: 40a 60389i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803571
Bank_Level_Parallism_Col = 1.778280
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.778280 

BW Util details:
bwutil = 0.002911 
total_CMD = 60453 
util_bw = 176 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 60229 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60271 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002911 
Either_Row_CoL_Bus_Util = 0.003011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00737763
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60275 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002878
n_activity=317 dram_eff=0.5489
bk0: 3a 60441i bk1: 2a 60441i bk2: 40a 60423i bk3: 49a 60407i bk4: 40a 60399i bk5: 40a 60383i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.768889
Bank_Level_Parallism_Col = 1.757848
Bank_Level_Parallism_Ready = 1.482759
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.757848 

BW Util details:
bwutil = 0.002878 
total_CMD = 60453 
util_bw = 174 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 60228 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60275 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002878 
Either_Row_CoL_Bus_Util = 0.002944 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.011236 
queue_avg = 0.005161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00516103
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60271 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002928
n_activity=390 dram_eff=0.4538
bk0: 3a 60441i bk1: 3a 60441i bk2: 43a 60421i bk3: 48a 60419i bk4: 40a 60405i bk5: 40a 60365i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693277
Bank_Level_Parallism_Col = 1.696581
Bank_Level_Parallism_Ready = 1.508475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.696581 

BW Util details:
bwutil = 0.002928 
total_CMD = 60453 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 60215 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60271 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002928 
Either_Row_CoL_Bus_Util = 0.003011 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005495 
queue_avg = 0.007477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00747688
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60263 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003044
n_activity=406 dram_eff=0.4532
bk0: 2a 60440i bk1: 5a 60441i bk2: 41a 60426i bk3: 48a 60413i bk4: 48a 60400i bk5: 40a 60382i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562500
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.413043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.003044 
total_CMD = 60453 
util_bw = 184 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 60197 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60263 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.003044 
Either_Row_CoL_Bus_Util = 0.003143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00807239
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60269 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002944
n_activity=491 dram_eff=0.3625
bk0: 2a 60441i bk1: 2a 60441i bk2: 42a 60429i bk3: 50a 60412i bk4: 42a 60410i bk5: 40a 60398i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387833
Bank_Level_Parallism_Col = 1.391473
Bank_Level_Parallism_Ready = 1.280899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391473 

BW Util details:
bwutil = 0.002944 
total_CMD = 60453 
util_bw = 178 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 60190 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60269 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002944 
Either_Row_CoL_Bus_Util = 0.003044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00595504
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60267 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002978
n_activity=445 dram_eff=0.4045
bk0: 1a 60441i bk1: 2a 60441i bk2: 41a 60430i bk3: 48a 60411i bk4: 48a 60402i bk5: 40a 60379i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595142
Bank_Level_Parallism_Col = 1.603306
Bank_Level_Parallism_Ready = 1.450000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603306 

BW Util details:
bwutil = 0.002978 
total_CMD = 60453 
util_bw = 180 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 60206 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60267 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002978 
Either_Row_CoL_Bus_Util = 0.003077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00780772
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60267 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002994
n_activity=443 dram_eff=0.4086
bk0: 4a 60440i bk1: 1a 60441i bk2: 40a 60433i bk3: 48a 60414i bk4: 48a 60407i bk5: 40a 60374i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604938
Bank_Level_Parallism_Col = 1.606695
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606695 

BW Util details:
bwutil = 0.002994 
total_CMD = 60453 
util_bw = 181 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 60210 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60267 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002994 
Either_Row_CoL_Bus_Util = 0.003077 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005376 
queue_avg = 0.014276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0142756
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60267 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002994
n_activity=355 dram_eff=0.5099
bk0: 2a 60441i bk1: 1a 60441i bk2: 41a 60424i bk3: 49a 60421i bk4: 48a 60399i bk5: 40a 60380i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665254
Bank_Level_Parallism_Col = 1.652361
Bank_Level_Parallism_Ready = 1.497238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.652361 

BW Util details:
bwutil = 0.002994 
total_CMD = 60453 
util_bw = 181 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 60217 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60267 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002994 
Either_Row_CoL_Bus_Util = 0.003077 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005376 
queue_avg = 0.005757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00575654
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60265 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003027
n_activity=385 dram_eff=0.4753
bk0: 2a 60441i bk1: 4a 60441i bk2: 41a 60432i bk3: 48a 60418i bk4: 48a 60391i bk5: 40a 60387i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509652
Bank_Level_Parallism_Col = 1.509804
Bank_Level_Parallism_Ready = 1.382514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509804 

BW Util details:
bwutil = 0.003027 
total_CMD = 60453 
util_bw = 183 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 60194 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60265 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.003027 
Either_Row_CoL_Bus_Util = 0.003110 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005319 
queue_avg = 0.007576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00757613
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60266 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002994
n_activity=393 dram_eff=0.4606
bk0: 2a 60441i bk1: 1a 60441i bk2: 41a 60424i bk3: 49a 60418i bk4: 48a 60403i bk5: 40a 60381i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589431
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.002994 
total_CMD = 60453 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 60207 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60266 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002994 
Either_Row_CoL_Bus_Util = 0.003093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00486328
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60265 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003011
n_activity=387 dram_eff=0.4703
bk0: 2a 60440i bk1: 4a 60440i bk2: 40a 60419i bk3: 48a 60413i bk4: 48a 60380i bk5: 40a 60396i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654619
Bank_Level_Parallism_Col = 1.653061
Bank_Level_Parallism_Ready = 1.472528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.653061 

BW Util details:
bwutil = 0.003011 
total_CMD = 60453 
util_bw = 182 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 60204 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60265 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.003011 
Either_Row_CoL_Bus_Util = 0.003110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00587233
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60266 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002994
n_activity=445 dram_eff=0.4067
bk0: 1a 60441i bk1: 2a 60440i bk2: 41a 60430i bk3: 49a 60425i bk4: 48a 60400i bk5: 40a 60386i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466926
Bank_Level_Parallism_Col = 1.472222
Bank_Level_Parallism_Ready = 1.436464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472222 

BW Util details:
bwutil = 0.002994 
total_CMD = 60453 
util_bw = 181 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 60196 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60266 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002994 
Either_Row_CoL_Bus_Util = 0.003093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00438357
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60265 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003011
n_activity=402 dram_eff=0.4527
bk0: 4a 60440i bk1: 1a 60439i bk2: 41a 60423i bk3: 48a 60417i bk4: 48a 60399i bk5: 40a 60398i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580247
Bank_Level_Parallism_Col = 1.560166
Bank_Level_Parallism_Ready = 1.302198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.003011 
total_CMD = 60453 
util_bw = 182 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 60210 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60265 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.003011 
Either_Row_CoL_Bus_Util = 0.003110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00395348
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60260 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003093
n_activity=391 dram_eff=0.4783
bk0: 4a 60440i bk1: 5a 60438i bk2: 42a 60429i bk3: 48a 60413i bk4: 48a 60393i bk5: 40a 60377i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571970
Bank_Level_Parallism_Col = 1.585271
Bank_Level_Parallism_Ready = 1.422460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585271 

BW Util details:
bwutil = 0.003093 
total_CMD = 60453 
util_bw = 187 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 60189 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60260 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.003093 
Either_Row_CoL_Bus_Util = 0.003193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.017038
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60453 n_nop=60266 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002994
n_activity=445 dram_eff=0.4067
bk0: 1a 60441i bk1: 2a 60441i bk2: 40a 60416i bk3: 50a 60421i bk4: 48a 60415i bk5: 40a 60407i bk6: 0a 60453i bk7: 0a 60453i bk8: 0a 60453i bk9: 0a 60453i bk10: 0a 60453i bk11: 0a 60453i bk12: 0a 60453i bk13: 0a 60453i bk14: 0a 60453i bk15: 0a 60453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443548
Bank_Level_Parallism_Col = 1.448560
Bank_Level_Parallism_Ready = 1.276243
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432099 

BW Util details:
bwutil = 0.002994 
total_CMD = 60453 
util_bw = 181 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 60205 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60453 
n_nop = 60266 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002994 
Either_Row_CoL_Bus_Util = 0.003093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00360611

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3144, Miss = 88, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 323
L2_cache_bank[1]: Access = 3460, Miss = 96, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 246
L2_cache_bank[2]: Access = 2984, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 239
L2_cache_bank[3]: Access = 3276, Miss = 92, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[4]: Access = 2998, Miss = 86, Miss_rate = 0.029, Pending_hits = 9, Reservation_fails = 196
L2_cache_bank[5]: Access = 3392, Miss = 96, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 231
L2_cache_bank[6]: Access = 3244, Miss = 90, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 343
L2_cache_bank[7]: Access = 3307, Miss = 94, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 216
L2_cache_bank[8]: Access = 3152, Miss = 88, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 335
L2_cache_bank[9]: Access = 3187, Miss = 92, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 263
L2_cache_bank[10]: Access = 3068, Miss = 86, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 254
L2_cache_bank[11]: Access = 3416, Miss = 96, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[12]: Access = 2976, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 204
L2_cache_bank[13]: Access = 3340, Miss = 96, Miss_rate = 0.029, Pending_hits = 10, Reservation_fails = 219
L2_cache_bank[14]: Access = 3012, Miss = 86, Miss_rate = 0.029, Pending_hits = 9, Reservation_fails = 357
L2_cache_bank[15]: Access = 3348, Miss = 96, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 180
L2_cache_bank[16]: Access = 3110, Miss = 88, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 350
L2_cache_bank[17]: Access = 3164, Miss = 94, Miss_rate = 0.030, Pending_hits = 25, Reservation_fails = 629
L2_cache_bank[18]: Access = 3136, Miss = 88, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 449
L2_cache_bank[19]: Access = 3215, Miss = 94, Miss_rate = 0.029, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[20]: Access = 3152, Miss = 88, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[21]: Access = 3098, Miss = 92, Miss_rate = 0.030, Pending_hits = 21, Reservation_fails = 572
L2_cache_bank[22]: Access = 3068, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 339
L2_cache_bank[23]: Access = 3088, Miss = 92, Miss_rate = 0.030, Pending_hits = 27, Reservation_fails = 790
L2_cache_bank[24]: Access = 2956, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 233
L2_cache_bank[25]: Access = 2976, Miss = 84, Miss_rate = 0.028, Pending_hits = 3, Reservation_fails = 121
L2_cache_bank[26]: Access = 3160, Miss = 88, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 330
L2_cache_bank[27]: Access = 3076, Miss = 86, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 107
L2_cache_bank[28]: Access = 3160, Miss = 88, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 349
L2_cache_bank[29]: Access = 3236, Miss = 90, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 331
L2_cache_bank[30]: Access = 2976, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 246
L2_cache_bank[31]: Access = 3076, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 352
L2_cache_bank[32]: Access = 3060, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[33]: Access = 3352, Miss = 94, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 211
L2_cache_bank[34]: Access = 3154, Miss = 88, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 203
L2_cache_bank[35]: Access = 3436, Miss = 96, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 246
L2_cache_bank[36]: Access = 3060, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 231
L2_cache_bank[37]: Access = 3344, Miss = 94, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 197
L2_cache_bank[38]: Access = 3244, Miss = 90, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 331
L2_cache_bank[39]: Access = 3444, Miss = 96, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 239
L2_cache_bank[40]: Access = 3152, Miss = 88, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[41]: Access = 3572, Miss = 104, Miss_rate = 0.029, Pending_hits = 7, Reservation_fails = 204
L2_cache_bank[42]: Access = 3068, Miss = 86, Miss_rate = 0.028, Pending_hits = 8, Reservation_fails = 97
L2_cache_bank[43]: Access = 3548, Miss = 100, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 479
L2_cache_bank[44]: Access = 2976, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[45]: Access = 3472, Miss = 100, Miss_rate = 0.029, Pending_hits = 10, Reservation_fails = 239
L2_cache_bank[46]: Access = 3068, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 343
L2_cache_bank[47]: Access = 3404, Miss = 100, Miss_rate = 0.029, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[48]: Access = 3076, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 256
L2_cache_bank[49]: Access = 3648, Miss = 100, Miss_rate = 0.027, Pending_hits = 6, Reservation_fails = 211
L2_cache_bank[50]: Access = 3152, Miss = 88, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 233
L2_cache_bank[51]: Access = 3672, Miss = 102, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 336
L2_cache_bank[52]: Access = 3068, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 259
L2_cache_bank[53]: Access = 3629, Miss = 100, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[54]: Access = 3068, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 226
L2_cache_bank[55]: Access = 3740, Miss = 102, Miss_rate = 0.027, Pending_hits = 9, Reservation_fails = 340
L2_cache_bank[56]: Access = 3068, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 369
L2_cache_bank[57]: Access = 3612, Miss = 100, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 102
L2_cache_bank[58]: Access = 3152, Miss = 88, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 341
L2_cache_bank[59]: Access = 3612, Miss = 100, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 122
L2_cache_bank[60]: Access = 3244, Miss = 90, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[61]: Access = 3904, Miss = 108, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 324
L2_cache_bank[62]: Access = 2960, Miss = 84, Miss_rate = 0.028, Pending_hits = 5, Reservation_fails = 92
L2_cache_bank[63]: Access = 3674, Miss = 102, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 207584
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0282
L2_total_cache_pending_hits = 610
L2_total_cache_reservation_fails = 17911
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58189
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 610
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 142937
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65050
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 143144
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17911
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=207584
icnt_total_pkts_simt_to_mem=207584
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 207584
Req_Network_cycles = 80510
Req_Network_injected_packets_per_cycle =       2.5784 
Req_Network_conflicts_per_cycle =       0.4534
Req_Network_conflicts_per_cycle_util =       3.2268
Req_Bank_Level_Parallism =      18.3508
Req_Network_in_buffer_full_per_cycle =       0.0966
Req_Network_in_buffer_avg_util =       5.1032
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0528

Reply_Network_injected_packets_num = 207584
Reply_Network_cycles = 80510
Reply_Network_injected_packets_per_cycle =        2.5784
Reply_Network_conflicts_per_cycle =        7.6452
Reply_Network_conflicts_per_cycle_util =      39.6390
Reply_Bank_Level_Parallism =      13.3684
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       9.7107
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0322
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 1 sec (1621 sec)
gpgpu_simulation_rate = 4598 (inst/sec)
gpgpu_simulation_rate = 49 (cycle/sec)
gpgpu_silicon_slowdown = 23102040x
Processing kernel ./traces/kernel-13.traceg
-kernel name = _Z4Fan1PfS_ii
-kernel id = 13
-grid dim = (2,1,1)
-block dim = (128,1,1)
-shmem = 0
-nregs = 15
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-13.traceg
GPGPU-Sim uArch: Shader 464 bind to kernel 13 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x5ae30670, kernel=0x7db7f4c0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 465 bind to kernel 13 '_Z4Fan1PfS_ii'
Starting issue_block2core, core=0x5b130d10, kernel=0x7db7f4c0
thread block = 1,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 5911
gpu_sim_insn = 8681
gpu_ipc =       1.4686
gpu_tot_sim_cycle = 86421
gpu_tot_sim_insn = 7463161
gpu_tot_ipc =      86.3582
gpu_tot_issued_cta = 1028
gpu_occupancy = 5.3643% 
gpu_tot_occupancy = 10.1465% 
max_total_param_size = 0
gpu_stall_dramfull = 7182
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0683
partiton_level_parallism_total  =       2.4067
partiton_level_parallism_util =       1.5303
partiton_level_parallism_util_total  =      17.8393
L2_BW  =       2.4758 GB/Sec
L2_BW_total  =      87.1797 GB/Sec
gpu_total_sim_rate=4460

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4085, Miss = 1848, Miss_rate = 0.452, Pending_hits = 1853, Reservation_fails = 1151
	L1D_cache_core[1]: Access = 6872, Miss = 2587, Miss_rate = 0.376, Pending_hits = 3505, Reservation_fails = 1317
	L1D_cache_core[2]: Access = 6776, Miss = 2566, Miss_rate = 0.379, Pending_hits = 3491, Reservation_fails = 1262
	L1D_cache_core[3]: Access = 6800, Miss = 2600, Miss_rate = 0.382, Pending_hits = 3560, Reservation_fails = 1721
	L1D_cache_core[4]: Access = 6664, Miss = 2547, Miss_rate = 0.382, Pending_hits = 3491, Reservation_fails = 1292
	L1D_cache_core[5]: Access = 6776, Miss = 2591, Miss_rate = 0.382, Pending_hits = 3547, Reservation_fails = 1234
	L1D_cache_core[6]: Access = 6688, Miss = 2556, Miss_rate = 0.382, Pending_hits = 3504, Reservation_fails = 1178
	L1D_cache_core[7]: Access = 6664, Miss = 2547, Miss_rate = 0.382, Pending_hits = 3491, Reservation_fails = 1302
	L1D_cache_core[8]: Access = 6800, Miss = 2600, Miss_rate = 0.382, Pending_hits = 3560, Reservation_fails = 1550
	L1D_cache_core[9]: Access = 6336, Miss = 2415, Miss_rate = 0.381, Pending_hits = 3359, Reservation_fails = 1001
	L1D_cache_core[10]: Access = 6120, Miss = 2327, Miss_rate = 0.380, Pending_hits = 3283, Reservation_fails = 845
	L1D_cache_core[11]: Access = 3420, Miss = 1278, Miss_rate = 0.374, Pending_hits = 1862, Reservation_fails = 341
	L1D_cache_core[12]: Access = 3525, Miss = 1567, Miss_rate = 0.445, Pending_hits = 1704, Reservation_fails = 388
	L1D_cache_core[13]: Access = 6432, Miss = 2366, Miss_rate = 0.368, Pending_hits = 3276, Reservation_fails = 481
	L1D_cache_core[14]: Access = 6260, Miss = 2318, Miss_rate = 0.370, Pending_hits = 3228, Reservation_fails = 468
	L1D_cache_core[15]: Access = 6248, Miss = 2335, Miss_rate = 0.374, Pending_hits = 3275, Reservation_fails = 430
	L1D_cache_core[16]: Access = 6152, Miss = 2299, Miss_rate = 0.374, Pending_hits = 3228, Reservation_fails = 417
	L1D_cache_core[17]: Access = 6128, Miss = 2290, Miss_rate = 0.374, Pending_hits = 3215, Reservation_fails = 426
	L1D_cache_core[18]: Access = 6248, Miss = 2335, Miss_rate = 0.374, Pending_hits = 3245, Reservation_fails = 419
	L1D_cache_core[19]: Access = 6152, Miss = 2299, Miss_rate = 0.374, Pending_hits = 3228, Reservation_fails = 417
	L1D_cache_core[20]: Access = 6248, Miss = 2335, Miss_rate = 0.374, Pending_hits = 3275, Reservation_fails = 905
	L1D_cache_core[21]: Access = 6152, Miss = 2299, Miss_rate = 0.374, Pending_hits = 3228, Reservation_fails = 468
	L1D_cache_core[22]: Access = 3384, Miss = 1268, Miss_rate = 0.375, Pending_hits = 1717, Reservation_fails = 177
	L1D_cache_core[23]: Access = 3555, Miss = 1590, Miss_rate = 0.447, Pending_hits = 1581, Reservation_fails = 298
	L1D_cache_core[24]: Access = 6864, Miss = 2594, Miss_rate = 0.378, Pending_hits = 3365, Reservation_fails = 875
	L1D_cache_core[25]: Access = 6735, Miss = 2560, Miss_rate = 0.380, Pending_hits = 3336, Reservation_fails = 895
	L1D_cache_core[26]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 881
	L1D_cache_core[27]: Access = 6624, Miss = 2541, Miss_rate = 0.384, Pending_hits = 3336, Reservation_fails = 854
	L1D_cache_core[28]: Access = 6744, Miss = 2586, Miss_rate = 0.383, Pending_hits = 3396, Reservation_fails = 1242
	L1D_cache_core[29]: Access = 6680, Miss = 2563, Miss_rate = 0.384, Pending_hits = 3364, Reservation_fails = 1079
	L1D_cache_core[30]: Access = 6624, Miss = 2541, Miss_rate = 0.384, Pending_hits = 3336, Reservation_fails = 887
	L1D_cache_core[31]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1184
	L1D_cache_core[32]: Access = 6232, Miss = 2409, Miss_rate = 0.387, Pending_hits = 3140, Reservation_fails = 895
	L1D_cache_core[33]: Access = 5960, Miss = 2322, Miss_rate = 0.390, Pending_hits = 3004, Reservation_fails = 1017
	L1D_cache_core[34]: Access = 3868, Miss = 1511, Miss_rate = 0.391, Pending_hits = 1951, Reservation_fails = 892
	L1D_cache_core[35]: Access = 4019, Miss = 1816, Miss_rate = 0.452, Pending_hits = 1825, Reservation_fails = 909
	L1D_cache_core[36]: Access = 7456, Miss = 2873, Miss_rate = 0.385, Pending_hits = 3669, Reservation_fails = 2165
	L1D_cache_core[37]: Access = 7267, Miss = 2817, Miss_rate = 0.388, Pending_hits = 3612, Reservation_fails = 2382
	L1D_cache_core[38]: Access = 7272, Miss = 2842, Miss_rate = 0.391, Pending_hits = 3668, Reservation_fails = 4082
	L1D_cache_core[39]: Access = 7160, Miss = 2798, Miss_rate = 0.391, Pending_hits = 3612, Reservation_fails = 2344
	L1D_cache_core[40]: Access = 7104, Miss = 2776, Miss_rate = 0.391, Pending_hits = 3584, Reservation_fails = 1858
	L1D_cache_core[41]: Access = 7272, Miss = 2842, Miss_rate = 0.391, Pending_hits = 3668, Reservation_fails = 3314
	L1D_cache_core[42]: Access = 7160, Miss = 2798, Miss_rate = 0.391, Pending_hits = 3612, Reservation_fails = 1984
	L1D_cache_core[43]: Access = 7140, Miss = 2774, Miss_rate = 0.389, Pending_hits = 3668, Reservation_fails = 1984
	L1D_cache_core[44]: Access = 6896, Miss = 2662, Miss_rate = 0.386, Pending_hits = 3612, Reservation_fails = 1777
	L1D_cache_core[45]: Access = 3869, Miss = 1508, Miss_rate = 0.390, Pending_hits = 1967, Reservation_fails = 1263
	L1D_cache_core[46]: Access = 4081, Miss = 1844, Miss_rate = 0.452, Pending_hits = 1853, Reservation_fails = 2418
	L1D_cache_core[47]: Access = 6816, Miss = 2573, Miss_rate = 0.377, Pending_hits = 3341, Reservation_fails = 1341
	L1D_cache_core[48]: Access = 6670, Miss = 2534, Miss_rate = 0.380, Pending_hits = 3304, Reservation_fails = 1606
	L1D_cache_core[49]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1308
	L1D_cache_core[50]: Access = 6560, Miss = 2515, Miss_rate = 0.383, Pending_hits = 3304, Reservation_fails = 1244
	L1D_cache_core[51]: Access = 6728, Miss = 2581, Miss_rate = 0.384, Pending_hits = 3388, Reservation_fails = 1208
	L1D_cache_core[52]: Access = 6632, Miss = 2542, Miss_rate = 0.383, Pending_hits = 3340, Reservation_fails = 1244
	L1D_cache_core[53]: Access = 6560, Miss = 2515, Miss_rate = 0.383, Pending_hits = 3304, Reservation_fails = 1225
	L1D_cache_core[54]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1265
	L1D_cache_core[55]: Access = 6036, Miss = 2319, Miss_rate = 0.384, Pending_hits = 3040, Reservation_fails = 869
	L1D_cache_core[56]: Access = 5680, Miss = 2189, Miss_rate = 0.385, Pending_hits = 2860, Reservation_fails = 789
	L1D_cache_core[57]: Access = 3343, Miss = 1258, Miss_rate = 0.376, Pending_hits = 1681, Reservation_fails = 238
	L1D_cache_core[58]: Access = 3473, Miss = 1553, Miss_rate = 0.447, Pending_hits = 1545, Reservation_fails = 336
	L1D_cache_core[59]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 208
	L1D_cache_core[60]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 221
	L1D_cache_core[61]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 243
	L1D_cache_core[62]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 266
	L1D_cache_core[63]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 207
	L1D_cache_core[64]: Access = 3064, Miss = 1149, Miss_rate = 0.375, Pending_hits = 1540, Reservation_fails = 230
	L1D_cache_core[65]: Access = 3136, Miss = 1176, Miss_rate = 0.375, Pending_hits = 1576, Reservation_fails = 218
	L1D_cache_core[66]: Access = 2868, Miss = 1081, Miss_rate = 0.377, Pending_hits = 1476, Reservation_fails = 202
	L1D_cache_core[67]: Access = 2744, Miss = 1040, Miss_rate = 0.379, Pending_hits = 1448, Reservation_fails = 213
	L1D_cache_core[68]: Access = 280, Miss = 106, Miss_rate = 0.379, Pending_hits = 148, Reservation_fails = 48
	L1D_cache_core[69]: Access = 415, Miss = 410, Miss_rate = 0.988, Pending_hits = 5, Reservation_fails = 128
	L1D_cache_core[70]: Access = 3848, Miss = 1463, Miss_rate = 0.380, Pending_hits = 1849, Reservation_fails = 1794
	L1D_cache_core[71]: Access = 3661, Miss = 1407, Miss_rate = 0.384, Pending_hits = 1792, Reservation_fails = 2372
	L1D_cache_core[72]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1399
	L1D_cache_core[73]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 1200
	L1D_cache_core[74]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 1915
	L1D_cache_core[75]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1002
	L1D_cache_core[76]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 936
	L1D_cache_core[77]: Access = 3664, Miss = 1432, Miss_rate = 0.391, Pending_hits = 1848, Reservation_fails = 1046
	L1D_cache_core[78]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 852
	L1D_cache_core[79]: Access = 3552, Miss = 1388, Miss_rate = 0.391, Pending_hits = 1792, Reservation_fails = 951
	L1D_total_cache_accesses = 423442
	L1D_total_cache_misses = 163618
	L1D_total_cache_miss_rate = 0.3864
	L1D_total_cache_pending_hits = 214197
	L1D_total_cache_reservation_fails = 84993
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 214197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4260
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 214197
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 47082
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 51893
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 494294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 143345

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4260
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 80733
ctas_completed 1028, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
122, 122, 122, 77, 32, 32, 32, 32, 
gpgpu_n_tot_thrd_icount = 8372928
gpgpu_n_tot_w_icount = 261654
gpgpu_n_stall_shd_mem = 179271
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64643
gpgpu_n_mem_write_global = 143345
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 763035
gpgpu_n_store_insn = 254821
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 165921
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13350
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:172286	W0_Idle:4785918	W0_Scoreboard:4018229	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:104	W9:34	W10:166	W11:45	W12:166	W13:45	W14:62	W15:45	W16:1404	W17:1	W18:1	W19:1	W20:2242	W21:1	W22:2258	W23:1	W24:2256	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:221547
single_issue_nums: WS0:66396	WS1:65616	WS2:65200	WS3:64442	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 517144 {8:64643,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5733800 {40:143345,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2585720 {40:64643,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1146760 {8:143345,}
maxmflatency = 1566 
max_icnt2mem_latency = 847 
maxmrqlatency = 57 
max_icnt2sh_latency = 883 
averagemflatency = 610 
avg_icnt2mem_latency = 195 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 242 
mrq_lat_table:2122 	1465 	999 	644 	339 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10487 	71289 	110739 	15473 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	10202 	30737 	37562 	59202 	68934 	1351 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5614 	4865 	6611 	9967 	15682 	29928 	46552 	67549 	21220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	17 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5406      5411      5560      5360      5414      5398         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5544      5397      5443      5447      5410      5365         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5409      5414      5463      5382      5376      5703         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5386      5415      5370      5458      5707      5386         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5535      5389      5409      5378      5395      5390         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5402      5543      5386      5422      5391      5386         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5417      5406      5442      5403      5402      5365         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5394      5465      5369      5358      5374      5699         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5398      5386      5454      5543      5377      5368         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5512      5403      5373      5361      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5398      5387      5373      5362      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5401      5434      5402      5356      5369         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5527      5395      5372      5423      5422      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5407      5442      5414      5361      5377      5366         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5519      5394      5406      5450      5803      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5393      5552      5471      5413      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5402      5410      5365      5406      5398      5690         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5386      5390      5430      5387      5394      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5409      5417      5386      5374      5358      5370         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5386      5394      5470      5446      5698      5394         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5418      5406      5383      5438      5378      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5523      5385      5442      5399      5360      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5457      5398      5423      5418      5611      5369         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5397      5540      5364      5373      5379      5687         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5395      5543      5544      5377      5361      5373         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5407      5402      5366      5438      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5391      5539      5368      5357      5398      5394         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5406      5403      5451      5422      5414      5373         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5531      5462      5365      5386      5361      5399         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5403      5414      5413      5376      5382      5372         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5386      5527      5406      5356      5819      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5660      5386      5478      5399      5362      5390         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      24079     25130     23444     22294     23408     22274    none      none      none      none      none      none      none      none      none      none  
dram[1]:      24913     23365     21663     21981     21743     21418    none      none      none      none      none      none      none      none      none      none  
dram[2]:      18459     25516     22869     22527     21532     23379    none      none      none      none      none      none      none      none      none      none  
dram[3]:      24669     25505     21816     20585     21616     20834    none      none      none      none      none      none      none      none      none      none  
dram[4]:      27736     22991     23296     21706     23177     23239    none      none      none      none      none      none      none      none      none      none  
dram[5]:      25725     26784     22697     21250     21044     21516    none      none      none      none      none      none      none      none      none      none  
dram[6]:      25967     26017     22520     20990     22570     21271    none      none      none      none      none      none      none      none      none      none  
dram[7]:      21836     23514     21907     20628     22785     22349    none      none      none      none      none      none      none      none      none      none  
dram[8]:      22751     20156     20724     19442     20115     19576    none      none      none      none      none      none      none      none      none      none  
dram[9]:      26187     25596     22644     21308     22839     22363    none      none      none      none      none      none      none      none      none      none  
dram[10]:      25312     21397     22241     19932     21335     21013    none      none      none      none      none      none      none      none      none      none  
dram[11]:      23791     24206     21870     20310     21926     21233    none      none      none      none      none      none      none      none      none      none  
dram[12]:      18521     22003     19611     19609     19873     19226    none      none      none      none      none      none      none      none      none      none  
dram[13]:      25618     24560     21982     22368     22375     21766    none      none      none      none      none      none      none      none      none      none  
dram[14]:      28006     25335     21357     21842     21818     21374    none      none      none      none      none      none      none      none      none      none  
dram[15]:      22321     27286     20189     20740     19229     19035    none      none      none      none      none      none      none      none      none      none  
dram[16]:      24214     24960     24330     22769     23590     23333    none      none      none      none      none      none      none      none      none      none  
dram[17]:      24628     24258     21108     22215     21295     20869    none      none      none      none      none      none      none      none      none      none  
dram[18]:      24136     25254     22777     22989     22001     21721    none      none      none      none      none      none      none      none      none      none  
dram[19]:      25812     24796     22887     22491     23338     21936    none      none      none      none      none      none      none      none      none      none  
dram[20]:      26171     26276     23664     23518     20849     23015    none      none      none      none      none      none      none      none      none      none  
dram[21]:      25598     22559     23356     22639     21075     21383    none      none      none      none      none      none      none      none      none      none  
dram[22]:      23293     21806     24500     23316     22838     23135    none      none      none      none      none      none      none      none      none      none  
dram[23]:      24467     26862     22775     23280     21744     23185    none      none      none      none      none      none      none      none      none      none  
dram[24]:      22351     26768     24414     24801     23358     22966    none      none      none      none      none      none      none      none      none      none  
dram[25]:      24831     25537     23435     23633     22720     23668    none      none      none      none      none      none      none      none      none      none  
dram[26]:      21774     26049     24536     24045     22511     24043    none      none      none      none      none      none      none      none      none      none  
dram[27]:      24966     25579     24252     25409     23081     24034    none      none      none      none      none      none      none      none      none      none  
dram[28]:      25793     22144     23773     24579     22487     23707    none      none      none      none      none      none      none      none      none      none  
dram[29]:      24677     24118     25454     25314     24524     25333    none      none      none      none      none      none      none      none      none      none  
dram[30]:      25951     28970     24598     24214     23850     24635    none      none      none      none      none      none      none      none      none      none  
dram[31]:      24456     21600     25077     24247     22266     23160    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        568       527      1306      1351      1394      1347         0         0         0         0         0         0         0         0         0         0
dram[1]:        497       466      1421      1321      1381      1427         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       519      1477      1434      1301      1249         0         0         0         0         0         0         0         0         0         0
dram[3]:        611       596      1218      1296      1353      1243         0         0         0         0         0         0         0         0         0         0
dram[4]:        492       581      1296      1297      1486      1449         0         0         0         0         0         0         0         0         0         0
dram[5]:        496       498      1269      1253      1270      1345         0         0         0         0         0         0         0         0         0         0
dram[6]:        491       497      1207      1198      1214      1247         0         0         0         0         0         0         0         0         0         0
dram[7]:        589       515      1217      1203      1277      1239         0         0         0         0         0         0         0         0         0         0
dram[8]:        591       340      1556      1517      1555      1534         0         0         0         0         0         0         0         0         0         0
dram[9]:        452       713      1466      1301      1278      1290         0         0         0         0         0         0         0         0         0         0
dram[10]:        613       332      1256      1296      1312      1303         0         0         0         0         0         0         0         0         0         0
dram[11]:        478       704      1488      1501      1551      1566         0         0         0         0         0         0         0         0         0         0
dram[12]:        475       349      1298      1334      1312      1330         0         0         0         0         0         0         0         0         0         0
dram[13]:        610       400      1173      1231      1289      1286         0         0         0         0         0         0         0         0         0         0
dram[14]:        580       596      1308      1285      1452      1373         0         0         0         0         0         0         0         0         0         0
dram[15]:        456       511      1377      1338      1342      1312         0         0         0         0         0         0         0         0         0         0
dram[16]:        511       372      1414      1441      1411      1419         0         0         0         0         0         0         0         0         0         0
dram[17]:        500       498      1384      1363      1437      1392         0         0         0         0         0         0         0         0         0         0
dram[18]:        533       382      1382      1387      1421      1393         0         0         0         0         0         0         0         0         0         0
dram[19]:        570       583      1273      1319      1269      1336         0         0         0         0         0         0         0         0         0         0
dram[20]:        506       593      1345      1274      1367      1275         0         0         0         0         0         0         0         0         0         0
dram[21]:        740       459      1357      1426      1266      1360         0         0         0         0         0         0         0         0         0         0
dram[22]:        394       481      1361      1395      1379      1359         0         0         0         0         0         0         0         0         0         0
dram[23]:        586       496      1382      1383      1412      1312         0         0         0         0         0         0         0         0         0         0
dram[24]:        447       510      1407      1409      1422      1426         0         0         0         0         0         0         0         0         0         0
dram[25]:        501       593      1307      1303      1317      1286         0         0         0         0         0         0         0         0         0         0
dram[26]:        385       508      1403      1405      1365      1367         0         0         0         0         0         0         0         0         0         0
dram[27]:        502       604      1393      1453      1398      1438         0         0         0         0         0         0         0         0         0         0
dram[28]:        495       408      1407      1291      1403      1344         0         0         0         0         0         0         0         0         0         0
dram[29]:        602       383      1311      1449      1323      1326         0         0         0         0         0         0         0         0         0         0
dram[30]:        605       626      1375      1453      1427      1482         0         0         0         0         0         0         0         0         0         0
dram[31]:        607       390      1415      1396      1430      1397         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64711 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002712
n_activity=398 dram_eff=0.4422
bk0: 3a 64880i bk1: 3a 64880i bk2: 41a 64864i bk3: 49a 64846i bk4: 40a 64843i bk5: 40a 64832i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.392045
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564315 

BW Util details:
bwutil = 0.002712 
total_CMD = 64892 
util_bw = 176 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 64647 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64711 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002712 
Either_Row_CoL_Bus_Util = 0.002789 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.005525 
queue_avg = 0.006858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00685755
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64714 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002651
n_activity=371 dram_eff=0.4636
bk0: 1a 64880i bk1: 3a 64880i bk2: 40a 64869i bk3: 48a 64850i bk4: 40a 64851i bk5: 40a 64816i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568465
Bank_Level_Parallism_Col = 1.576271
Bank_Level_Parallism_Ready = 1.459302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576271 

BW Util details:
bwutil = 0.002651 
total_CMD = 64892 
util_bw = 172 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 64651 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64714 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002651 
Either_Row_CoL_Bus_Util = 0.002743 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00625655
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64711 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002697
n_activity=353 dram_eff=0.4958
bk0: 3a 64880i bk1: 3a 64880i bk2: 40a 64862i bk3: 49a 64851i bk4: 40a 64852i bk5: 40a 64816i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.700441
Bank_Level_Parallism_Col = 1.704036
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.704036 

BW Util details:
bwutil = 0.002697 
total_CMD = 64892 
util_bw = 175 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 64665 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64711 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002697 
Either_Row_CoL_Bus_Util = 0.002789 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00978549
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64711 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002712
n_activity=416 dram_eff=0.4231
bk0: 2a 64880i bk1: 3a 64880i bk2: 43a 64864i bk3: 48a 64850i bk4: 40a 64837i bk5: 40a 64831i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550201
Bank_Level_Parallism_Col = 1.557377
Bank_Level_Parallism_Ready = 1.448864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557377 

BW Util details:
bwutil = 0.002712 
total_CMD = 64892 
util_bw = 176 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 64643 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64711 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002712 
Either_Row_CoL_Bus_Util = 0.002789 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.005525 
queue_avg = 0.010895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.010895
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64713 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002681
n_activity=340 dram_eff=0.5118
bk0: 1a 64880i bk1: 4a 64878i bk2: 41a 64857i bk3: 48a 64845i bk4: 40a 64844i bk5: 40a 64821i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.691983
Bank_Level_Parallism_Col = 1.688034
Bank_Level_Parallism_Ready = 1.465517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.688034 

BW Util details:
bwutil = 0.002681 
total_CMD = 64892 
util_bw = 174 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 64655 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64713 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002681 
Either_Row_CoL_Bus_Util = 0.002758 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.005587 
queue_avg = 0.005178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00517783
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64712 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002697
n_activity=367 dram_eff=0.4768
bk0: 2a 64880i bk1: 1a 64880i bk2: 42a 64865i bk3: 50a 64842i bk4: 40a 64842i bk5: 40a 64835i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.002697 
total_CMD = 64892 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 64647 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64712 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002697 
Either_Row_CoL_Bus_Util = 0.002774 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.005556 
queue_avg = 0.006426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00642606
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64712 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002681
n_activity=357 dram_eff=0.4874
bk0: 2a 64880i bk1: 2a 64880i bk2: 41a 64862i bk3: 49a 64847i bk4: 40a 64843i bk5: 40a 64821i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617284
Bank_Level_Parallism_Col = 1.610879
Bank_Level_Parallism_Ready = 1.471264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.610879 

BW Util details:
bwutil = 0.002681 
total_CMD = 64892 
util_bw = 174 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 64649 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64712 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002681 
Either_Row_CoL_Bus_Util = 0.002774 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0113727
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64712 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002697
n_activity=382 dram_eff=0.4581
bk0: 5a 64880i bk1: 2a 64880i bk2: 40a 64864i bk3: 48a 64852i bk4: 40a 64845i bk5: 40a 64820i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.656652
Bank_Level_Parallism_Col = 1.659389
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.659389 

BW Util details:
bwutil = 0.002697 
total_CMD = 64892 
util_bw = 175 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 64659 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64712 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002697 
Either_Row_CoL_Bus_Util = 0.002774 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.005556 
queue_avg = 0.016242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0162424
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64711 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002697
n_activity=467 dram_eff=0.3747
bk0: 4a 64880i bk1: 1a 64880i bk2: 41a 64869i bk3: 49a 64848i bk4: 40a 64841i bk5: 40a 64836i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462745
Bank_Level_Parallism_Col = 1.462151
Bank_Level_Parallism_Ready = 1.348571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462151 

BW Util details:
bwutil = 0.002697 
total_CMD = 64892 
util_bw = 175 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 64637 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64711 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002697 
Either_Row_CoL_Bus_Util = 0.002789 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00775134
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64711 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002697
n_activity=437 dram_eff=0.4005
bk0: 1a 64880i bk1: 4a 64879i bk2: 42a 64864i bk3: 48a 64847i bk4: 40a 64851i bk5: 40a 64821i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533864
Bank_Level_Parallism_Col = 1.534413
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530364 

BW Util details:
bwutil = 0.002697 
total_CMD = 64892 
util_bw = 175 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 64641 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64711 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002697 
Either_Row_CoL_Bus_Util = 0.002789 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00351353
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64712 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002681
n_activity=417 dram_eff=0.4173
bk0: 4a 64880i bk1: 1a 64880i bk2: 40a 64865i bk3: 49a 64846i bk4: 40a 64844i bk5: 40a 64832i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592437
Bank_Level_Parallism_Col = 1.587234
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587234 

BW Util details:
bwutil = 0.002681 
total_CMD = 64892 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 64654 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64712 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002681 
Either_Row_CoL_Bus_Util = 0.002774 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0025581
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64714 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002666
n_activity=451 dram_eff=0.3836
bk0: 1a 64880i bk1: 4a 64879i bk2: 40a 64870i bk3: 48a 64852i bk4: 40a 64850i bk5: 40a 64831i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.390805
Bank_Level_Parallism_Col = 1.389105
Bank_Level_Parallism_Ready = 1.346821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389105 

BW Util details:
bwutil = 0.002666 
total_CMD = 64892 
util_bw = 173 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 64631 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64714 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002666 
Either_Row_CoL_Bus_Util = 0.002743 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.005618 
queue_avg = 0.003575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00357517
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64722 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002527
n_activity=380 dram_eff=0.4316
bk0: 1a 64880i bk1: 2a 64879i bk2: 41a 64867i bk3: 40a 64862i bk4: 40a 64859i bk5: 40a 64826i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429167
Bank_Level_Parallism_Col = 1.419492
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419492 

BW Util details:
bwutil = 0.002527 
total_CMD = 64892 
util_bw = 164 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 64652 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64722 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002527 
Either_Row_CoL_Bus_Util = 0.002620 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00645688
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64720 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002574
n_activity=371 dram_eff=0.4501
bk0: 4a 64880i bk1: 2a 64880i bk2: 41a 64865i bk3: 40a 64864i bk4: 40a 64845i bk5: 40a 64836i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551111
Bank_Level_Parallism_Col = 1.545045
Bank_Level_Parallism_Ready = 1.347305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545045 

BW Util details:
bwutil = 0.002574 
total_CMD = 64892 
util_bw = 167 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 64667 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64720 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002574 
Either_Row_CoL_Bus_Util = 0.002651 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.005814 
queue_avg = 0.002789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00278925
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64719 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002604
n_activity=372 dram_eff=0.4543
bk0: 2a 64879i bk1: 4a 64879i bk2: 42a 64859i bk3: 41a 64854i bk4: 40a 64836i bk5: 40a 64822i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.704348
Bank_Level_Parallism_Col = 1.707965
Bank_Level_Parallism_Ready = 1.443787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.707965 

BW Util details:
bwutil = 0.002604 
total_CMD = 64892 
util_bw = 169 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 64662 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64719 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002604 
Either_Row_CoL_Bus_Util = 0.002666 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.011561 
queue_avg = 0.008907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00890711
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64721 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002543
n_activity=415 dram_eff=0.3976
bk0: 2a 64880i bk1: 1a 64880i bk2: 40a 64864i bk3: 42a 64848i bk4: 40a 64842i bk5: 40a 64826i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.539419
Bank_Level_Parallism_Ready = 1.442424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539419 

BW Util details:
bwutil = 0.002543 
total_CMD = 64892 
util_bw = 165 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 64645 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64721 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002543 
Either_Row_CoL_Bus_Util = 0.002635 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00767429
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64712 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002681
n_activity=341 dram_eff=0.5103
bk0: 3a 64880i bk1: 2a 64880i bk2: 41a 64861i bk3: 48a 64861i bk4: 40a 64849i bk5: 40a 64811i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.648069
Bank_Level_Parallism_Col = 1.650655
Bank_Level_Parallism_Ready = 1.431034
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.650655 

BW Util details:
bwutil = 0.002681 
total_CMD = 64892 
util_bw = 174 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 64659 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64712 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002681 
Either_Row_CoL_Bus_Util = 0.002774 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0122974
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64710 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002712
n_activity=316 dram_eff=0.557
bk0: 3a 64880i bk1: 3a 64877i bk2: 40a 64857i bk3: 50a 64847i bk4: 40a 64835i bk5: 40a 64828i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803571
Bank_Level_Parallism_Col = 1.778280
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.778280 

BW Util details:
bwutil = 0.002712 
total_CMD = 64892 
util_bw = 176 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 64668 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64710 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002712 
Either_Row_CoL_Bus_Util = 0.002805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00687296
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64714 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002681
n_activity=317 dram_eff=0.5489
bk0: 3a 64880i bk1: 2a 64880i bk2: 40a 64862i bk3: 49a 64846i bk4: 40a 64838i bk5: 40a 64822i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.768889
Bank_Level_Parallism_Col = 1.757848
Bank_Level_Parallism_Ready = 1.482759
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.757848 

BW Util details:
bwutil = 0.002681 
total_CMD = 64892 
util_bw = 174 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 64667 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64714 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002681 
Either_Row_CoL_Bus_Util = 0.002743 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.011236 
queue_avg = 0.004808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00480799
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64710 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002728
n_activity=390 dram_eff=0.4538
bk0: 3a 64880i bk1: 3a 64880i bk2: 43a 64860i bk3: 48a 64858i bk4: 40a 64844i bk5: 40a 64804i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693277
Bank_Level_Parallism_Col = 1.696581
Bank_Level_Parallism_Ready = 1.508475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.696581 

BW Util details:
bwutil = 0.002728 
total_CMD = 64892 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 64654 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64710 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002728 
Either_Row_CoL_Bus_Util = 0.002805 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.005495 
queue_avg = 0.006965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00696542
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64702 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002835
n_activity=406 dram_eff=0.4532
bk0: 2a 64879i bk1: 5a 64880i bk2: 41a 64865i bk3: 48a 64852i bk4: 48a 64839i bk5: 40a 64821i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562500
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.413043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.002835 
total_CMD = 64892 
util_bw = 184 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 64636 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64702 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002835 
Either_Row_CoL_Bus_Util = 0.002928 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00752019
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64708 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002743
n_activity=491 dram_eff=0.3625
bk0: 2a 64880i bk1: 2a 64880i bk2: 42a 64868i bk3: 50a 64851i bk4: 42a 64849i bk5: 40a 64837i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387833
Bank_Level_Parallism_Col = 1.391473
Bank_Level_Parallism_Ready = 1.280899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391473 

BW Util details:
bwutil = 0.002743 
total_CMD = 64892 
util_bw = 178 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 64629 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64708 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002743 
Either_Row_CoL_Bus_Util = 0.002835 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00554768
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64706 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002774
n_activity=445 dram_eff=0.4045
bk0: 1a 64880i bk1: 2a 64880i bk2: 41a 64869i bk3: 48a 64850i bk4: 48a 64841i bk5: 40a 64818i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595142
Bank_Level_Parallism_Col = 1.603306
Bank_Level_Parallism_Ready = 1.450000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603306 

BW Util details:
bwutil = 0.002774 
total_CMD = 64892 
util_bw = 180 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 64645 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64706 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002774 
Either_Row_CoL_Bus_Util = 0.002866 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00727362
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64706 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002789
n_activity=443 dram_eff=0.4086
bk0: 4a 64879i bk1: 1a 64880i bk2: 40a 64872i bk3: 48a 64853i bk4: 48a 64846i bk5: 40a 64813i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604938
Bank_Level_Parallism_Col = 1.606695
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606695 

BW Util details:
bwutil = 0.002789 
total_CMD = 64892 
util_bw = 181 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 64649 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64706 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002789 
Either_Row_CoL_Bus_Util = 0.002866 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.005376 
queue_avg = 0.013299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.013299
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64706 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002789
n_activity=355 dram_eff=0.5099
bk0: 2a 64880i bk1: 1a 64880i bk2: 41a 64863i bk3: 49a 64860i bk4: 48a 64838i bk5: 40a 64819i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665254
Bank_Level_Parallism_Col = 1.652361
Bank_Level_Parallism_Ready = 1.497238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.652361 

BW Util details:
bwutil = 0.002789 
total_CMD = 64892 
util_bw = 181 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 64656 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64706 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002789 
Either_Row_CoL_Bus_Util = 0.002866 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.005376 
queue_avg = 0.005363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00536276
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64704 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00282
n_activity=385 dram_eff=0.4753
bk0: 2a 64880i bk1: 4a 64880i bk2: 41a 64871i bk3: 48a 64857i bk4: 48a 64830i bk5: 40a 64826i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509652
Bank_Level_Parallism_Col = 1.509804
Bank_Level_Parallism_Ready = 1.382514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509804 

BW Util details:
bwutil = 0.002820 
total_CMD = 64892 
util_bw = 183 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 64633 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64704 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002820 
Either_Row_CoL_Bus_Util = 0.002897 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.005319 
queue_avg = 0.007058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00705788
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64705 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002789
n_activity=393 dram_eff=0.4606
bk0: 2a 64880i bk1: 1a 64880i bk2: 41a 64863i bk3: 49a 64857i bk4: 48a 64842i bk5: 40a 64820i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589431
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.002789 
total_CMD = 64892 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 64646 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64705 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002789 
Either_Row_CoL_Bus_Util = 0.002882 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0045306
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64704 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002805
n_activity=387 dram_eff=0.4703
bk0: 2a 64879i bk1: 4a 64879i bk2: 40a 64858i bk3: 48a 64852i bk4: 48a 64819i bk5: 40a 64835i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654619
Bank_Level_Parallism_Col = 1.653061
Bank_Level_Parallism_Ready = 1.472528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.653061 

BW Util details:
bwutil = 0.002805 
total_CMD = 64892 
util_bw = 182 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 64643 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64704 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002805 
Either_Row_CoL_Bus_Util = 0.002897 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00547063
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64705 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002789
n_activity=445 dram_eff=0.4067
bk0: 1a 64880i bk1: 2a 64879i bk2: 41a 64869i bk3: 49a 64864i bk4: 48a 64839i bk5: 40a 64825i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466926
Bank_Level_Parallism_Col = 1.472222
Bank_Level_Parallism_Ready = 1.436464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472222 

BW Util details:
bwutil = 0.002789 
total_CMD = 64892 
util_bw = 181 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 64635 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64705 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002789 
Either_Row_CoL_Bus_Util = 0.002882 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00408371
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64704 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002805
n_activity=402 dram_eff=0.4527
bk0: 4a 64879i bk1: 1a 64878i bk2: 41a 64862i bk3: 48a 64856i bk4: 48a 64838i bk5: 40a 64837i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580247
Bank_Level_Parallism_Col = 1.560166
Bank_Level_Parallism_Ready = 1.302198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.002805 
total_CMD = 64892 
util_bw = 182 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 64649 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64704 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002805 
Either_Row_CoL_Bus_Util = 0.002897 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00368304
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64699 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002882
n_activity=391 dram_eff=0.4783
bk0: 4a 64879i bk1: 5a 64877i bk2: 42a 64868i bk3: 48a 64852i bk4: 48a 64832i bk5: 40a 64816i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571970
Bank_Level_Parallism_Col = 1.585271
Bank_Level_Parallism_Ready = 1.422460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585271 

BW Util details:
bwutil = 0.002882 
total_CMD = 64892 
util_bw = 187 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 64628 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64699 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002882 
Either_Row_CoL_Bus_Util = 0.002974 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0158725
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64892 n_nop=64705 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002789
n_activity=445 dram_eff=0.4067
bk0: 1a 64880i bk1: 2a 64880i bk2: 40a 64855i bk3: 50a 64860i bk4: 48a 64854i bk5: 40a 64846i bk6: 0a 64892i bk7: 0a 64892i bk8: 0a 64892i bk9: 0a 64892i bk10: 0a 64892i bk11: 0a 64892i bk12: 0a 64892i bk13: 0a 64892i bk14: 0a 64892i bk15: 0a 64892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443548
Bank_Level_Parallism_Col = 1.448560
Bank_Level_Parallism_Ready = 1.276243
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432099 

BW Util details:
bwutil = 0.002789 
total_CMD = 64892 
util_bw = 181 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 64644 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64892 
n_nop = 64705 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002789 
Either_Row_CoL_Bus_Util = 0.002882 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00335943

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3152, Miss = 88, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 323
L2_cache_bank[1]: Access = 3465, Miss = 96, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 246
L2_cache_bank[2]: Access = 2989, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 239
L2_cache_bank[3]: Access = 3281, Miss = 92, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[4]: Access = 3003, Miss = 86, Miss_rate = 0.029, Pending_hits = 9, Reservation_fails = 196
L2_cache_bank[5]: Access = 3400, Miss = 96, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 231
L2_cache_bank[6]: Access = 3251, Miss = 90, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 343
L2_cache_bank[7]: Access = 3314, Miss = 94, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 216
L2_cache_bank[8]: Access = 3159, Miss = 88, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 335
L2_cache_bank[9]: Access = 3193, Miss = 92, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 263
L2_cache_bank[10]: Access = 3074, Miss = 86, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 254
L2_cache_bank[11]: Access = 3421, Miss = 96, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[12]: Access = 2982, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 204
L2_cache_bank[13]: Access = 3348, Miss = 96, Miss_rate = 0.029, Pending_hits = 10, Reservation_fails = 219
L2_cache_bank[14]: Access = 3017, Miss = 86, Miss_rate = 0.029, Pending_hits = 9, Reservation_fails = 357
L2_cache_bank[15]: Access = 3355, Miss = 96, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 180
L2_cache_bank[16]: Access = 3116, Miss = 88, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 350
L2_cache_bank[17]: Access = 3171, Miss = 94, Miss_rate = 0.030, Pending_hits = 25, Reservation_fails = 629
L2_cache_bank[18]: Access = 3145, Miss = 88, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 449
L2_cache_bank[19]: Access = 3223, Miss = 94, Miss_rate = 0.029, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[20]: Access = 3159, Miss = 88, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[21]: Access = 3102, Miss = 92, Miss_rate = 0.030, Pending_hits = 21, Reservation_fails = 572
L2_cache_bank[22]: Access = 3074, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 339
L2_cache_bank[23]: Access = 3093, Miss = 92, Miss_rate = 0.030, Pending_hits = 27, Reservation_fails = 790
L2_cache_bank[24]: Access = 2960, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 233
L2_cache_bank[25]: Access = 2982, Miss = 84, Miss_rate = 0.028, Pending_hits = 3, Reservation_fails = 121
L2_cache_bank[26]: Access = 3166, Miss = 88, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 330
L2_cache_bank[27]: Access = 3081, Miss = 86, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 107
L2_cache_bank[28]: Access = 3166, Miss = 88, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 349
L2_cache_bank[29]: Access = 3244, Miss = 90, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 331
L2_cache_bank[30]: Access = 2982, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 246
L2_cache_bank[31]: Access = 3081, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 352
L2_cache_bank[32]: Access = 3067, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[33]: Access = 3358, Miss = 94, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 211
L2_cache_bank[34]: Access = 3158, Miss = 88, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 203
L2_cache_bank[35]: Access = 3443, Miss = 96, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 246
L2_cache_bank[36]: Access = 3066, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 231
L2_cache_bank[37]: Access = 3351, Miss = 94, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 197
L2_cache_bank[38]: Access = 3251, Miss = 90, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 331
L2_cache_bank[39]: Access = 3450, Miss = 96, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 239
L2_cache_bank[40]: Access = 3159, Miss = 88, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[41]: Access = 3580, Miss = 104, Miss_rate = 0.029, Pending_hits = 7, Reservation_fails = 204
L2_cache_bank[42]: Access = 3074, Miss = 86, Miss_rate = 0.028, Pending_hits = 8, Reservation_fails = 97
L2_cache_bank[43]: Access = 3557, Miss = 100, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 479
L2_cache_bank[44]: Access = 2982, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[45]: Access = 3477, Miss = 100, Miss_rate = 0.029, Pending_hits = 10, Reservation_fails = 239
L2_cache_bank[46]: Access = 3074, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 343
L2_cache_bank[47]: Access = 3410, Miss = 100, Miss_rate = 0.029, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[48]: Access = 3081, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 256
L2_cache_bank[49]: Access = 3654, Miss = 100, Miss_rate = 0.027, Pending_hits = 6, Reservation_fails = 211
L2_cache_bank[50]: Access = 3159, Miss = 88, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 233
L2_cache_bank[51]: Access = 3681, Miss = 102, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 336
L2_cache_bank[52]: Access = 3074, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 259
L2_cache_bank[53]: Access = 3634, Miss = 100, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[54]: Access = 3074, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 226
L2_cache_bank[55]: Access = 3746, Miss = 102, Miss_rate = 0.027, Pending_hits = 9, Reservation_fails = 340
L2_cache_bank[56]: Access = 3074, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 369
L2_cache_bank[57]: Access = 3617, Miss = 100, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 102
L2_cache_bank[58]: Access = 3159, Miss = 88, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 341
L2_cache_bank[59]: Access = 3617, Miss = 100, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 122
L2_cache_bank[60]: Access = 3251, Miss = 90, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[61]: Access = 3912, Miss = 108, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 324
L2_cache_bank[62]: Access = 2968, Miss = 84, Miss_rate = 0.028, Pending_hits = 5, Reservation_fails = 92
L2_cache_bank[63]: Access = 3681, Miss = 102, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 207988
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0281
L2_total_cache_pending_hits = 610
L2_total_cache_reservation_fails = 17911
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58392
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 610
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65253
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 143345
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17911
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=207988
icnt_total_pkts_simt_to_mem=207988
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 207988
Req_Network_cycles = 86421
Req_Network_injected_packets_per_cycle =       2.4067 
Req_Network_conflicts_per_cycle =       0.4224
Req_Network_conflicts_per_cycle_util =       3.1532
Req_Bank_Level_Parallism =      17.9672
Req_Network_in_buffer_full_per_cycle =       0.0900
Req_Network_in_buffer_avg_util =       4.7542
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0492

Reply_Network_injected_packets_num = 207988
Reply_Network_cycles = 86421
Reply_Network_injected_packets_per_cycle =        2.4067
Reply_Network_conflicts_per_cycle =        7.2533
Reply_Network_conflicts_per_cycle_util =      39.3445
Reply_Bank_Level_Parallism =      13.0547
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       9.0496
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0301
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 53 sec (1673 sec)
gpgpu_simulation_rate = 4460 (inst/sec)
gpgpu_simulation_rate = 51 (cycle/sec)
gpgpu_silicon_slowdown = 22196078x
Processing kernel ./traces/kernel-14.traceg
-kernel name = _Z4Fan2PfS_S_iii
-kernel id = 14
-grid dim = (13,13,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-14.traceg
GPGPU-Sim uArch: Shader 472 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x5c633630, kernel=0x80024890
thread block = 0,0,0
GPGPU-Sim uArch: Shader 473 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5c933cd0, kernel=0x80024890
thread block = 1,0,0
GPGPU-Sim uArch: Shader 474 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5cc342b0, kernel=0x80024890
thread block = 2,0,0
GPGPU-Sim uArch: Shader 475 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5cf34890, kernel=0x80024890
thread block = 3,0,0
GPGPU-Sim uArch: Shader 476 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5d234e70, kernel=0x80024890
thread block = 4,0,0
GPGPU-Sim uArch: Shader 477 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5d535450, kernel=0x80024890
thread block = 5,0,0
GPGPU-Sim uArch: Shader 478 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5d835a30, kernel=0x80024890
thread block = 6,0,0
GPGPU-Sim uArch: Shader 479 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5db36010, kernel=0x80024890
thread block = 7,0,0
GPGPU-Sim uArch: Shader 480 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5de365f0, kernel=0x80024890
thread block = 8,0,0
GPGPU-Sim uArch: Shader 481 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5e136c90, kernel=0x80024890
thread block = 9,0,0
GPGPU-Sim uArch: Shader 482 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5e437270, kernel=0x80024890
thread block = 10,0,0
GPGPU-Sim uArch: Shader 483 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5e737850, kernel=0x80024890
thread block = 11,0,0
GPGPU-Sim uArch: Shader 484 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5ea37e30, kernel=0x80024890
thread block = 12,0,0
GPGPU-Sim uArch: Shader 485 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5ed38410, kernel=0x80024890
thread block = 0,1,0
GPGPU-Sim uArch: Shader 486 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5f0389f0, kernel=0x80024890
thread block = 1,1,0
GPGPU-Sim uArch: Shader 487 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5f338fd0, kernel=0x80024890
thread block = 2,1,0
GPGPU-Sim uArch: Shader 488 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5f6395b0, kernel=0x80024890
thread block = 3,1,0
GPGPU-Sim uArch: Shader 489 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5f939c50, kernel=0x80024890
thread block = 4,1,0
GPGPU-Sim uArch: Shader 490 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5fc3a230, kernel=0x80024890
thread block = 5,1,0
GPGPU-Sim uArch: Shader 491 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5ff3a810, kernel=0x80024890
thread block = 6,1,0
GPGPU-Sim uArch: Shader 492 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6023adf0, kernel=0x80024890
thread block = 7,1,0
GPGPU-Sim uArch: Shader 493 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6053b3d0, kernel=0x80024890
thread block = 8,1,0
GPGPU-Sim uArch: Shader 494 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6083b9b0, kernel=0x80024890
thread block = 9,1,0
GPGPU-Sim uArch: Shader 495 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x60b3bf90, kernel=0x80024890
thread block = 10,1,0
GPGPU-Sim uArch: Shader 496 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x60e3c570, kernel=0x80024890
thread block = 11,1,0
GPGPU-Sim uArch: Shader 497 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6113cc10, kernel=0x80024890
thread block = 12,1,0
GPGPU-Sim uArch: Shader 498 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6143d1f0, kernel=0x80024890
thread block = 0,2,0
GPGPU-Sim uArch: Shader 499 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6173d7d0, kernel=0x80024890
thread block = 1,2,0
GPGPU-Sim uArch: Shader 500 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x61a3ddb0, kernel=0x80024890
thread block = 2,2,0
GPGPU-Sim uArch: Shader 501 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x61d3e390, kernel=0x80024890
thread block = 3,2,0
GPGPU-Sim uArch: Shader 502 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6203e970, kernel=0x80024890
thread block = 4,2,0
GPGPU-Sim uArch: Shader 503 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6233ef50, kernel=0x80024890
thread block = 5,2,0
GPGPU-Sim uArch: Shader 504 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6263f530, kernel=0x80024890
thread block = 6,2,0
GPGPU-Sim uArch: Shader 505 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6293fbd0, kernel=0x80024890
thread block = 7,2,0
GPGPU-Sim uArch: Shader 506 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x62c401b0, kernel=0x80024890
thread block = 8,2,0
GPGPU-Sim uArch: Shader 507 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x62f40790, kernel=0x80024890
thread block = 9,2,0
GPGPU-Sim uArch: Shader 508 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63240d70, kernel=0x80024890
thread block = 10,2,0
GPGPU-Sim uArch: Shader 509 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63541350, kernel=0x80024890
thread block = 11,2,0
GPGPU-Sim uArch: Shader 510 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63841930, kernel=0x80024890
thread block = 12,2,0
GPGPU-Sim uArch: Shader 511 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63b41f10, kernel=0x80024890
thread block = 0,3,0
GPGPU-Sim uArch: Shader 512 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63e424f0, kernel=0x80024890
thread block = 1,3,0
GPGPU-Sim uArch: Shader 513 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64142b90, kernel=0x80024890
thread block = 2,3,0
GPGPU-Sim uArch: Shader 514 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64443170, kernel=0x80024890
thread block = 3,3,0
GPGPU-Sim uArch: Shader 515 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64743750, kernel=0x80024890
thread block = 4,3,0
GPGPU-Sim uArch: Shader 516 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64a43d30, kernel=0x80024890
thread block = 5,3,0
GPGPU-Sim uArch: Shader 517 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64d44310, kernel=0x80024890
thread block = 6,3,0
GPGPU-Sim uArch: Shader 518 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x650448f0, kernel=0x80024890
thread block = 7,3,0
GPGPU-Sim uArch: Shader 519 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x65344ed0, kernel=0x80024890
thread block = 8,3,0
GPGPU-Sim uArch: Shader 520 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x656454b0, kernel=0x80024890
thread block = 9,3,0
GPGPU-Sim uArch: Shader 521 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x65945b50, kernel=0x80024890
thread block = 10,3,0
GPGPU-Sim uArch: Shader 522 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x65c46130, kernel=0x80024890
thread block = 11,3,0
GPGPU-Sim uArch: Shader 523 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x65f46710, kernel=0x80024890
thread block = 12,3,0
GPGPU-Sim uArch: Shader 524 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x66246cf0, kernel=0x80024890
thread block = 0,4,0
GPGPU-Sim uArch: Shader 525 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x665472d0, kernel=0x80024890
thread block = 1,4,0
GPGPU-Sim uArch: Shader 526 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x668478b0, kernel=0x80024890
thread block = 2,4,0
GPGPU-Sim uArch: Shader 527 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x66b47e90, kernel=0x80024890
thread block = 3,4,0
GPGPU-Sim uArch: Shader 528 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x66e48470, kernel=0x80024890
thread block = 4,4,0
GPGPU-Sim uArch: Shader 529 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x67148b10, kernel=0x80024890
thread block = 5,4,0
GPGPU-Sim uArch: Shader 530 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x674490f0, kernel=0x80024890
thread block = 6,4,0
GPGPU-Sim uArch: Shader 531 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x677496d0, kernel=0x80024890
thread block = 7,4,0
GPGPU-Sim uArch: Shader 532 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x67a49cb0, kernel=0x80024890
thread block = 8,4,0
GPGPU-Sim uArch: Shader 533 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x67d4a290, kernel=0x80024890
thread block = 9,4,0
GPGPU-Sim uArch: Shader 534 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6804a870, kernel=0x80024890
thread block = 10,4,0
GPGPU-Sim uArch: Shader 535 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6834ae50, kernel=0x80024890
thread block = 11,4,0
GPGPU-Sim uArch: Shader 536 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6864b430, kernel=0x80024890
thread block = 12,4,0
GPGPU-Sim uArch: Shader 537 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6894bad0, kernel=0x80024890
thread block = 0,5,0
GPGPU-Sim uArch: Shader 538 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x68c4c0b0, kernel=0x80024890
thread block = 1,5,0
GPGPU-Sim uArch: Shader 539 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x68f4c690, kernel=0x80024890
thread block = 2,5,0
GPGPU-Sim uArch: Shader 540 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6924cc70, kernel=0x80024890
thread block = 3,5,0
GPGPU-Sim uArch: Shader 541 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6954d250, kernel=0x80024890
thread block = 4,5,0
GPGPU-Sim uArch: Shader 542 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6984d830, kernel=0x80024890
thread block = 5,5,0
GPGPU-Sim uArch: Shader 543 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x69b4de10, kernel=0x80024890
thread block = 6,5,0
GPGPU-Sim uArch: Shader 545 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6a14ea90, kernel=0x80024890
thread block = 7,5,0
GPGPU-Sim uArch: Shader 546 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6a44f070, kernel=0x80024890
thread block = 8,5,0
GPGPU-Sim uArch: Shader 547 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6a74f650, kernel=0x80024890
thread block = 9,5,0
GPGPU-Sim uArch: Shader 548 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6aa4fc30, kernel=0x80024890
thread block = 10,5,0
GPGPU-Sim uArch: Shader 549 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6ad50210, kernel=0x80024890
thread block = 11,5,0
GPGPU-Sim uArch: Shader 550 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6b0507f0, kernel=0x80024890
thread block = 12,5,0
GPGPU-Sim uArch: Shader 551 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6b350dd0, kernel=0x80024890
thread block = 0,6,0
GPGPU-Sim uArch: Shader 544 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x69e4e3f0, kernel=0x80024890
thread block = 1,6,0
GPGPU-Sim uArch: Shader 554 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6bc52030, kernel=0x80024890
thread block = 2,6,0
GPGPU-Sim uArch: Shader 555 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6bf52610, kernel=0x80024890
thread block = 3,6,0
GPGPU-Sim uArch: Shader 556 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6c252bf0, kernel=0x80024890
thread block = 4,6,0
GPGPU-Sim uArch: Shader 557 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6c5531d0, kernel=0x80024890
thread block = 5,6,0
GPGPU-Sim uArch: Shader 558 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6c8537b0, kernel=0x80024890
thread block = 6,6,0
GPGPU-Sim uArch: Shader 559 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6cb53d90, kernel=0x80024890
thread block = 7,6,0
GPGPU-Sim uArch: Shader 552 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6b6513b0, kernel=0x80024890
thread block = 8,6,0
GPGPU-Sim uArch: Shader 553 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6b951a50, kernel=0x80024890
thread block = 9,6,0
GPGPU-Sim uArch: Shader 560 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6ce54370, kernel=0x80024890
thread block = 10,6,0
GPGPU-Sim uArch: Shader 561 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6d154a10, kernel=0x80024890
thread block = 11,6,0
GPGPU-Sim uArch: Shader 562 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6d454ff0, kernel=0x80024890
thread block = 12,6,0
GPGPU-Sim uArch: Shader 563 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6d7555d0, kernel=0x80024890
thread block = 0,7,0
GPGPU-Sim uArch: Shader 564 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6da55bb0, kernel=0x80024890
thread block = 1,7,0
GPGPU-Sim uArch: Shader 565 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6dd56190, kernel=0x80024890
thread block = 2,7,0
GPGPU-Sim uArch: Shader 566 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6e056770, kernel=0x80024890
thread block = 3,7,0
GPGPU-Sim uArch: Shader 567 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6e356d50, kernel=0x80024890
thread block = 4,7,0
GPGPU-Sim uArch: Shader 568 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6e657330, kernel=0x80024890
thread block = 5,7,0
GPGPU-Sim uArch: Shader 569 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6e9579d0, kernel=0x80024890
thread block = 6,7,0
GPGPU-Sim uArch: Shader 570 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6ec57fb0, kernel=0x80024890
thread block = 7,7,0
GPGPU-Sim uArch: Shader 571 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6ef58590, kernel=0x80024890
thread block = 8,7,0
GPGPU-Sim uArch: Shader 572 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6f258b70, kernel=0x80024890
thread block = 9,7,0
GPGPU-Sim uArch: Shader 573 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6f559150, kernel=0x80024890
thread block = 10,7,0
GPGPU-Sim uArch: Shader 574 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6f859730, kernel=0x80024890
thread block = 11,7,0
GPGPU-Sim uArch: Shader 575 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6fb59d10, kernel=0x80024890
thread block = 12,7,0
GPGPU-Sim uArch: Shader 576 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6fe5a2f0, kernel=0x80024890
thread block = 0,8,0
GPGPU-Sim uArch: Shader 577 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7015a990, kernel=0x80024890
thread block = 1,8,0
GPGPU-Sim uArch: Shader 578 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7045af70, kernel=0x80024890
thread block = 2,8,0
GPGPU-Sim uArch: Shader 579 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7075b550, kernel=0x80024890
thread block = 3,8,0
GPGPU-Sim uArch: Shader 580 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x70a5bb30, kernel=0x80024890
thread block = 4,8,0
GPGPU-Sim uArch: Shader 581 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x70d5c110, kernel=0x80024890
thread block = 5,8,0
GPGPU-Sim uArch: Shader 582 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7105c6f0, kernel=0x80024890
thread block = 6,8,0
GPGPU-Sim uArch: Shader 583 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7135ccd0, kernel=0x80024890
thread block = 7,8,0
GPGPU-Sim uArch: Shader 584 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7165d2b0, kernel=0x80024890
thread block = 8,8,0
GPGPU-Sim uArch: Shader 585 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7195d950, kernel=0x80024890
thread block = 9,8,0
GPGPU-Sim uArch: Shader 586 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x71c5df30, kernel=0x80024890
thread block = 10,8,0
GPGPU-Sim uArch: Shader 587 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x71f5e510, kernel=0x80024890
thread block = 11,8,0
GPGPU-Sim uArch: Shader 588 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7225eaf0, kernel=0x80024890
thread block = 12,8,0
GPGPU-Sim uArch: Shader 589 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7255f0d0, kernel=0x80024890
thread block = 0,9,0
GPGPU-Sim uArch: Shader 590 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7285f6b0, kernel=0x80024890
thread block = 1,9,0
GPGPU-Sim uArch: Shader 591 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x72b5fc90, kernel=0x80024890
thread block = 2,9,0
GPGPU-Sim uArch: Shader 592 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x72e60270, kernel=0x80024890
thread block = 3,9,0
GPGPU-Sim uArch: Shader 593 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x73160910, kernel=0x80024890
thread block = 4,9,0
GPGPU-Sim uArch: Shader 594 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x73460ef0, kernel=0x80024890
thread block = 5,9,0
GPGPU-Sim uArch: Shader 595 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x737614d0, kernel=0x80024890
thread block = 6,9,0
GPGPU-Sim uArch: Shader 596 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x73a61ab0, kernel=0x80024890
thread block = 7,9,0
GPGPU-Sim uArch: Shader 597 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x73d62090, kernel=0x80024890
thread block = 8,9,0
GPGPU-Sim uArch: Shader 598 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74062670, kernel=0x80024890
thread block = 9,9,0
GPGPU-Sim uArch: Shader 599 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74362c50, kernel=0x80024890
thread block = 10,9,0
GPGPU-Sim uArch: Shader 600 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74663230, kernel=0x80024890
thread block = 11,9,0
GPGPU-Sim uArch: Shader 601 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x749638d0, kernel=0x80024890
thread block = 12,9,0
GPGPU-Sim uArch: Shader 602 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74c63eb0, kernel=0x80024890
thread block = 0,10,0
GPGPU-Sim uArch: Shader 603 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74f64490, kernel=0x80024890
thread block = 1,10,0
GPGPU-Sim uArch: Shader 604 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75264a70, kernel=0x80024890
thread block = 2,10,0
GPGPU-Sim uArch: Shader 605 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75565050, kernel=0x80024890
thread block = 3,10,0
GPGPU-Sim uArch: Shader 606 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75865630, kernel=0x80024890
thread block = 4,10,0
GPGPU-Sim uArch: Shader 607 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75b65c10, kernel=0x80024890
thread block = 5,10,0
GPGPU-Sim uArch: Shader 608 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75e661f0, kernel=0x80024890
thread block = 6,10,0
GPGPU-Sim uArch: Shader 609 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x76166890, kernel=0x80024890
thread block = 7,10,0
GPGPU-Sim uArch: Shader 610 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x76466e70, kernel=0x80024890
thread block = 8,10,0
GPGPU-Sim uArch: Shader 611 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x76767450, kernel=0x80024890
thread block = 9,10,0
GPGPU-Sim uArch: Shader 612 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x76a67a30, kernel=0x80024890
thread block = 10,10,0
GPGPU-Sim uArch: Shader 613 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x76d68010, kernel=0x80024890
thread block = 11,10,0
GPGPU-Sim uArch: Shader 614 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x770685f0, kernel=0x80024890
thread block = 12,10,0
GPGPU-Sim uArch: Shader 615 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x77368bd0, kernel=0x80024890
thread block = 0,11,0
GPGPU-Sim uArch: Shader 616 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x776691b0, kernel=0x80024890
thread block = 1,11,0
GPGPU-Sim uArch: Shader 617 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x77969850, kernel=0x80024890
thread block = 2,11,0
GPGPU-Sim uArch: Shader 618 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x77c69e30, kernel=0x80024890
thread block = 3,11,0
GPGPU-Sim uArch: Shader 619 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x77f6a410, kernel=0x80024890
thread block = 4,11,0
GPGPU-Sim uArch: Shader 620 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7826a9f0, kernel=0x80024890
thread block = 5,11,0
GPGPU-Sim uArch: Shader 621 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7856afd0, kernel=0x80024890
thread block = 6,11,0
GPGPU-Sim uArch: Shader 622 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7886b5b0, kernel=0x80024890
thread block = 7,11,0
GPGPU-Sim uArch: Shader 623 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x78b6bb90, kernel=0x80024890
thread block = 8,11,0
GPGPU-Sim uArch: Shader 624 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x78e6c170, kernel=0x80024890
thread block = 9,11,0
GPGPU-Sim uArch: Shader 625 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7916c810, kernel=0x80024890
thread block = 10,11,0
GPGPU-Sim uArch: Shader 626 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7946cdf0, kernel=0x80024890
thread block = 11,11,0
GPGPU-Sim uArch: Shader 627 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7976d3d0, kernel=0x80024890
thread block = 12,11,0
GPGPU-Sim uArch: Shader 628 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x79a6d9b0, kernel=0x80024890
thread block = 0,12,0
GPGPU-Sim uArch: Shader 629 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x79d6df90, kernel=0x80024890
thread block = 1,12,0
GPGPU-Sim uArch: Shader 630 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7a06e570, kernel=0x80024890
thread block = 2,12,0
GPGPU-Sim uArch: Shader 631 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7a36eb50, kernel=0x80024890
thread block = 3,12,0
GPGPU-Sim uArch: Shader 632 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7a66f130, kernel=0x80024890
thread block = 4,12,0
GPGPU-Sim uArch: Shader 633 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7a96f7d0, kernel=0x80024890
thread block = 5,12,0
GPGPU-Sim uArch: Shader 634 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7ac6fdb0, kernel=0x80024890
thread block = 6,12,0
GPGPU-Sim uArch: Shader 635 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7af70390, kernel=0x80024890
thread block = 7,12,0
GPGPU-Sim uArch: Shader 636 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7b270970, kernel=0x80024890
thread block = 8,12,0
GPGPU-Sim uArch: Shader 637 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7b570f50, kernel=0x80024890
thread block = 9,12,0
GPGPU-Sim uArch: Shader 638 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7b871530, kernel=0x80024890
thread block = 10,12,0
GPGPU-Sim uArch: Shader 639 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7bb71b10, kernel=0x80024890
thread block = 11,12,0
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4384170, kernel=0x80024890
thread block = 12,12,0
Destroy streams for kernel 14: size 0
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 7495
gpu_sim_insn = 1207799
gpu_ipc =     161.1473
gpu_tot_sim_cycle = 93916
gpu_tot_sim_insn = 8670960
gpu_tot_ipc =      92.3268
gpu_tot_issued_cta = 1197
gpu_occupancy = 10.4994% 
gpu_tot_occupancy = 10.1944% 
max_total_param_size = 0
gpu_stall_dramfull = 7182
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.1540
partiton_level_parallism_total  =       2.5461
partiton_level_parallism_util =      18.1434
partiton_level_parallism_util_total  =      17.8783
L2_BW  =     150.4734 GB/Sec
L2_BW_total  =      92.2309 GB/Sec
gpu_total_sim_rate=4915

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4225, Miss = 1904, Miss_rate = 0.451, Pending_hits = 1919, Reservation_fails = 1156
	L1D_cache_core[1]: Access = 6872, Miss = 2587, Miss_rate = 0.376, Pending_hits = 3505, Reservation_fails = 1317
	L1D_cache_core[2]: Access = 6776, Miss = 2566, Miss_rate = 0.379, Pending_hits = 3491, Reservation_fails = 1262
	L1D_cache_core[3]: Access = 6800, Miss = 2600, Miss_rate = 0.382, Pending_hits = 3560, Reservation_fails = 1721
	L1D_cache_core[4]: Access = 6664, Miss = 2547, Miss_rate = 0.382, Pending_hits = 3491, Reservation_fails = 1292
	L1D_cache_core[5]: Access = 6776, Miss = 2591, Miss_rate = 0.382, Pending_hits = 3547, Reservation_fails = 1234
	L1D_cache_core[6]: Access = 6688, Miss = 2556, Miss_rate = 0.382, Pending_hits = 3504, Reservation_fails = 1178
	L1D_cache_core[7]: Access = 6664, Miss = 2547, Miss_rate = 0.382, Pending_hits = 3491, Reservation_fails = 1302
	L1D_cache_core[8]: Access = 6800, Miss = 2600, Miss_rate = 0.382, Pending_hits = 3560, Reservation_fails = 1550
	L1D_cache_core[9]: Access = 6336, Miss = 2415, Miss_rate = 0.381, Pending_hits = 3359, Reservation_fails = 1001
	L1D_cache_core[10]: Access = 6120, Miss = 2327, Miss_rate = 0.380, Pending_hits = 3283, Reservation_fails = 845
	L1D_cache_core[11]: Access = 3420, Miss = 1278, Miss_rate = 0.374, Pending_hits = 1862, Reservation_fails = 341
	L1D_cache_core[12]: Access = 3525, Miss = 1567, Miss_rate = 0.445, Pending_hits = 1704, Reservation_fails = 388
	L1D_cache_core[13]: Access = 6432, Miss = 2366, Miss_rate = 0.368, Pending_hits = 3276, Reservation_fails = 481
	L1D_cache_core[14]: Access = 6260, Miss = 2318, Miss_rate = 0.370, Pending_hits = 3228, Reservation_fails = 468
	L1D_cache_core[15]: Access = 6248, Miss = 2335, Miss_rate = 0.374, Pending_hits = 3275, Reservation_fails = 430
	L1D_cache_core[16]: Access = 6152, Miss = 2299, Miss_rate = 0.374, Pending_hits = 3228, Reservation_fails = 417
	L1D_cache_core[17]: Access = 6128, Miss = 2290, Miss_rate = 0.374, Pending_hits = 3215, Reservation_fails = 426
	L1D_cache_core[18]: Access = 6248, Miss = 2335, Miss_rate = 0.374, Pending_hits = 3245, Reservation_fails = 419
	L1D_cache_core[19]: Access = 6152, Miss = 2299, Miss_rate = 0.374, Pending_hits = 3228, Reservation_fails = 417
	L1D_cache_core[20]: Access = 6248, Miss = 2335, Miss_rate = 0.374, Pending_hits = 3275, Reservation_fails = 905
	L1D_cache_core[21]: Access = 6152, Miss = 2299, Miss_rate = 0.374, Pending_hits = 3228, Reservation_fails = 468
	L1D_cache_core[22]: Access = 3384, Miss = 1268, Miss_rate = 0.375, Pending_hits = 1717, Reservation_fails = 177
	L1D_cache_core[23]: Access = 3555, Miss = 1590, Miss_rate = 0.447, Pending_hits = 1581, Reservation_fails = 298
	L1D_cache_core[24]: Access = 6864, Miss = 2594, Miss_rate = 0.378, Pending_hits = 3365, Reservation_fails = 875
	L1D_cache_core[25]: Access = 6735, Miss = 2560, Miss_rate = 0.380, Pending_hits = 3336, Reservation_fails = 895
	L1D_cache_core[26]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 881
	L1D_cache_core[27]: Access = 6624, Miss = 2541, Miss_rate = 0.384, Pending_hits = 3336, Reservation_fails = 854
	L1D_cache_core[28]: Access = 6744, Miss = 2586, Miss_rate = 0.383, Pending_hits = 3396, Reservation_fails = 1242
	L1D_cache_core[29]: Access = 6680, Miss = 2563, Miss_rate = 0.384, Pending_hits = 3364, Reservation_fails = 1079
	L1D_cache_core[30]: Access = 6624, Miss = 2541, Miss_rate = 0.384, Pending_hits = 3336, Reservation_fails = 887
	L1D_cache_core[31]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1184
	L1D_cache_core[32]: Access = 6232, Miss = 2409, Miss_rate = 0.387, Pending_hits = 3140, Reservation_fails = 895
	L1D_cache_core[33]: Access = 5960, Miss = 2322, Miss_rate = 0.390, Pending_hits = 3004, Reservation_fails = 1017
	L1D_cache_core[34]: Access = 3868, Miss = 1511, Miss_rate = 0.391, Pending_hits = 1951, Reservation_fails = 892
	L1D_cache_core[35]: Access = 4019, Miss = 1816, Miss_rate = 0.452, Pending_hits = 1825, Reservation_fails = 909
	L1D_cache_core[36]: Access = 7456, Miss = 2873, Miss_rate = 0.385, Pending_hits = 3669, Reservation_fails = 2165
	L1D_cache_core[37]: Access = 7267, Miss = 2817, Miss_rate = 0.388, Pending_hits = 3612, Reservation_fails = 2382
	L1D_cache_core[38]: Access = 7272, Miss = 2842, Miss_rate = 0.391, Pending_hits = 3668, Reservation_fails = 4082
	L1D_cache_core[39]: Access = 7160, Miss = 2798, Miss_rate = 0.391, Pending_hits = 3612, Reservation_fails = 2344
	L1D_cache_core[40]: Access = 7104, Miss = 2776, Miss_rate = 0.391, Pending_hits = 3584, Reservation_fails = 1858
	L1D_cache_core[41]: Access = 7272, Miss = 2842, Miss_rate = 0.391, Pending_hits = 3668, Reservation_fails = 3314
	L1D_cache_core[42]: Access = 7160, Miss = 2798, Miss_rate = 0.391, Pending_hits = 3612, Reservation_fails = 1984
	L1D_cache_core[43]: Access = 7140, Miss = 2774, Miss_rate = 0.389, Pending_hits = 3668, Reservation_fails = 1984
	L1D_cache_core[44]: Access = 6896, Miss = 2662, Miss_rate = 0.386, Pending_hits = 3612, Reservation_fails = 1777
	L1D_cache_core[45]: Access = 3869, Miss = 1508, Miss_rate = 0.390, Pending_hits = 1967, Reservation_fails = 1263
	L1D_cache_core[46]: Access = 4081, Miss = 1844, Miss_rate = 0.452, Pending_hits = 1853, Reservation_fails = 2418
	L1D_cache_core[47]: Access = 6816, Miss = 2573, Miss_rate = 0.377, Pending_hits = 3341, Reservation_fails = 1341
	L1D_cache_core[48]: Access = 6670, Miss = 2534, Miss_rate = 0.380, Pending_hits = 3304, Reservation_fails = 1606
	L1D_cache_core[49]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1308
	L1D_cache_core[50]: Access = 6560, Miss = 2515, Miss_rate = 0.383, Pending_hits = 3304, Reservation_fails = 1244
	L1D_cache_core[51]: Access = 6728, Miss = 2581, Miss_rate = 0.384, Pending_hits = 3388, Reservation_fails = 1208
	L1D_cache_core[52]: Access = 6632, Miss = 2542, Miss_rate = 0.383, Pending_hits = 3340, Reservation_fails = 1244
	L1D_cache_core[53]: Access = 6560, Miss = 2515, Miss_rate = 0.383, Pending_hits = 3304, Reservation_fails = 1225
	L1D_cache_core[54]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1265
	L1D_cache_core[55]: Access = 6036, Miss = 2319, Miss_rate = 0.384, Pending_hits = 3040, Reservation_fails = 869
	L1D_cache_core[56]: Access = 5680, Miss = 2189, Miss_rate = 0.385, Pending_hits = 2860, Reservation_fails = 789
	L1D_cache_core[57]: Access = 3343, Miss = 1258, Miss_rate = 0.376, Pending_hits = 1681, Reservation_fails = 238
	L1D_cache_core[58]: Access = 3473, Miss = 1553, Miss_rate = 0.447, Pending_hits = 1545, Reservation_fails = 336
	L1D_cache_core[59]: Access = 6384, Miss = 2356, Miss_rate = 0.369, Pending_hits = 3117, Reservation_fails = 491
	L1D_cache_core[60]: Access = 6210, Miss = 2308, Miss_rate = 0.372, Pending_hits = 3068, Reservation_fails = 440
	L1D_cache_core[61]: Access = 6200, Miss = 2325, Miss_rate = 0.375, Pending_hits = 3116, Reservation_fails = 457
	L1D_cache_core[62]: Access = 6104, Miss = 2289, Miss_rate = 0.375, Pending_hits = 3068, Reservation_fails = 458
	L1D_cache_core[63]: Access = 6032, Miss = 2262, Miss_rate = 0.375, Pending_hits = 3032, Reservation_fails = 396
	L1D_cache_core[64]: Access = 6200, Miss = 2325, Miss_rate = 0.375, Pending_hits = 3116, Reservation_fails = 446
	L1D_cache_core[65]: Access = 6104, Miss = 2289, Miss_rate = 0.375, Pending_hits = 3068, Reservation_fails = 414
	L1D_cache_core[66]: Access = 6004, Miss = 2257, Miss_rate = 0.376, Pending_hits = 3052, Reservation_fails = 417
	L1D_cache_core[67]: Access = 5712, Miss = 2153, Miss_rate = 0.377, Pending_hits = 2940, Reservation_fails = 424
	L1D_cache_core[68]: Access = 3248, Miss = 1219, Miss_rate = 0.375, Pending_hits = 1640, Reservation_fails = 242
	L1D_cache_core[69]: Access = 3551, Miss = 1586, Miss_rate = 0.447, Pending_hits = 1581, Reservation_fails = 353
	L1D_cache_core[70]: Access = 6816, Miss = 2576, Miss_rate = 0.378, Pending_hits = 3336, Reservation_fails = 1985
	L1D_cache_core[71]: Access = 6629, Miss = 2520, Miss_rate = 0.380, Pending_hits = 3284, Reservation_fails = 2614
	L1D_cache_core[72]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1683
	L1D_cache_core[73]: Access = 6520, Miss = 2501, Miss_rate = 0.384, Pending_hits = 3284, Reservation_fails = 1391
	L1D_cache_core[74]: Access = 6688, Miss = 2564, Miss_rate = 0.383, Pending_hits = 3368, Reservation_fails = 2134
	L1D_cache_core[75]: Access = 6632, Miss = 2545, Miss_rate = 0.384, Pending_hits = 3340, Reservation_fails = 1194
	L1D_cache_core[76]: Access = 6520, Miss = 2501, Miss_rate = 0.384, Pending_hits = 3280, Reservation_fails = 1193
	L1D_cache_core[77]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1263
	L1D_cache_core[78]: Access = 5932, Miss = 2305, Miss_rate = 0.389, Pending_hits = 2956, Reservation_fails = 1006
	L1D_cache_core[79]: Access = 5512, Miss = 2172, Miss_rate = 0.394, Pending_hits = 2712, Reservation_fails = 1098
	L1D_total_cache_accesses = 485948
	L1D_total_cache_misses = 187076
	L1D_total_cache_miss_rate = 0.3850
	L1D_total_cache_pending_hits = 245359
	L1D_total_cache_reservation_fails = 89446
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 245359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 47757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4447
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 27681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 245359
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 84999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 58021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 567623
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 163684

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4447
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 84999
ctas_completed 1197, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
122, 122, 122, 77, 32, 32, 32, 32, 
gpgpu_n_tot_thrd_icount = 9741568
gpgpu_n_tot_w_icount = 304424
gpgpu_n_stall_shd_mem = 206132
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 75438
gpgpu_n_mem_write_global = 163684
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 885444
gpgpu_n_store_insn = 295624
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 192782
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13350
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:199931	W0_Idle:5430775	W0_Scoreboard:4752430	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:104	W9:45	W10:166	W11:45	W12:166	W13:45	W14:166	W15:45	W16:1536	W17:1	W18:2243	W19:1	W20:2242	W21:1	W22:2258	W23:1	W24:2256	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:257915
single_issue_nums: WS0:77342	WS1:76224	WS2:75808	WS3:75050	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 603504 {8:75438,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6547360 {40:163684,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3017520 {40:75438,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1309472 {8:163684,}
maxmflatency = 1566 
max_icnt2mem_latency = 847 
maxmrqlatency = 57 
max_icnt2sh_latency = 1028 
averagemflatency = 596 
avg_icnt2mem_latency = 189 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 243 
mrq_lat_table:2122 	1465 	999 	644 	339 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12962 	84627 	125638 	15895 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	13640 	38906 	44711 	66681 	73833 	1351 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6718 	5748 	7642 	11618 	18209 	35111 	53251 	77470 	23354 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	20 	13 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5406      5411      5560      5360      5414      5398         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5544      5397      5443      5447      5410      5365         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5409      5414      5463      5382      5376      5703         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5386      5415      5370      5458      5707      5386         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5535      5389      5409      5378      5395      5390         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5402      5543      5386      5422      5391      5386         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5417      5406      5442      5403      5402      5365         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5394      5465      5369      5358      5374      5699         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5398      5386      5454      5543      5377      5368         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5512      5403      5373      5361      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5398      5387      5373      5362      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5401      5434      5402      5356      5369         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5527      5395      5372      5423      5422      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5407      5442      5414      5361      5377      5366         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5519      5394      5406      5450      5803      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5393      5552      5471      5413      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5402      5410      5365      5406      5398      5690         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5386      5390      5430      5387      5394      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5409      5417      5386      5374      5358      5370         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5386      5394      5470      5446      5698      5394         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5418      5406      5383      5438      5378      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5523      5385      5442      5399      5360      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5457      5398      5423      5418      5611      5369         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5397      5540      5364      5373      5379      5687         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5395      5543      5544      5377      5361      5373         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5407      5402      5366      5438      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5391      5539      5368      5357      5398      5394         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5406      5403      5451      5422      5414      5373         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5531      5462      5365      5386      5361      5399         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5403      5414      5413      5376      5382      5372         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5386      5527      5406      5356      5819      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5660      5386      5478      5399      5362      5390         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      27723     28345     26361     24441     26135     25098    none      none      none      none      none      none      none      none      none      none  
dram[1]:      27679     26615     24019     23921     24065     23709    none      none      none      none      none      none      none      none      none      none  
dram[2]:      21144     28738     25450     24909     24191     26040    none      none      none      none      none      none      none      none      none      none  
dram[3]:      27890     28989     24710     23292     24820     23477    none      none      none      none      none      none      none      none      none      none  
dram[4]:      30453     26355     25751     24014     26046     25789    none      none      none      none      none      none      none      none      none      none  
dram[5]:      29821     31328     25913     23702     24036     24521    none      none      none      none      none      none      none      none      none      none  
dram[6]:      30456     30271     25222     23435     25518     23951    none      none      none      none      none      none      none      none      none      none  
dram[7]:      24460     26624     23987     22506     25095     24475    none      none      none      none      none      none      none      none      none      none  
dram[8]:      25687     23350     23334     21574     22587     21924    none      none      none      none      none      none      none      none      none      none  
dram[9]:      31071     29568     25085     23434     25462     24788    none      none      none      none      none      none      none      none      none      none  
dram[10]:      28998     24917     25139     22279     24205     23816    none      none      none      none      none      none      none      none      none      none  
dram[11]:      27559     27464     24115     22033     24224     23423    none      none      none      none      none      none      none      none      none      none  
dram[12]:      18521     25485     22106     22087     22388     21862    none      none      none      none      none      none      none      none      none      none  
dram[13]:      29115     27295     24227     24609     24586     23876    none      none      none      none      none      none      none      none      none      none  
dram[14]:      31919     28922     24210     24733     24826     24026    none      none      none      none      none      none      none      none      none      none  
dram[15]:      25835     31921     23373     24117     22539     22459    none      none      none      none      none      none      none      none      none      none  
dram[16]:      27359     29270     27542     25841     26935     26611    none      none      none      none      none      none      none      none      none      none  
dram[17]:      27423     27812     23641     24808     23679     23408    none      none      none      none      none      none      none      none      none      none  
dram[18]:      26358     29418     25764     25885     24532     24592    none      none      none      none      none      none      none      none      none      none  
dram[19]:      29224     28334     26011     25689     26765     24889    none      none      none      none      none      none      none      none      none      none  
dram[20]:      30275     29854     26583     27165     23408     25818    none      none      none      none      none      none      none      none      none      none  
dram[21]:      29321     25745     26970     26289     24599     25032    none      none      none      none      none      none      none      none      none      none  
dram[22]:      26157     25006     28064     27951     26140     26735    none      none      none      none      none      none      none      none      none      none  
dram[23]:      28449     29451     26739     29194     25120     27474    none      none      none      none      none      none      none      none      none      none  
dram[24]:      25460     29420     27939     27573     26689     26225    none      none      none      none      none      none      none      none      none      none  
dram[25]:      28802     29096     26260     26410     25390     26511    none      none      none      none      none      none      none      none      none      none  
dram[26]:      24937     28744     27500     26596     25491     27030    none      none      none      none      none      none      none      none      none      none  
dram[27]:      28696     28899     26362     27197     25286     26214    none      none      none      none      none      none      none      none      none      none  
dram[28]:      29824     25106     26103     27051     25051     26181    none      none      none      none      none      none      none      none      none      none  
dram[29]:      28281     27932     28479     27605     27491     28143    none      none      none      none      none      none      none      none      none      none  
dram[30]:      29626     33833     27509     26702     26984     27751    none      none      none      none      none      none      none      none      none      none  
dram[31]:      27442     24662     28447     27380     25486     26514    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        568       527      1306      1351      1394      1347         0         0         0         0         0         0         0         0         0         0
dram[1]:        497       466      1421      1321      1381      1427         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       519      1477      1434      1301      1249         0         0         0         0         0         0         0         0         0         0
dram[3]:        611       596      1218      1296      1353      1243         0         0         0         0         0         0         0         0         0         0
dram[4]:        492       581      1296      1297      1486      1449         0         0         0         0         0         0         0         0         0         0
dram[5]:        496       498      1269      1253      1270      1345         0         0         0         0         0         0         0         0         0         0
dram[6]:        491       497      1207      1198      1214      1247         0         0         0         0         0         0         0         0         0         0
dram[7]:        589       515      1217      1203      1277      1239         0         0         0         0         0         0         0         0         0         0
dram[8]:        591       340      1556      1517      1555      1534         0         0         0         0         0         0         0         0         0         0
dram[9]:        470       713      1466      1301      1278      1290         0         0         0         0         0         0         0         0         0         0
dram[10]:        613       368      1256      1296      1312      1303         0         0         0         0         0         0         0         0         0         0
dram[11]:        478       704      1488      1501      1551      1566         0         0         0         0         0         0         0         0         0         0
dram[12]:        475       349      1298      1334      1312      1330         0         0         0         0         0         0         0         0         0         0
dram[13]:        610       400      1173      1231      1289      1286         0         0         0         0         0         0         0         0         0         0
dram[14]:        580       596      1308      1285      1452      1373         0         0         0         0         0         0         0         0         0         0
dram[15]:        456       511      1377      1338      1342      1312         0         0         0         0         0         0         0         0         0         0
dram[16]:        511       410      1414      1441      1411      1419         0         0         0         0         0         0         0         0         0         0
dram[17]:        500       498      1384      1363      1437      1392         0         0         0         0         0         0         0         0         0         0
dram[18]:        533       423      1382      1387      1421      1393         0         0         0         0         0         0         0         0         0         0
dram[19]:        570       583      1273      1319      1269      1336         0         0         0         0         0         0         0         0         0         0
dram[20]:        506       593      1345      1274      1367      1275         0         0         0         0         0         0         0         0         0         0
dram[21]:        740       459      1357      1426      1266      1360         0         0         0         0         0         0         0         0         0         0
dram[22]:        394       481      1361      1395      1379      1359         0         0         0         0         0         0         0         0         0         0
dram[23]:        586       496      1471      1521      1472      1492         0         0         0         0         0         0         0         0         0         0
dram[24]:        447       510      1407      1409      1422      1426         0         0         0         0         0         0         0         0         0         0
dram[25]:        501       593      1307      1303      1317      1286         0         0         0         0         0         0         0         0         0         0
dram[26]:        385       508      1403      1405      1365      1367         0         0         0         0         0         0         0         0         0         0
dram[27]:        502       604      1393      1453      1398      1438         0         0         0         0         0         0         0         0         0         0
dram[28]:        495       408      1407      1291      1403      1344         0         0         0         0         0         0         0         0         0         0
dram[29]:        602       383      1311      1449      1323      1326         0         0         0         0         0         0         0         0         0         0
dram[30]:        605       626      1375      1453      1427      1482         0         0         0         0         0         0         0         0         0         0
dram[31]:        607       390      1415      1396      1430      1397         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70339 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002496
n_activity=398 dram_eff=0.4422
bk0: 3a 70508i bk1: 3a 70508i bk2: 41a 70492i bk3: 49a 70474i bk4: 40a 70471i bk5: 40a 70460i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.392045
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564315 

BW Util details:
bwutil = 0.002496 
total_CMD = 70520 
util_bw = 176 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 70275 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70339 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002496 
Either_Row_CoL_Bus_Util = 0.002567 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005525 
queue_avg = 0.006310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00631027
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70342 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002439
n_activity=371 dram_eff=0.4636
bk0: 1a 70508i bk1: 3a 70508i bk2: 40a 70497i bk3: 48a 70478i bk4: 40a 70479i bk5: 40a 70444i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568465
Bank_Level_Parallism_Col = 1.576271
Bank_Level_Parallism_Ready = 1.459302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576271 

BW Util details:
bwutil = 0.002439 
total_CMD = 70520 
util_bw = 172 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 70279 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70342 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002439 
Either_Row_CoL_Bus_Util = 0.002524 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00575723
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70339 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002482
n_activity=353 dram_eff=0.4958
bk0: 3a 70508i bk1: 3a 70508i bk2: 40a 70490i bk3: 49a 70479i bk4: 40a 70480i bk5: 40a 70444i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.700441
Bank_Level_Parallism_Col = 1.704036
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.704036 

BW Util details:
bwutil = 0.002482 
total_CMD = 70520 
util_bw = 175 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 70293 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70339 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002482 
Either_Row_CoL_Bus_Util = 0.002567 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00900454
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70339 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002496
n_activity=416 dram_eff=0.4231
bk0: 2a 70508i bk1: 3a 70508i bk2: 43a 70492i bk3: 48a 70478i bk4: 40a 70465i bk5: 40a 70459i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550201
Bank_Level_Parallism_Col = 1.557377
Bank_Level_Parallism_Ready = 1.448864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557377 

BW Util details:
bwutil = 0.002496 
total_CMD = 70520 
util_bw = 176 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 70271 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70339 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002496 
Either_Row_CoL_Bus_Util = 0.002567 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005525 
queue_avg = 0.010026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0100255
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70341 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002467
n_activity=340 dram_eff=0.5118
bk0: 1a 70508i bk1: 4a 70506i bk2: 41a 70485i bk3: 48a 70473i bk4: 40a 70472i bk5: 40a 70449i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.691983
Bank_Level_Parallism_Col = 1.688034
Bank_Level_Parallism_Ready = 1.465517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.688034 

BW Util details:
bwutil = 0.002467 
total_CMD = 70520 
util_bw = 174 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 70283 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70341 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002467 
Either_Row_CoL_Bus_Util = 0.002538 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005587 
queue_avg = 0.004765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00476461
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70340 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002482
n_activity=367 dram_eff=0.4768
bk0: 2a 70508i bk1: 1a 70508i bk2: 42a 70493i bk3: 50a 70470i bk4: 40a 70470i bk5: 40a 70463i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.002482 
total_CMD = 70520 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 70275 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70340 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002482 
Either_Row_CoL_Bus_Util = 0.002552 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005556 
queue_avg = 0.005913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00591322
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70340 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002467
n_activity=357 dram_eff=0.4874
bk0: 2a 70508i bk1: 2a 70508i bk2: 41a 70490i bk3: 49a 70475i bk4: 40a 70471i bk5: 40a 70449i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617284
Bank_Level_Parallism_Col = 1.610879
Bank_Level_Parallism_Ready = 1.471264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.610879 

BW Util details:
bwutil = 0.002467 
total_CMD = 70520 
util_bw = 174 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 70277 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70340 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002467 
Either_Row_CoL_Bus_Util = 0.002552 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0104651
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70340 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002482
n_activity=382 dram_eff=0.4581
bk0: 5a 70508i bk1: 2a 70508i bk2: 40a 70492i bk3: 48a 70480i bk4: 40a 70473i bk5: 40a 70448i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.656652
Bank_Level_Parallism_Col = 1.659389
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.659389 

BW Util details:
bwutil = 0.002482 
total_CMD = 70520 
util_bw = 175 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 70287 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70340 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002482 
Either_Row_CoL_Bus_Util = 0.002552 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005556 
queue_avg = 0.014946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0149461
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70339 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002482
n_activity=467 dram_eff=0.3747
bk0: 4a 70508i bk1: 1a 70508i bk2: 41a 70497i bk3: 49a 70476i bk4: 40a 70469i bk5: 40a 70464i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462745
Bank_Level_Parallism_Col = 1.462151
Bank_Level_Parallism_Ready = 1.348571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462151 

BW Util details:
bwutil = 0.002482 
total_CMD = 70520 
util_bw = 175 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 70265 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70339 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002482 
Either_Row_CoL_Bus_Util = 0.002567 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00713273
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70339 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002482
n_activity=437 dram_eff=0.4005
bk0: 1a 70508i bk1: 4a 70507i bk2: 42a 70492i bk3: 48a 70475i bk4: 40a 70479i bk5: 40a 70449i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533864
Bank_Level_Parallism_Col = 1.534413
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530364 

BW Util details:
bwutil = 0.002482 
total_CMD = 70520 
util_bw = 175 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 70269 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70339 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002482 
Either_Row_CoL_Bus_Util = 0.002567 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00323313
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70340 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002467
n_activity=417 dram_eff=0.4173
bk0: 4a 70508i bk1: 1a 70508i bk2: 40a 70493i bk3: 49a 70474i bk4: 40a 70472i bk5: 40a 70460i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592437
Bank_Level_Parallism_Col = 1.587234
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587234 

BW Util details:
bwutil = 0.002467 
total_CMD = 70520 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 70282 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70340 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002467 
Either_Row_CoL_Bus_Util = 0.002552 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00235394
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70342 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002453
n_activity=451 dram_eff=0.3836
bk0: 1a 70508i bk1: 4a 70507i bk2: 40a 70498i bk3: 48a 70480i bk4: 40a 70478i bk5: 40a 70459i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.390805
Bank_Level_Parallism_Col = 1.389105
Bank_Level_Parallism_Ready = 1.346821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389105 

BW Util details:
bwutil = 0.002453 
total_CMD = 70520 
util_bw = 173 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 70259 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70342 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002453 
Either_Row_CoL_Bus_Util = 0.002524 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005618 
queue_avg = 0.003290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00328985
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70350 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002326
n_activity=380 dram_eff=0.4316
bk0: 1a 70508i bk1: 2a 70507i bk2: 41a 70495i bk3: 40a 70490i bk4: 40a 70487i bk5: 40a 70454i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429167
Bank_Level_Parallism_Col = 1.419492
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419492 

BW Util details:
bwutil = 0.002326 
total_CMD = 70520 
util_bw = 164 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 70280 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70350 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002326 
Either_Row_CoL_Bus_Util = 0.002411 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00594158
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70348 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002368
n_activity=371 dram_eff=0.4501
bk0: 4a 70508i bk1: 2a 70508i bk2: 41a 70493i bk3: 40a 70492i bk4: 40a 70473i bk5: 40a 70464i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551111
Bank_Level_Parallism_Col = 1.545045
Bank_Level_Parallism_Ready = 1.347305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545045 

BW Util details:
bwutil = 0.002368 
total_CMD = 70520 
util_bw = 167 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 70295 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70348 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002368 
Either_Row_CoL_Bus_Util = 0.002439 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005814 
queue_avg = 0.002567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00256665
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70347 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002396
n_activity=372 dram_eff=0.4543
bk0: 2a 70507i bk1: 4a 70507i bk2: 42a 70487i bk3: 41a 70482i bk4: 40a 70464i bk5: 40a 70450i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.704348
Bank_Level_Parallism_Col = 1.707965
Bank_Level_Parallism_Ready = 1.443787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.707965 

BW Util details:
bwutil = 0.002396 
total_CMD = 70520 
util_bw = 169 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 70290 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70347 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002396 
Either_Row_CoL_Bus_Util = 0.002453 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.011561 
queue_avg = 0.008196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00819626
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70349 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00234
n_activity=415 dram_eff=0.3976
bk0: 2a 70508i bk1: 1a 70508i bk2: 40a 70492i bk3: 42a 70476i bk4: 40a 70470i bk5: 40a 70454i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.539419
Bank_Level_Parallism_Ready = 1.442424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539419 

BW Util details:
bwutil = 0.002340 
total_CMD = 70520 
util_bw = 165 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 70273 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70349 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002340 
Either_Row_CoL_Bus_Util = 0.002425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00706183
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70340 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002467
n_activity=341 dram_eff=0.5103
bk0: 3a 70508i bk1: 2a 70508i bk2: 41a 70489i bk3: 48a 70489i bk4: 40a 70477i bk5: 40a 70439i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.648069
Bank_Level_Parallism_Col = 1.650655
Bank_Level_Parallism_Ready = 1.431034
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.650655 

BW Util details:
bwutil = 0.002467 
total_CMD = 70520 
util_bw = 174 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 70287 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70340 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002467 
Either_Row_CoL_Bus_Util = 0.002552 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0113159
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70338 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002496
n_activity=316 dram_eff=0.557
bk0: 3a 70508i bk1: 3a 70505i bk2: 40a 70485i bk3: 50a 70475i bk4: 40a 70463i bk5: 40a 70456i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803571
Bank_Level_Parallism_Col = 1.778280
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.778280 

BW Util details:
bwutil = 0.002496 
total_CMD = 70520 
util_bw = 176 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 70296 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70338 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002496 
Either_Row_CoL_Bus_Util = 0.002581 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00632445
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70342 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002467
n_activity=317 dram_eff=0.5489
bk0: 3a 70508i bk1: 2a 70508i bk2: 40a 70490i bk3: 49a 70474i bk4: 40a 70466i bk5: 40a 70450i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.768889
Bank_Level_Parallism_Col = 1.757848
Bank_Level_Parallism_Ready = 1.482759
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.757848 

BW Util details:
bwutil = 0.002467 
total_CMD = 70520 
util_bw = 174 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 70295 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70342 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002467 
Either_Row_CoL_Bus_Util = 0.002524 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.011236 
queue_avg = 0.004424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00442428
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70338 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00251
n_activity=390 dram_eff=0.4538
bk0: 3a 70508i bk1: 3a 70508i bk2: 43a 70488i bk3: 48a 70486i bk4: 40a 70472i bk5: 40a 70432i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693277
Bank_Level_Parallism_Col = 1.696581
Bank_Level_Parallism_Ready = 1.508475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.696581 

BW Util details:
bwutil = 0.002510 
total_CMD = 70520 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 70282 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70338 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002510 
Either_Row_CoL_Bus_Util = 0.002581 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005495 
queue_avg = 0.006410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00640953
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70330 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002609
n_activity=406 dram_eff=0.4532
bk0: 2a 70507i bk1: 5a 70508i bk2: 41a 70493i bk3: 48a 70480i bk4: 48a 70467i bk5: 40a 70449i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562500
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.413043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.002609 
total_CMD = 70520 
util_bw = 184 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 70264 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70330 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002609 
Either_Row_CoL_Bus_Util = 0.002694 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00692002
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70336 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002524
n_activity=491 dram_eff=0.3625
bk0: 2a 70508i bk1: 2a 70508i bk2: 42a 70496i bk3: 50a 70479i bk4: 42a 70477i bk5: 40a 70465i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387833
Bank_Level_Parallism_Col = 1.391473
Bank_Level_Parallism_Ready = 1.280899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391473 

BW Util details:
bwutil = 0.002524 
total_CMD = 70520 
util_bw = 178 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 70257 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70336 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002524 
Either_Row_CoL_Bus_Util = 0.002609 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00510493
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70334 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002552
n_activity=445 dram_eff=0.4045
bk0: 1a 70508i bk1: 2a 70508i bk2: 41a 70497i bk3: 48a 70478i bk4: 48a 70469i bk5: 40a 70446i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595142
Bank_Level_Parallism_Col = 1.603306
Bank_Level_Parallism_Ready = 1.450000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603306 

BW Util details:
bwutil = 0.002552 
total_CMD = 70520 
util_bw = 180 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 70273 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70334 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002552 
Either_Row_CoL_Bus_Util = 0.002638 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00669314
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70334 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002567
n_activity=443 dram_eff=0.4086
bk0: 4a 70507i bk1: 1a 70508i bk2: 40a 70500i bk3: 48a 70481i bk4: 48a 70474i bk5: 40a 70441i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604938
Bank_Level_Parallism_Col = 1.606695
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606695 

BW Util details:
bwutil = 0.002567 
total_CMD = 70520 
util_bw = 181 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 70277 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70334 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002567 
Either_Row_CoL_Bus_Util = 0.002638 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005376 
queue_avg = 0.012238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0122377
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70334 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002567
n_activity=355 dram_eff=0.5099
bk0: 2a 70508i bk1: 1a 70508i bk2: 41a 70491i bk3: 49a 70488i bk4: 48a 70466i bk5: 40a 70447i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665254
Bank_Level_Parallism_Col = 1.652361
Bank_Level_Parallism_Ready = 1.497238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.652361 

BW Util details:
bwutil = 0.002567 
total_CMD = 70520 
util_bw = 181 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 70284 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70334 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002567 
Either_Row_CoL_Bus_Util = 0.002638 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005376 
queue_avg = 0.004935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00493477
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70332 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002595
n_activity=385 dram_eff=0.4753
bk0: 2a 70508i bk1: 4a 70508i bk2: 41a 70499i bk3: 48a 70485i bk4: 48a 70458i bk5: 40a 70454i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509652
Bank_Level_Parallism_Col = 1.509804
Bank_Level_Parallism_Ready = 1.382514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509804 

BW Util details:
bwutil = 0.002595 
total_CMD = 70520 
util_bw = 183 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 70261 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70332 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002595 
Either_Row_CoL_Bus_Util = 0.002666 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005319 
queue_avg = 0.006495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00649461
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70333 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002567
n_activity=393 dram_eff=0.4606
bk0: 2a 70508i bk1: 1a 70508i bk2: 41a 70491i bk3: 49a 70485i bk4: 48a 70470i bk5: 40a 70448i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589431
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.002567 
total_CMD = 70520 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 70274 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70333 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002567 
Either_Row_CoL_Bus_Util = 0.002652 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00416903
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70332 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002581
n_activity=387 dram_eff=0.4703
bk0: 2a 70507i bk1: 4a 70507i bk2: 40a 70486i bk3: 48a 70480i bk4: 48a 70447i bk5: 40a 70463i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654619
Bank_Level_Parallism_Col = 1.653061
Bank_Level_Parallism_Ready = 1.472528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.653061 

BW Util details:
bwutil = 0.002581 
total_CMD = 70520 
util_bw = 182 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 70271 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70332 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002581 
Either_Row_CoL_Bus_Util = 0.002666 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00503403
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70333 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002567
n_activity=445 dram_eff=0.4067
bk0: 1a 70508i bk1: 2a 70507i bk2: 41a 70497i bk3: 49a 70492i bk4: 48a 70467i bk5: 40a 70453i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466926
Bank_Level_Parallism_Col = 1.472222
Bank_Level_Parallism_Ready = 1.436464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472222 

BW Util details:
bwutil = 0.002567 
total_CMD = 70520 
util_bw = 181 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 70263 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70333 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002567 
Either_Row_CoL_Bus_Util = 0.002652 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0037578
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70332 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002581
n_activity=402 dram_eff=0.4527
bk0: 4a 70507i bk1: 1a 70506i bk2: 41a 70490i bk3: 48a 70484i bk4: 48a 70466i bk5: 40a 70465i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580247
Bank_Level_Parallism_Col = 1.560166
Bank_Level_Parallism_Ready = 1.302198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.002581 
total_CMD = 70520 
util_bw = 182 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 70277 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70332 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002581 
Either_Row_CoL_Bus_Util = 0.002666 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00338911
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70327 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002652
n_activity=391 dram_eff=0.4783
bk0: 4a 70507i bk1: 5a 70505i bk2: 42a 70496i bk3: 48a 70480i bk4: 48a 70460i bk5: 40a 70444i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571970
Bank_Level_Parallism_Col = 1.585271
Bank_Level_Parallism_Ready = 1.422460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585271 

BW Util details:
bwutil = 0.002652 
total_CMD = 70520 
util_bw = 187 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 70256 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70327 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002652 
Either_Row_CoL_Bus_Util = 0.002737 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0146058
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70520 n_nop=70333 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002567
n_activity=445 dram_eff=0.4067
bk0: 1a 70508i bk1: 2a 70508i bk2: 40a 70483i bk3: 50a 70488i bk4: 48a 70482i bk5: 40a 70474i bk6: 0a 70520i bk7: 0a 70520i bk8: 0a 70520i bk9: 0a 70520i bk10: 0a 70520i bk11: 0a 70520i bk12: 0a 70520i bk13: 0a 70520i bk14: 0a 70520i bk15: 0a 70520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443548
Bank_Level_Parallism_Col = 1.448560
Bank_Level_Parallism_Ready = 1.276243
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432099 

BW Util details:
bwutil = 0.002567 
total_CMD = 70520 
util_bw = 181 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 70272 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70520 
n_nop = 70333 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.002567 
Either_Row_CoL_Bus_Util = 0.002652 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00309132

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3628, Miss = 88, Miss_rate = 0.024, Pending_hits = 10, Reservation_fails = 323
L2_cache_bank[1]: Access = 3953, Miss = 96, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 246
L2_cache_bank[2]: Access = 3443, Miss = 84, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 239
L2_cache_bank[3]: Access = 3735, Miss = 92, Miss_rate = 0.025, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[4]: Access = 3457, Miss = 86, Miss_rate = 0.025, Pending_hits = 9, Reservation_fails = 196
L2_cache_bank[5]: Access = 3876, Miss = 96, Miss_rate = 0.025, Pending_hits = 12, Reservation_fails = 231
L2_cache_bank[6]: Access = 3748, Miss = 90, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 343
L2_cache_bank[7]: Access = 3777, Miss = 94, Miss_rate = 0.025, Pending_hits = 9, Reservation_fails = 216
L2_cache_bank[8]: Access = 3639, Miss = 88, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 335
L2_cache_bank[9]: Access = 3643, Miss = 92, Miss_rate = 0.025, Pending_hits = 6, Reservation_fails = 263
L2_cache_bank[10]: Access = 3541, Miss = 86, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 254
L2_cache_bank[11]: Access = 3909, Miss = 96, Miss_rate = 0.025, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[12]: Access = 3432, Miss = 84, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 204
L2_cache_bank[13]: Access = 3824, Miss = 96, Miss_rate = 0.025, Pending_hits = 10, Reservation_fails = 219
L2_cache_bank[14]: Access = 3471, Miss = 86, Miss_rate = 0.025, Pending_hits = 9, Reservation_fails = 357
L2_cache_bank[15]: Access = 3835, Miss = 96, Miss_rate = 0.025, Pending_hits = 12, Reservation_fails = 180
L2_cache_bank[16]: Access = 3583, Miss = 88, Miss_rate = 0.025, Pending_hits = 10, Reservation_fails = 350
L2_cache_bank[17]: Access = 3634, Miss = 94, Miss_rate = 0.026, Pending_hits = 25, Reservation_fails = 629
L2_cache_bank[18]: Access = 3617, Miss = 88, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 449
L2_cache_bank[19]: Access = 3682, Miss = 94, Miss_rate = 0.026, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[20]: Access = 3639, Miss = 88, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[21]: Access = 3560, Miss = 92, Miss_rate = 0.026, Pending_hits = 21, Reservation_fails = 572
L2_cache_bank[22]: Access = 3541, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 339
L2_cache_bank[23]: Access = 3547, Miss = 92, Miss_rate = 0.026, Pending_hits = 27, Reservation_fails = 790
L2_cache_bank[24]: Access = 3401, Miss = 84, Miss_rate = 0.025, Pending_hits = 6, Reservation_fails = 233
L2_cache_bank[25]: Access = 3432, Miss = 84, Miss_rate = 0.024, Pending_hits = 3, Reservation_fails = 121
L2_cache_bank[26]: Access = 3650, Miss = 88, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 330
L2_cache_bank[27]: Access = 3552, Miss = 86, Miss_rate = 0.024, Pending_hits = 7, Reservation_fails = 107
L2_cache_bank[28]: Access = 3650, Miss = 88, Miss_rate = 0.024, Pending_hits = 10, Reservation_fails = 349
L2_cache_bank[29]: Access = 3737, Miss = 90, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 331
L2_cache_bank[30]: Access = 3432, Miss = 84, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 246
L2_cache_bank[31]: Access = 3552, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 352
L2_cache_bank[32]: Access = 3530, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[33]: Access = 3869, Miss = 94, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 211
L2_cache_bank[34]: Access = 3633, Miss = 88, Miss_rate = 0.024, Pending_hits = 7, Reservation_fails = 203
L2_cache_bank[35]: Access = 3967, Miss = 96, Miss_rate = 0.024, Pending_hits = 11, Reservation_fails = 246
L2_cache_bank[36]: Access = 3516, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 231
L2_cache_bank[37]: Access = 3858, Miss = 94, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 197
L2_cache_bank[38]: Access = 3748, Miss = 90, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 331
L2_cache_bank[39]: Access = 3978, Miss = 96, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 239
L2_cache_bank[40]: Access = 3639, Miss = 88, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[41]: Access = 4208, Miss = 104, Miss_rate = 0.025, Pending_hits = 7, Reservation_fails = 204
L2_cache_bank[42]: Access = 3541, Miss = 86, Miss_rate = 0.024, Pending_hits = 8, Reservation_fails = 97
L2_cache_bank[43]: Access = 4096, Miss = 100, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 479
L2_cache_bank[44]: Access = 3432, Miss = 84, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[45]: Access = 4121, Miss = 100, Miss_rate = 0.024, Pending_hits = 10, Reservation_fails = 239
L2_cache_bank[46]: Access = 3541, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 343
L2_cache_bank[47]: Access = 4040, Miss = 100, Miss_rate = 0.025, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[48]: Access = 3552, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 256
L2_cache_bank[49]: Access = 4148, Miss = 100, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 211
L2_cache_bank[50]: Access = 3639, Miss = 88, Miss_rate = 0.024, Pending_hits = 11, Reservation_fails = 233
L2_cache_bank[51]: Access = 4253, Miss = 102, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 336
L2_cache_bank[52]: Access = 3541, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 259
L2_cache_bank[53]: Access = 4132, Miss = 100, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[54]: Access = 3541, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 226
L2_cache_bank[55]: Access = 4257, Miss = 102, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 340
L2_cache_bank[56]: Access = 3541, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 369
L2_cache_bank[57]: Access = 4115, Miss = 100, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 102
L2_cache_bank[58]: Access = 3639, Miss = 88, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 341
L2_cache_bank[59]: Access = 4115, Miss = 100, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 122
L2_cache_bank[60]: Access = 3748, Miss = 90, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[61]: Access = 4466, Miss = 108, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 324
L2_cache_bank[62]: Access = 3410, Miss = 84, Miss_rate = 0.025, Pending_hits = 5, Reservation_fails = 92
L2_cache_bank[63]: Access = 4188, Miss = 102, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 239122
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0245
L2_total_cache_pending_hits = 610
L2_total_cache_reservation_fails = 17911
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69187
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 610
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 163477
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 76048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 163684
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17911
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=239122
icnt_total_pkts_simt_to_mem=239122
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 239122
Req_Network_cycles = 93916
Req_Network_injected_packets_per_cycle =       2.5461 
Req_Network_conflicts_per_cycle =       0.4376
Req_Network_conflicts_per_cycle_util =       3.0917
Req_Bank_Level_Parallism =      17.9899
Req_Network_in_buffer_full_per_cycle =       0.0828
Req_Network_in_buffer_avg_util =       4.7789
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0505

Reply_Network_injected_packets_num = 239122
Reply_Network_cycles = 93916
Reply_Network_injected_packets_per_cycle =        2.5461
Reply_Network_conflicts_per_cycle =        7.6345
Reply_Network_conflicts_per_cycle_util =      39.7101
Reply_Bank_Level_Parallism =      13.2434
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       9.4553
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0318
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 24 sec (1764 sec)
gpgpu_simulation_rate = 4915 (inst/sec)
gpgpu_simulation_rate = 53 (cycle/sec)
gpgpu_silicon_slowdown = 21358490x
Processing kernel ./traces/kernel-15.traceg
-kernel name = _Z4Fan1PfS_ii
-kernel id = 15
-grid dim = (2,1,1)
-block dim = (128,1,1)
-shmem = 0
-nregs = 15
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-15.traceg
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x55864b0, kernel=0x7d0f9840
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z4Fan1PfS_ii'
Starting issue_block2core, core=0x5886b50, kernel=0x7d0f9840
thread block = 1,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 5872
gpu_sim_insn = 8648
gpu_ipc =       1.4728
gpu_tot_sim_cycle = 99788
gpu_tot_sim_insn = 8679608
gpu_tot_ipc =      86.9805
gpu_tot_issued_cta = 1199
gpu_occupancy = 5.1761% 
gpu_tot_occupancy = 10.1912% 
max_total_param_size = 0
gpu_stall_dramfull = 7182
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0685
partiton_level_parallism_total  =       2.4003
partiton_level_parallism_util =       1.3355
partiton_level_parallism_util_total  =      17.5142
L2_BW  =       2.4799 GB/Sec
L2_BW_total  =      86.9495 GB/Sec
gpu_total_sim_rate=4782

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4225, Miss = 1904, Miss_rate = 0.451, Pending_hits = 1919, Reservation_fails = 1156
	L1D_cache_core[1]: Access = 7279, Miss = 2989, Miss_rate = 0.411, Pending_hits = 3510, Reservation_fails = 1428
	L1D_cache_core[2]: Access = 6776, Miss = 2566, Miss_rate = 0.379, Pending_hits = 3491, Reservation_fails = 1262
	L1D_cache_core[3]: Access = 6800, Miss = 2600, Miss_rate = 0.382, Pending_hits = 3560, Reservation_fails = 1721
	L1D_cache_core[4]: Access = 6664, Miss = 2547, Miss_rate = 0.382, Pending_hits = 3491, Reservation_fails = 1292
	L1D_cache_core[5]: Access = 6776, Miss = 2591, Miss_rate = 0.382, Pending_hits = 3547, Reservation_fails = 1234
	L1D_cache_core[6]: Access = 6688, Miss = 2556, Miss_rate = 0.382, Pending_hits = 3504, Reservation_fails = 1178
	L1D_cache_core[7]: Access = 6664, Miss = 2547, Miss_rate = 0.382, Pending_hits = 3491, Reservation_fails = 1302
	L1D_cache_core[8]: Access = 6800, Miss = 2600, Miss_rate = 0.382, Pending_hits = 3560, Reservation_fails = 1550
	L1D_cache_core[9]: Access = 6336, Miss = 2415, Miss_rate = 0.381, Pending_hits = 3359, Reservation_fails = 1001
	L1D_cache_core[10]: Access = 6120, Miss = 2327, Miss_rate = 0.380, Pending_hits = 3283, Reservation_fails = 845
	L1D_cache_core[11]: Access = 3420, Miss = 1278, Miss_rate = 0.374, Pending_hits = 1862, Reservation_fails = 341
	L1D_cache_core[12]: Access = 3525, Miss = 1567, Miss_rate = 0.445, Pending_hits = 1704, Reservation_fails = 388
	L1D_cache_core[13]: Access = 6432, Miss = 2366, Miss_rate = 0.368, Pending_hits = 3276, Reservation_fails = 481
	L1D_cache_core[14]: Access = 6260, Miss = 2318, Miss_rate = 0.370, Pending_hits = 3228, Reservation_fails = 468
	L1D_cache_core[15]: Access = 6248, Miss = 2335, Miss_rate = 0.374, Pending_hits = 3275, Reservation_fails = 430
	L1D_cache_core[16]: Access = 6152, Miss = 2299, Miss_rate = 0.374, Pending_hits = 3228, Reservation_fails = 417
	L1D_cache_core[17]: Access = 6128, Miss = 2290, Miss_rate = 0.374, Pending_hits = 3215, Reservation_fails = 426
	L1D_cache_core[18]: Access = 6248, Miss = 2335, Miss_rate = 0.374, Pending_hits = 3245, Reservation_fails = 419
	L1D_cache_core[19]: Access = 6152, Miss = 2299, Miss_rate = 0.374, Pending_hits = 3228, Reservation_fails = 417
	L1D_cache_core[20]: Access = 6248, Miss = 2335, Miss_rate = 0.374, Pending_hits = 3275, Reservation_fails = 905
	L1D_cache_core[21]: Access = 6152, Miss = 2299, Miss_rate = 0.374, Pending_hits = 3228, Reservation_fails = 468
	L1D_cache_core[22]: Access = 3384, Miss = 1268, Miss_rate = 0.375, Pending_hits = 1717, Reservation_fails = 177
	L1D_cache_core[23]: Access = 3555, Miss = 1590, Miss_rate = 0.447, Pending_hits = 1581, Reservation_fails = 298
	L1D_cache_core[24]: Access = 6864, Miss = 2594, Miss_rate = 0.378, Pending_hits = 3365, Reservation_fails = 875
	L1D_cache_core[25]: Access = 6735, Miss = 2560, Miss_rate = 0.380, Pending_hits = 3336, Reservation_fails = 895
	L1D_cache_core[26]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 881
	L1D_cache_core[27]: Access = 6624, Miss = 2541, Miss_rate = 0.384, Pending_hits = 3336, Reservation_fails = 854
	L1D_cache_core[28]: Access = 6744, Miss = 2586, Miss_rate = 0.383, Pending_hits = 3396, Reservation_fails = 1242
	L1D_cache_core[29]: Access = 6680, Miss = 2563, Miss_rate = 0.384, Pending_hits = 3364, Reservation_fails = 1079
	L1D_cache_core[30]: Access = 6624, Miss = 2541, Miss_rate = 0.384, Pending_hits = 3336, Reservation_fails = 887
	L1D_cache_core[31]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1184
	L1D_cache_core[32]: Access = 6232, Miss = 2409, Miss_rate = 0.387, Pending_hits = 3140, Reservation_fails = 895
	L1D_cache_core[33]: Access = 5960, Miss = 2322, Miss_rate = 0.390, Pending_hits = 3004, Reservation_fails = 1017
	L1D_cache_core[34]: Access = 3868, Miss = 1511, Miss_rate = 0.391, Pending_hits = 1951, Reservation_fails = 892
	L1D_cache_core[35]: Access = 4019, Miss = 1816, Miss_rate = 0.452, Pending_hits = 1825, Reservation_fails = 909
	L1D_cache_core[36]: Access = 7456, Miss = 2873, Miss_rate = 0.385, Pending_hits = 3669, Reservation_fails = 2165
	L1D_cache_core[37]: Access = 7267, Miss = 2817, Miss_rate = 0.388, Pending_hits = 3612, Reservation_fails = 2382
	L1D_cache_core[38]: Access = 7272, Miss = 2842, Miss_rate = 0.391, Pending_hits = 3668, Reservation_fails = 4082
	L1D_cache_core[39]: Access = 7160, Miss = 2798, Miss_rate = 0.391, Pending_hits = 3612, Reservation_fails = 2344
	L1D_cache_core[40]: Access = 7104, Miss = 2776, Miss_rate = 0.391, Pending_hits = 3584, Reservation_fails = 1858
	L1D_cache_core[41]: Access = 7272, Miss = 2842, Miss_rate = 0.391, Pending_hits = 3668, Reservation_fails = 3314
	L1D_cache_core[42]: Access = 7160, Miss = 2798, Miss_rate = 0.391, Pending_hits = 3612, Reservation_fails = 1984
	L1D_cache_core[43]: Access = 7140, Miss = 2774, Miss_rate = 0.389, Pending_hits = 3668, Reservation_fails = 1984
	L1D_cache_core[44]: Access = 6896, Miss = 2662, Miss_rate = 0.386, Pending_hits = 3612, Reservation_fails = 1777
	L1D_cache_core[45]: Access = 3869, Miss = 1508, Miss_rate = 0.390, Pending_hits = 1967, Reservation_fails = 1263
	L1D_cache_core[46]: Access = 4081, Miss = 1844, Miss_rate = 0.452, Pending_hits = 1853, Reservation_fails = 2418
	L1D_cache_core[47]: Access = 6816, Miss = 2573, Miss_rate = 0.377, Pending_hits = 3341, Reservation_fails = 1341
	L1D_cache_core[48]: Access = 6670, Miss = 2534, Miss_rate = 0.380, Pending_hits = 3304, Reservation_fails = 1606
	L1D_cache_core[49]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1308
	L1D_cache_core[50]: Access = 6560, Miss = 2515, Miss_rate = 0.383, Pending_hits = 3304, Reservation_fails = 1244
	L1D_cache_core[51]: Access = 6728, Miss = 2581, Miss_rate = 0.384, Pending_hits = 3388, Reservation_fails = 1208
	L1D_cache_core[52]: Access = 6632, Miss = 2542, Miss_rate = 0.383, Pending_hits = 3340, Reservation_fails = 1244
	L1D_cache_core[53]: Access = 6560, Miss = 2515, Miss_rate = 0.383, Pending_hits = 3304, Reservation_fails = 1225
	L1D_cache_core[54]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1265
	L1D_cache_core[55]: Access = 6036, Miss = 2319, Miss_rate = 0.384, Pending_hits = 3040, Reservation_fails = 869
	L1D_cache_core[56]: Access = 5680, Miss = 2189, Miss_rate = 0.385, Pending_hits = 2860, Reservation_fails = 789
	L1D_cache_core[57]: Access = 3343, Miss = 1258, Miss_rate = 0.376, Pending_hits = 1681, Reservation_fails = 238
	L1D_cache_core[58]: Access = 3473, Miss = 1553, Miss_rate = 0.447, Pending_hits = 1545, Reservation_fails = 336
	L1D_cache_core[59]: Access = 6384, Miss = 2356, Miss_rate = 0.369, Pending_hits = 3117, Reservation_fails = 491
	L1D_cache_core[60]: Access = 6210, Miss = 2308, Miss_rate = 0.372, Pending_hits = 3068, Reservation_fails = 440
	L1D_cache_core[61]: Access = 6200, Miss = 2325, Miss_rate = 0.375, Pending_hits = 3116, Reservation_fails = 457
	L1D_cache_core[62]: Access = 6104, Miss = 2289, Miss_rate = 0.375, Pending_hits = 3068, Reservation_fails = 458
	L1D_cache_core[63]: Access = 6032, Miss = 2262, Miss_rate = 0.375, Pending_hits = 3032, Reservation_fails = 396
	L1D_cache_core[64]: Access = 6200, Miss = 2325, Miss_rate = 0.375, Pending_hits = 3116, Reservation_fails = 446
	L1D_cache_core[65]: Access = 6104, Miss = 2289, Miss_rate = 0.375, Pending_hits = 3068, Reservation_fails = 414
	L1D_cache_core[66]: Access = 6004, Miss = 2257, Miss_rate = 0.376, Pending_hits = 3052, Reservation_fails = 417
	L1D_cache_core[67]: Access = 5712, Miss = 2153, Miss_rate = 0.377, Pending_hits = 2940, Reservation_fails = 424
	L1D_cache_core[68]: Access = 3248, Miss = 1219, Miss_rate = 0.375, Pending_hits = 1640, Reservation_fails = 242
	L1D_cache_core[69]: Access = 3551, Miss = 1586, Miss_rate = 0.447, Pending_hits = 1581, Reservation_fails = 353
	L1D_cache_core[70]: Access = 6816, Miss = 2576, Miss_rate = 0.378, Pending_hits = 3336, Reservation_fails = 1985
	L1D_cache_core[71]: Access = 6629, Miss = 2520, Miss_rate = 0.380, Pending_hits = 3284, Reservation_fails = 2614
	L1D_cache_core[72]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1683
	L1D_cache_core[73]: Access = 6520, Miss = 2501, Miss_rate = 0.384, Pending_hits = 3284, Reservation_fails = 1391
	L1D_cache_core[74]: Access = 6688, Miss = 2564, Miss_rate = 0.383, Pending_hits = 3368, Reservation_fails = 2134
	L1D_cache_core[75]: Access = 6632, Miss = 2545, Miss_rate = 0.384, Pending_hits = 3340, Reservation_fails = 1194
	L1D_cache_core[76]: Access = 6520, Miss = 2501, Miss_rate = 0.384, Pending_hits = 3280, Reservation_fails = 1193
	L1D_cache_core[77]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1263
	L1D_cache_core[78]: Access = 5932, Miss = 2305, Miss_rate = 0.389, Pending_hits = 2956, Reservation_fails = 1006
	L1D_cache_core[79]: Access = 5512, Miss = 2172, Miss_rate = 0.394, Pending_hits = 2712, Reservation_fails = 1098
	L1D_total_cache_accesses = 486355
	L1D_total_cache_misses = 187478
	L1D_total_cache_miss_rate = 0.3855
	L1D_total_cache_pending_hits = 245364
	L1D_total_cache_reservation_fails = 89557
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 245364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 47959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 27681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 245364
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 85039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 58021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 567835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 163884

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4518
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 85039
ctas_completed 1199, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
122, 122, 122, 77, 32, 32, 32, 32, 
gpgpu_n_tot_thrd_icount = 9751936
gpgpu_n_tot_w_icount = 304748
gpgpu_n_stall_shd_mem = 206397
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 75640
gpgpu_n_mem_write_global = 163884
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 885844
gpgpu_n_store_insn = 295824
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 193047
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13350
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:199959	W0_Idle:5433778	W0_Scoreboard:4755891	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:138	W9:45	W10:166	W11:45	W12:166	W13:45	W14:166	W15:45	W16:1536	W17:1	W18:2243	W19:1	W20:2242	W21:1	W22:2258	W23:1	W24:2257	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:258176
single_issue_nums: WS0:77432	WS1:76314	WS2:75898	WS3:75104	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 605120 {8:75640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6555360 {40:163884,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3025600 {40:75640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1311072 {8:163884,}
maxmflatency = 1566 
max_icnt2mem_latency = 847 
maxmrqlatency = 57 
max_icnt2sh_latency = 1028 
averagemflatency = 597 
avg_icnt2mem_latency = 186 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 239 
mrq_lat_table:2122 	1465 	999 	644 	339 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13265 	84726 	125638 	15895 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	13726 	39197 	44736 	66681 	73833 	1351 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6792 	5802 	7698 	11699 	18287 	35170 	53251 	77470 	23354 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	20 	14 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5406      5411      5560      5360      5414      5398         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5544      5397      5443      5447      5410      5365         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5409      5414      5463      5382      5376      5703         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5386      5415      5370      5458      5707      5386         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5535      5389      5409      5378      5395      5390         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5402      5543      5386      5422      5391      5386         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5417      5406      5442      5403      5402      5365         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5394      5465      5369      5358      5374      5699         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5398      5386      5454      5543      5377      5368         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5512      5403      5373      5361      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5398      5387      5373      5362      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5401      5434      5402      5356      5369         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5527      5395      5372      5423      5422      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5407      5442      5414      5361      5377      5366         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5519      5394      5406      5450      5803      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5393      5552      5471      5413      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5402      5410      5365      5406      5398      5690         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5386      5390      5430      5387      5394      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5409      5417      5386      5374      5358      5370         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5386      5394      5470      5446      5698      5394         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5418      5406      5383      5438      5378      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5523      5385      5442      5399      5360      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5457      5398      5423      5418      5611      5369         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5397      5540      5364      5373      5379      5687         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5395      5543      5544      5377      5361      5373         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5407      5402      5366      5438      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5391      5539      5368      5357      5398      5394         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5406      5403      5451      5422      5414      5373         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5531      5462      5365      5386      5361      5399         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5403      5414      5413      5376      5382      5372         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5386      5527      5406      5356      5819      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5660      5386      5478      5399      5362      5390         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      27925     28556     26367     24460     26142     25104    none      none      none      none      none      none      none      none      none      none  
dram[1]:      27911     26848     24031     23926     24071     23721    none      none      none      none      none      none      none      none      none      none  
dram[2]:      21289     28966     25463     24919     24216     26040    none      none      none      none      none      none      none      none      none      none  
dram[3]:      28096     29213     24735     23298     24820     23495    none      none      none      none      none      none      none      none      none      none  
dram[4]:      30689     26582     25770     24025     26052     25803    none      none      none      none      none      none      none      none      none      none  
dram[5]:      30018     31516     25922     23716     24047     24526    none      none      none      none      none      none      none      none      none      none  
dram[6]:      30676     30516     25240     23452     25524     23969    none      none      none      none      none      none      none      none      none      none  
dram[7]:      24625     26845     23998     22521     25102     24475    none      none      none      none      none      none      none      none      none      none  
dram[8]:      25837     23561     23345     21578     22605     21941    none      none      none      none      none      none      none      none      none      none  
dram[9]:      31276     29789     25111     23449     25474     24801    none      none      none      none      none      none      none      none      none      none  
dram[10]:      29213     25119     25145     22293     24212     23822    none      none      none      none      none      none      none      none      none      none  
dram[11]:      27802     27685     24128     22038     24231     23438    none      none      none      none      none      none      none      none      none      none  
dram[12]:      18521     25688     22127     22100     22396     21867    none      none      none      none      none      none      none      none      none      none  
dram[13]:      29330     27510     24231     24619     24592     23882    none      none      none      none      none      none      none      none      none      none  
dram[14]:      32122     29150     24232     24745     24826     24038    none      none      none      none      none      none      none      none      none      none  
dram[15]:      26033     32121     23377     24127     22563     22464    none      none      none      none      none      none      none      none      none      none  
dram[16]:      27556     29481     27552     25866     26940     26611    none      none      none      none      none      none      none      none      none      none  
dram[17]:      27571     28043     23654     24816     23684     23415    none      none      none      none      none      none      none      none      none      none  
dram[18]:      26496     29636     25772     25893     24557     24604    none      none      none      none      none      none      none      none      none      none  
dram[19]:      29434     28560     26031     25695     26765     24901    none      none      none      none      none      none      none      none      none      none  
dram[20]:      30506     30069     26600     27182     23420     25826    none      none      none      none      none      none      none      none      none      none  
dram[21]:      29519     25983     26984     26303     24619     25043    none      none      none      none      none      none      none      none      none      none  
dram[22]:      26361     25236     28082     27963     26140     26752    none      none      none      none      none      none      none      none      none      none  
dram[23]:      28618     29666     26758     29210     25126     27474    none      none      none      none      none      none      none      none      none      none  
dram[24]:      25673     29651     27944     27582     26700     26243    none      none      none      none      none      none      none      none      none      none  
dram[25]:      29015     29310     26285     26415     25394     26525    none      none      none      none      none      none      none      none      none      none  
dram[26]:      25132     28966     27511     26609     25501     27037    none      none      none      none      none      none      none      none      none      none  
dram[27]:      28938     29121     26377     27204     25291     26227    none      none      none      none      none      none      none      none      none      none  
dram[28]:      30079     25316     26127     27054     25064     26187    none      none      none      none      none      none      none      none      none      none  
dram[29]:      28497     28126     28485     27625     27498     28148    none      none      none      none      none      none      none      none      none      none  
dram[30]:      29836     34042     27531     26706     26984     27757    none      none      none      none      none      none      none      none      none      none  
dram[31]:      27644     24874     28456     27394     25513     26534    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        568       527      1306      1351      1394      1347         0         0         0         0         0         0         0         0         0         0
dram[1]:        497       466      1421      1321      1381      1427         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       519      1477      1434      1301      1249         0         0         0         0         0         0         0         0         0         0
dram[3]:        611       596      1218      1296      1353      1243         0         0         0         0         0         0         0         0         0         0
dram[4]:        492       581      1296      1297      1486      1449         0         0         0         0         0         0         0         0         0         0
dram[5]:        496       498      1269      1253      1270      1345         0         0         0         0         0         0         0         0         0         0
dram[6]:        491       497      1207      1198      1214      1247         0         0         0         0         0         0         0         0         0         0
dram[7]:        589       515      1217      1203      1277      1239         0         0         0         0         0         0         0         0         0         0
dram[8]:        591       340      1556      1517      1555      1534         0         0         0         0         0         0         0         0         0         0
dram[9]:        470       713      1466      1301      1278      1290         0         0         0         0         0         0         0         0         0         0
dram[10]:        613       368      1256      1296      1312      1303         0         0         0         0         0         0         0         0         0         0
dram[11]:        478       704      1488      1501      1551      1566         0         0         0         0         0         0         0         0         0         0
dram[12]:        475       349      1298      1334      1312      1330         0         0         0         0         0         0         0         0         0         0
dram[13]:        610       400      1173      1231      1289      1286         0         0         0         0         0         0         0         0         0         0
dram[14]:        580       596      1308      1285      1452      1373         0         0         0         0         0         0         0         0         0         0
dram[15]:        456       511      1377      1338      1342      1312         0         0         0         0         0         0         0         0         0         0
dram[16]:        511       410      1414      1441      1411      1419         0         0         0         0         0         0         0         0         0         0
dram[17]:        500       498      1384      1363      1437      1392         0         0         0         0         0         0         0         0         0         0
dram[18]:        533       423      1382      1387      1421      1393         0         0         0         0         0         0         0         0         0         0
dram[19]:        570       583      1273      1319      1269      1336         0         0         0         0         0         0         0         0         0         0
dram[20]:        506       593      1345      1274      1367      1275         0         0         0         0         0         0         0         0         0         0
dram[21]:        740       459      1357      1426      1266      1360         0         0         0         0         0         0         0         0         0         0
dram[22]:        394       481      1361      1395      1379      1359         0         0         0         0         0         0         0         0         0         0
dram[23]:        586       496      1471      1521      1472      1492         0         0         0         0         0         0         0         0         0         0
dram[24]:        447       510      1407      1409      1422      1426         0         0         0         0         0         0         0         0         0         0
dram[25]:        501       593      1307      1303      1317      1286         0         0         0         0         0         0         0         0         0         0
dram[26]:        385       508      1403      1405      1365      1367         0         0         0         0         0         0         0         0         0         0
dram[27]:        502       604      1393      1453      1398      1438         0         0         0         0         0         0         0         0         0         0
dram[28]:        495       408      1407      1291      1403      1344         0         0         0         0         0         0         0         0         0         0
dram[29]:        602       383      1311      1449      1323      1326         0         0         0         0         0         0         0         0         0         0
dram[30]:        605       626      1375      1453      1427      1482         0         0         0         0         0         0         0         0         0         0
dram[31]:        607       390      1415      1396      1430      1397         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74748 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002349
n_activity=398 dram_eff=0.4422
bk0: 3a 74917i bk1: 3a 74917i bk2: 41a 74901i bk3: 49a 74883i bk4: 40a 74880i bk5: 40a 74869i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.392045
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564315 

BW Util details:
bwutil = 0.002349 
total_CMD = 74929 
util_bw = 176 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 74684 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74748 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002349 
Either_Row_CoL_Bus_Util = 0.002416 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005525 
queue_avg = 0.005939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00593896
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74751 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002296
n_activity=371 dram_eff=0.4636
bk0: 1a 74917i bk1: 3a 74917i bk2: 40a 74906i bk3: 48a 74887i bk4: 40a 74888i bk5: 40a 74853i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568465
Bank_Level_Parallism_Col = 1.576271
Bank_Level_Parallism_Ready = 1.459302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576271 

BW Util details:
bwutil = 0.002296 
total_CMD = 74929 
util_bw = 172 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 74688 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74751 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002296 
Either_Row_CoL_Bus_Util = 0.002376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00541846
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74748 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002336
n_activity=353 dram_eff=0.4958
bk0: 3a 74917i bk1: 3a 74917i bk2: 40a 74899i bk3: 49a 74888i bk4: 40a 74889i bk5: 40a 74853i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.700441
Bank_Level_Parallism_Col = 1.704036
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.704036 

BW Util details:
bwutil = 0.002336 
total_CMD = 74929 
util_bw = 175 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 74702 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74748 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002336 
Either_Row_CoL_Bus_Util = 0.002416 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00847469
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74748 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002349
n_activity=416 dram_eff=0.4231
bk0: 2a 74917i bk1: 3a 74917i bk2: 43a 74901i bk3: 48a 74887i bk4: 40a 74874i bk5: 40a 74868i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550201
Bank_Level_Parallism_Col = 1.557377
Bank_Level_Parallism_Ready = 1.448864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557377 

BW Util details:
bwutil = 0.002349 
total_CMD = 74929 
util_bw = 176 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 74680 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74748 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002349 
Either_Row_CoL_Bus_Util = 0.002416 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005525 
queue_avg = 0.009436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0094356
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74750 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002322
n_activity=340 dram_eff=0.5118
bk0: 1a 74917i bk1: 4a 74915i bk2: 41a 74894i bk3: 48a 74882i bk4: 40a 74881i bk5: 40a 74858i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.691983
Bank_Level_Parallism_Col = 1.688034
Bank_Level_Parallism_Ready = 1.465517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.688034 

BW Util details:
bwutil = 0.002322 
total_CMD = 74929 
util_bw = 174 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 74692 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74750 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002322 
Either_Row_CoL_Bus_Util = 0.002389 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005587 
queue_avg = 0.004484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00448425
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74749 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002336
n_activity=367 dram_eff=0.4768
bk0: 2a 74917i bk1: 1a 74917i bk2: 42a 74902i bk3: 50a 74879i bk4: 40a 74879i bk5: 40a 74872i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.002336 
total_CMD = 74929 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 74684 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74749 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002336 
Either_Row_CoL_Bus_Util = 0.002402 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005556 
queue_avg = 0.005565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00556527
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74749 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002322
n_activity=357 dram_eff=0.4874
bk0: 2a 74917i bk1: 2a 74917i bk2: 41a 74899i bk3: 49a 74884i bk4: 40a 74880i bk5: 40a 74858i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617284
Bank_Level_Parallism_Col = 1.610879
Bank_Level_Parallism_Ready = 1.471264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.610879 

BW Util details:
bwutil = 0.002322 
total_CMD = 74929 
util_bw = 174 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 74686 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74749 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002322 
Either_Row_CoL_Bus_Util = 0.002402 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00984932
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74749 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002336
n_activity=382 dram_eff=0.4581
bk0: 5a 74917i bk1: 2a 74917i bk2: 40a 74901i bk3: 48a 74889i bk4: 40a 74882i bk5: 40a 74857i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.656652
Bank_Level_Parallism_Col = 1.659389
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.659389 

BW Util details:
bwutil = 0.002336 
total_CMD = 74929 
util_bw = 175 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 74696 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74749 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002336 
Either_Row_CoL_Bus_Util = 0.002402 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005556 
queue_avg = 0.014067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0140666
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74748 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002336
n_activity=467 dram_eff=0.3747
bk0: 4a 74917i bk1: 1a 74917i bk2: 41a 74906i bk3: 49a 74885i bk4: 40a 74878i bk5: 40a 74873i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462745
Bank_Level_Parallism_Col = 1.462151
Bank_Level_Parallism_Ready = 1.348571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462151 

BW Util details:
bwutil = 0.002336 
total_CMD = 74929 
util_bw = 175 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 74674 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74748 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002336 
Either_Row_CoL_Bus_Util = 0.002416 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00671302
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74748 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002336
n_activity=437 dram_eff=0.4005
bk0: 1a 74917i bk1: 4a 74916i bk2: 42a 74901i bk3: 48a 74884i bk4: 40a 74888i bk5: 40a 74858i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533864
Bank_Level_Parallism_Col = 1.534413
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530364 

BW Util details:
bwutil = 0.002336 
total_CMD = 74929 
util_bw = 175 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 74678 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74748 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002336 
Either_Row_CoL_Bus_Util = 0.002416 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00304288
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74749 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002322
n_activity=417 dram_eff=0.4173
bk0: 4a 74917i bk1: 1a 74917i bk2: 40a 74902i bk3: 49a 74883i bk4: 40a 74881i bk5: 40a 74869i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592437
Bank_Level_Parallism_Col = 1.587234
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587234 

BW Util details:
bwutil = 0.002322 
total_CMD = 74929 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 74691 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74749 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002322 
Either_Row_CoL_Bus_Util = 0.002402 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00221543
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74751 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002309
n_activity=451 dram_eff=0.3836
bk0: 1a 74917i bk1: 4a 74916i bk2: 40a 74907i bk3: 48a 74889i bk4: 40a 74887i bk5: 40a 74868i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.390805
Bank_Level_Parallism_Col = 1.389105
Bank_Level_Parallism_Ready = 1.346821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389105 

BW Util details:
bwutil = 0.002309 
total_CMD = 74929 
util_bw = 173 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 74668 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74751 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002309 
Either_Row_CoL_Bus_Util = 0.002376 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005618 
queue_avg = 0.003096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00309626
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74759 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002189
n_activity=380 dram_eff=0.4316
bk0: 1a 74917i bk1: 2a 74916i bk2: 41a 74904i bk3: 40a 74899i bk4: 40a 74896i bk5: 40a 74863i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429167
Bank_Level_Parallism_Col = 1.419492
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419492 

BW Util details:
bwutil = 0.002189 
total_CMD = 74929 
util_bw = 164 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 74689 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74759 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002189 
Either_Row_CoL_Bus_Util = 0.002269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00559196
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74757 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002229
n_activity=371 dram_eff=0.4501
bk0: 4a 74917i bk1: 2a 74917i bk2: 41a 74902i bk3: 40a 74901i bk4: 40a 74882i bk5: 40a 74873i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551111
Bank_Level_Parallism_Col = 1.545045
Bank_Level_Parallism_Ready = 1.347305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545045 

BW Util details:
bwutil = 0.002229 
total_CMD = 74929 
util_bw = 167 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 74704 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74757 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002229 
Either_Row_CoL_Bus_Util = 0.002296 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005814 
queue_avg = 0.002416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00241562
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74756 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002255
n_activity=372 dram_eff=0.4543
bk0: 2a 74916i bk1: 4a 74916i bk2: 42a 74896i bk3: 41a 74891i bk4: 40a 74873i bk5: 40a 74859i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.704348
Bank_Level_Parallism_Col = 1.707965
Bank_Level_Parallism_Ready = 1.443787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.707965 

BW Util details:
bwutil = 0.002255 
total_CMD = 74929 
util_bw = 169 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 74699 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74756 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002255 
Either_Row_CoL_Bus_Util = 0.002309 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.011561 
queue_avg = 0.007714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00771397
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74758 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002202
n_activity=415 dram_eff=0.3976
bk0: 2a 74917i bk1: 1a 74917i bk2: 40a 74901i bk3: 42a 74885i bk4: 40a 74879i bk5: 40a 74863i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.539419
Bank_Level_Parallism_Ready = 1.442424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539419 

BW Util details:
bwutil = 0.002202 
total_CMD = 74929 
util_bw = 165 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 74682 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74758 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002202 
Either_Row_CoL_Bus_Util = 0.002282 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00664629
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74749 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002322
n_activity=341 dram_eff=0.5103
bk0: 3a 74917i bk1: 2a 74917i bk2: 41a 74898i bk3: 48a 74898i bk4: 40a 74886i bk5: 40a 74848i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.648069
Bank_Level_Parallism_Col = 1.650655
Bank_Level_Parallism_Ready = 1.431034
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.650655 

BW Util details:
bwutil = 0.002322 
total_CMD = 74929 
util_bw = 174 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 74696 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74749 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002322 
Either_Row_CoL_Bus_Util = 0.002402 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0106501
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74747 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002349
n_activity=316 dram_eff=0.557
bk0: 3a 74917i bk1: 3a 74914i bk2: 40a 74894i bk3: 50a 74884i bk4: 40a 74872i bk5: 40a 74865i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803571
Bank_Level_Parallism_Col = 1.778280
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.778280 

BW Util details:
bwutil = 0.002349 
total_CMD = 74929 
util_bw = 176 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 74705 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74747 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002349 
Either_Row_CoL_Bus_Util = 0.002429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0059523
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74751 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002322
n_activity=317 dram_eff=0.5489
bk0: 3a 74917i bk1: 2a 74917i bk2: 40a 74899i bk3: 49a 74883i bk4: 40a 74875i bk5: 40a 74859i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.768889
Bank_Level_Parallism_Col = 1.757848
Bank_Level_Parallism_Ready = 1.482759
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.757848 

BW Util details:
bwutil = 0.002322 
total_CMD = 74929 
util_bw = 174 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 74704 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74751 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002322 
Either_Row_CoL_Bus_Util = 0.002376 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.011236 
queue_avg = 0.004164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00416394
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74747 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002362
n_activity=390 dram_eff=0.4538
bk0: 3a 74917i bk1: 3a 74917i bk2: 43a 74897i bk3: 48a 74895i bk4: 40a 74881i bk5: 40a 74841i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693277
Bank_Level_Parallism_Col = 1.696581
Bank_Level_Parallism_Ready = 1.508475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.696581 

BW Util details:
bwutil = 0.002362 
total_CMD = 74929 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 74691 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74747 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002362 
Either_Row_CoL_Bus_Util = 0.002429 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005495 
queue_avg = 0.006032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00603238
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74739 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002456
n_activity=406 dram_eff=0.4532
bk0: 2a 74916i bk1: 5a 74917i bk2: 41a 74902i bk3: 48a 74889i bk4: 48a 74876i bk5: 40a 74858i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562500
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.413043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.002456 
total_CMD = 74929 
util_bw = 184 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 74673 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74739 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002456 
Either_Row_CoL_Bus_Util = 0.002536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00651283
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74745 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002376
n_activity=491 dram_eff=0.3625
bk0: 2a 74917i bk1: 2a 74917i bk2: 42a 74905i bk3: 50a 74888i bk4: 42a 74886i bk5: 40a 74874i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387833
Bank_Level_Parallism_Col = 1.391473
Bank_Level_Parallism_Ready = 1.280899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391473 

BW Util details:
bwutil = 0.002376 
total_CMD = 74929 
util_bw = 178 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 74666 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74745 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002376 
Either_Row_CoL_Bus_Util = 0.002456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00480455
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74743 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002402
n_activity=445 dram_eff=0.4045
bk0: 1a 74917i bk1: 2a 74917i bk2: 41a 74906i bk3: 48a 74887i bk4: 48a 74878i bk5: 40a 74855i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595142
Bank_Level_Parallism_Col = 1.603306
Bank_Level_Parallism_Ready = 1.450000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603306 

BW Util details:
bwutil = 0.002402 
total_CMD = 74929 
util_bw = 180 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 74682 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74743 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002402 
Either_Row_CoL_Bus_Util = 0.002482 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0062993
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74743 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002416
n_activity=443 dram_eff=0.4086
bk0: 4a 74916i bk1: 1a 74917i bk2: 40a 74909i bk3: 48a 74890i bk4: 48a 74883i bk5: 40a 74850i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604938
Bank_Level_Parallism_Col = 1.606695
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606695 

BW Util details:
bwutil = 0.002416 
total_CMD = 74929 
util_bw = 181 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 74686 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74743 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002416 
Either_Row_CoL_Bus_Util = 0.002482 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005376 
queue_avg = 0.011518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0115176
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74743 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002416
n_activity=355 dram_eff=0.5099
bk0: 2a 74917i bk1: 1a 74917i bk2: 41a 74900i bk3: 49a 74897i bk4: 48a 74875i bk5: 40a 74856i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665254
Bank_Level_Parallism_Col = 1.652361
Bank_Level_Parallism_Ready = 1.497238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.652361 

BW Util details:
bwutil = 0.002416 
total_CMD = 74929 
util_bw = 181 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 74693 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74743 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002416 
Either_Row_CoL_Bus_Util = 0.002482 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005376 
queue_avg = 0.004644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0046444
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74741 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002442
n_activity=385 dram_eff=0.4753
bk0: 2a 74917i bk1: 4a 74917i bk2: 41a 74908i bk3: 48a 74894i bk4: 48a 74867i bk5: 40a 74863i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509652
Bank_Level_Parallism_Col = 1.509804
Bank_Level_Parallism_Ready = 1.382514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509804 

BW Util details:
bwutil = 0.002442 
total_CMD = 74929 
util_bw = 183 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 74670 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74741 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002442 
Either_Row_CoL_Bus_Util = 0.002509 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005319 
queue_avg = 0.006112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00611245
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74742 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002416
n_activity=393 dram_eff=0.4606
bk0: 2a 74917i bk1: 1a 74917i bk2: 41a 74900i bk3: 49a 74894i bk4: 48a 74879i bk5: 40a 74857i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589431
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.002416 
total_CMD = 74929 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 74683 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74742 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002416 
Either_Row_CoL_Bus_Util = 0.002496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00392371
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74741 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002429
n_activity=387 dram_eff=0.4703
bk0: 2a 74916i bk1: 4a 74916i bk2: 40a 74895i bk3: 48a 74889i bk4: 48a 74856i bk5: 40a 74872i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654619
Bank_Level_Parallism_Col = 1.653061
Bank_Level_Parallism_Ready = 1.472528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.653061 

BW Util details:
bwutil = 0.002429 
total_CMD = 74929 
util_bw = 182 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 74680 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74741 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002429 
Either_Row_CoL_Bus_Util = 0.002509 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00473782
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74742 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002416
n_activity=445 dram_eff=0.4067
bk0: 1a 74917i bk1: 2a 74916i bk2: 41a 74906i bk3: 49a 74901i bk4: 48a 74876i bk5: 40a 74862i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466926
Bank_Level_Parallism_Col = 1.472222
Bank_Level_Parallism_Ready = 1.436464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472222 

BW Util details:
bwutil = 0.002416 
total_CMD = 74929 
util_bw = 181 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 74672 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74742 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002416 
Either_Row_CoL_Bus_Util = 0.002496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00353668
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74741 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002429
n_activity=402 dram_eff=0.4527
bk0: 4a 74916i bk1: 1a 74915i bk2: 41a 74899i bk3: 48a 74893i bk4: 48a 74875i bk5: 40a 74874i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580247
Bank_Level_Parallism_Col = 1.560166
Bank_Level_Parallism_Ready = 1.302198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.002429 
total_CMD = 74929 
util_bw = 182 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 74686 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74741 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002429 
Either_Row_CoL_Bus_Util = 0.002509 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00318969
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74736 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002496
n_activity=391 dram_eff=0.4783
bk0: 4a 74916i bk1: 5a 74914i bk2: 42a 74905i bk3: 48a 74889i bk4: 48a 74869i bk5: 40a 74853i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571970
Bank_Level_Parallism_Col = 1.585271
Bank_Level_Parallism_Ready = 1.422460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585271 

BW Util details:
bwutil = 0.002496 
total_CMD = 74929 
util_bw = 187 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 74665 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74736 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002496 
Either_Row_CoL_Bus_Util = 0.002576 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0137463
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74929 n_nop=74742 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002416
n_activity=445 dram_eff=0.4067
bk0: 1a 74917i bk1: 2a 74917i bk2: 40a 74892i bk3: 50a 74897i bk4: 48a 74891i bk5: 40a 74883i bk6: 0a 74929i bk7: 0a 74929i bk8: 0a 74929i bk9: 0a 74929i bk10: 0a 74929i bk11: 0a 74929i bk12: 0a 74929i bk13: 0a 74929i bk14: 0a 74929i bk15: 0a 74929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443548
Bank_Level_Parallism_Col = 1.448560
Bank_Level_Parallism_Ready = 1.276243
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432099 

BW Util details:
bwutil = 0.002416 
total_CMD = 74929 
util_bw = 181 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 74681 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74929 
n_nop = 74742 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002416 
Either_Row_CoL_Bus_Util = 0.002496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00290942

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3636, Miss = 88, Miss_rate = 0.024, Pending_hits = 10, Reservation_fails = 323
L2_cache_bank[1]: Access = 3958, Miss = 96, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 246
L2_cache_bank[2]: Access = 3448, Miss = 84, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 239
L2_cache_bank[3]: Access = 3740, Miss = 92, Miss_rate = 0.025, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[4]: Access = 3462, Miss = 86, Miss_rate = 0.025, Pending_hits = 9, Reservation_fails = 196
L2_cache_bank[5]: Access = 3884, Miss = 96, Miss_rate = 0.025, Pending_hits = 12, Reservation_fails = 231
L2_cache_bank[6]: Access = 3755, Miss = 90, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 343
L2_cache_bank[7]: Access = 3784, Miss = 94, Miss_rate = 0.025, Pending_hits = 9, Reservation_fails = 216
L2_cache_bank[8]: Access = 3646, Miss = 88, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 335
L2_cache_bank[9]: Access = 3649, Miss = 92, Miss_rate = 0.025, Pending_hits = 6, Reservation_fails = 263
L2_cache_bank[10]: Access = 3547, Miss = 86, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 254
L2_cache_bank[11]: Access = 3914, Miss = 96, Miss_rate = 0.025, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[12]: Access = 3438, Miss = 84, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 204
L2_cache_bank[13]: Access = 3832, Miss = 96, Miss_rate = 0.025, Pending_hits = 10, Reservation_fails = 219
L2_cache_bank[14]: Access = 3476, Miss = 86, Miss_rate = 0.025, Pending_hits = 9, Reservation_fails = 357
L2_cache_bank[15]: Access = 3842, Miss = 96, Miss_rate = 0.025, Pending_hits = 12, Reservation_fails = 180
L2_cache_bank[16]: Access = 3589, Miss = 88, Miss_rate = 0.025, Pending_hits = 10, Reservation_fails = 350
L2_cache_bank[17]: Access = 3641, Miss = 94, Miss_rate = 0.026, Pending_hits = 25, Reservation_fails = 629
L2_cache_bank[18]: Access = 3626, Miss = 88, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 449
L2_cache_bank[19]: Access = 3690, Miss = 94, Miss_rate = 0.025, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[20]: Access = 3646, Miss = 88, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[21]: Access = 3564, Miss = 92, Miss_rate = 0.026, Pending_hits = 21, Reservation_fails = 572
L2_cache_bank[22]: Access = 3547, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 339
L2_cache_bank[23]: Access = 3552, Miss = 92, Miss_rate = 0.026, Pending_hits = 27, Reservation_fails = 790
L2_cache_bank[24]: Access = 3405, Miss = 84, Miss_rate = 0.025, Pending_hits = 6, Reservation_fails = 233
L2_cache_bank[25]: Access = 3438, Miss = 84, Miss_rate = 0.024, Pending_hits = 3, Reservation_fails = 121
L2_cache_bank[26]: Access = 3656, Miss = 88, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 330
L2_cache_bank[27]: Access = 3557, Miss = 86, Miss_rate = 0.024, Pending_hits = 7, Reservation_fails = 107
L2_cache_bank[28]: Access = 3656, Miss = 88, Miss_rate = 0.024, Pending_hits = 10, Reservation_fails = 349
L2_cache_bank[29]: Access = 3745, Miss = 90, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 331
L2_cache_bank[30]: Access = 3438, Miss = 84, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 246
L2_cache_bank[31]: Access = 3557, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 352
L2_cache_bank[32]: Access = 3537, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[33]: Access = 3875, Miss = 94, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 211
L2_cache_bank[34]: Access = 3637, Miss = 88, Miss_rate = 0.024, Pending_hits = 7, Reservation_fails = 203
L2_cache_bank[35]: Access = 3974, Miss = 96, Miss_rate = 0.024, Pending_hits = 11, Reservation_fails = 246
L2_cache_bank[36]: Access = 3522, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 231
L2_cache_bank[37]: Access = 3865, Miss = 94, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 197
L2_cache_bank[38]: Access = 3755, Miss = 90, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 331
L2_cache_bank[39]: Access = 3984, Miss = 96, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 239
L2_cache_bank[40]: Access = 3646, Miss = 88, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[41]: Access = 4217, Miss = 104, Miss_rate = 0.025, Pending_hits = 7, Reservation_fails = 204
L2_cache_bank[42]: Access = 3547, Miss = 86, Miss_rate = 0.024, Pending_hits = 8, Reservation_fails = 97
L2_cache_bank[43]: Access = 4105, Miss = 100, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 479
L2_cache_bank[44]: Access = 3438, Miss = 84, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[45]: Access = 4126, Miss = 100, Miss_rate = 0.024, Pending_hits = 10, Reservation_fails = 239
L2_cache_bank[46]: Access = 3546, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 343
L2_cache_bank[47]: Access = 4046, Miss = 100, Miss_rate = 0.025, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[48]: Access = 3557, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 256
L2_cache_bank[49]: Access = 4154, Miss = 100, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 211
L2_cache_bank[50]: Access = 3646, Miss = 88, Miss_rate = 0.024, Pending_hits = 11, Reservation_fails = 233
L2_cache_bank[51]: Access = 4260, Miss = 102, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 336
L2_cache_bank[52]: Access = 3547, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 259
L2_cache_bank[53]: Access = 4137, Miss = 100, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[54]: Access = 3547, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 226
L2_cache_bank[55]: Access = 4263, Miss = 102, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 340
L2_cache_bank[56]: Access = 3547, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 369
L2_cache_bank[57]: Access = 4120, Miss = 100, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 102
L2_cache_bank[58]: Access = 3646, Miss = 88, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 341
L2_cache_bank[59]: Access = 4120, Miss = 100, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 122
L2_cache_bank[60]: Access = 3755, Miss = 90, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[61]: Access = 4474, Miss = 108, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 324
L2_cache_bank[62]: Access = 3418, Miss = 84, Miss_rate = 0.025, Pending_hits = 5, Reservation_fails = 92
L2_cache_bank[63]: Access = 4195, Miss = 102, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 239524
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0244
L2_total_cache_pending_hits = 610
L2_total_cache_reservation_fails = 17911
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69389
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 610
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 163677
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 76250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 163884
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17911
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=239524
icnt_total_pkts_simt_to_mem=239524
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 239524
Req_Network_cycles = 99788
Req_Network_injected_packets_per_cycle =       2.4003 
Req_Network_conflicts_per_cycle =       0.4118
Req_Network_conflicts_per_cycle_util =       3.0232
Req_Bank_Level_Parallism =      17.6211
Req_Network_in_buffer_full_per_cycle =       0.0779
Req_Network_in_buffer_avg_util =       4.4978
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0476

Reply_Network_injected_packets_num = 239524
Reply_Network_cycles = 99788
Reply_Network_injected_packets_per_cycle =        2.4003
Reply_Network_conflicts_per_cycle =        7.2677
Reply_Network_conflicts_per_cycle_util =      39.2909
Reply_Bank_Level_Parallism =      12.9767
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       8.9006
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0300
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 15 sec (1815 sec)
gpgpu_simulation_rate = 4782 (inst/sec)
gpgpu_simulation_rate = 54 (cycle/sec)
gpgpu_silicon_slowdown = 20962962x
Processing kernel ./traces/kernel-16.traceg
-kernel name = _Z4Fan2PfS_S_iii
-kernel id = 16
-grid dim = (13,13,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-16.traceg
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x6d89470, kernel=0x84452350
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7089b10, kernel=0x84452350
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x738a0f0, kernel=0x84452350
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x768a6d0, kernel=0x84452350
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x798acb0, kernel=0x84452350
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7c8b290, kernel=0x84452350
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7f8b870, kernel=0x84452350
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x828be50, kernel=0x84452350
thread block = 7,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x858c430, kernel=0x84452350
thread block = 8,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x888cad0, kernel=0x84452350
thread block = 9,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x8b8d0b0, kernel=0x84452350
thread block = 10,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x8e8d690, kernel=0x84452350
thread block = 11,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x918dc70, kernel=0x84452350
thread block = 12,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x948e250, kernel=0x84452350
thread block = 0,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x978e830, kernel=0x84452350
thread block = 1,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x9a8ee10, kernel=0x84452350
thread block = 2,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x9d8f3f0, kernel=0x84452350
thread block = 3,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xa08fa90, kernel=0x84452350
thread block = 4,1,0
GPGPU-Sim uArch: Shader 34 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xa390070, kernel=0x84452350
thread block = 5,1,0
GPGPU-Sim uArch: Shader 35 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xa690650, kernel=0x84452350
thread block = 6,1,0
GPGPU-Sim uArch: Shader 36 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xa990c30, kernel=0x84452350
thread block = 7,1,0
GPGPU-Sim uArch: Shader 37 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xac91210, kernel=0x84452350
thread block = 8,1,0
GPGPU-Sim uArch: Shader 38 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xaf917f0, kernel=0x84452350
thread block = 9,1,0
GPGPU-Sim uArch: Shader 39 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xb291dd0, kernel=0x84452350
thread block = 10,1,0
GPGPU-Sim uArch: Shader 40 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xb5923b0, kernel=0x84452350
thread block = 11,1,0
GPGPU-Sim uArch: Shader 41 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xb892a50, kernel=0x84452350
thread block = 12,1,0
GPGPU-Sim uArch: Shader 42 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xbb93030, kernel=0x84452350
thread block = 0,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xbe93610, kernel=0x84452350
thread block = 1,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xc193bf0, kernel=0x84452350
thread block = 2,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xc4941d0, kernel=0x84452350
thread block = 3,2,0
GPGPU-Sim uArch: Shader 46 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xc7947b0, kernel=0x84452350
thread block = 4,2,0
GPGPU-Sim uArch: Shader 47 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xca94d90, kernel=0x84452350
thread block = 5,2,0
GPGPU-Sim uArch: Shader 48 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xcd95370, kernel=0x84452350
thread block = 6,2,0
GPGPU-Sim uArch: Shader 49 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xd095a10, kernel=0x84452350
thread block = 7,2,0
GPGPU-Sim uArch: Shader 50 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xd395ff0, kernel=0x84452350
thread block = 8,2,0
GPGPU-Sim uArch: Shader 51 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xd6965d0, kernel=0x84452350
thread block = 9,2,0
GPGPU-Sim uArch: Shader 52 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xd996bb0, kernel=0x84452350
thread block = 10,2,0
GPGPU-Sim uArch: Shader 53 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xdc97190, kernel=0x84452350
thread block = 11,2,0
GPGPU-Sim uArch: Shader 54 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xdf97770, kernel=0x84452350
thread block = 12,2,0
GPGPU-Sim uArch: Shader 55 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xe297d50, kernel=0x84452350
thread block = 0,3,0
GPGPU-Sim uArch: Shader 56 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xe598330, kernel=0x84452350
thread block = 1,3,0
GPGPU-Sim uArch: Shader 57 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xe8989d0, kernel=0x84452350
thread block = 2,3,0
GPGPU-Sim uArch: Shader 58 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xeb98fb0, kernel=0x84452350
thread block = 3,3,0
GPGPU-Sim uArch: Shader 59 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xee99590, kernel=0x84452350
thread block = 4,3,0
GPGPU-Sim uArch: Shader 60 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xf199b70, kernel=0x84452350
thread block = 5,3,0
GPGPU-Sim uArch: Shader 61 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xf49a150, kernel=0x84452350
thread block = 6,3,0
GPGPU-Sim uArch: Shader 62 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xf79a730, kernel=0x84452350
thread block = 7,3,0
GPGPU-Sim uArch: Shader 63 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xfa9ad10, kernel=0x84452350
thread block = 8,3,0
GPGPU-Sim uArch: Shader 64 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xfd9b2f0, kernel=0x84452350
thread block = 9,3,0
GPGPU-Sim uArch: Shader 65 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1009b990, kernel=0x84452350
thread block = 10,3,0
GPGPU-Sim uArch: Shader 66 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1039bf70, kernel=0x84452350
thread block = 11,3,0
GPGPU-Sim uArch: Shader 67 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1069c550, kernel=0x84452350
thread block = 12,3,0
GPGPU-Sim uArch: Shader 68 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1099cb30, kernel=0x84452350
thread block = 0,4,0
GPGPU-Sim uArch: Shader 69 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x10c9d110, kernel=0x84452350
thread block = 1,4,0
GPGPU-Sim uArch: Shader 70 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x10f9d6f0, kernel=0x84452350
thread block = 2,4,0
GPGPU-Sim uArch: Shader 71 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1129dcd0, kernel=0x84452350
thread block = 3,4,0
GPGPU-Sim uArch: Shader 72 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1159e2b0, kernel=0x84452350
thread block = 4,4,0
GPGPU-Sim uArch: Shader 73 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1189e950, kernel=0x84452350
thread block = 5,4,0
GPGPU-Sim uArch: Shader 74 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x11b9ef30, kernel=0x84452350
thread block = 6,4,0
GPGPU-Sim uArch: Shader 75 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x11e9f510, kernel=0x84452350
thread block = 7,4,0
GPGPU-Sim uArch: Shader 76 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1219faf0, kernel=0x84452350
thread block = 8,4,0
GPGPU-Sim uArch: Shader 77 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x124a00d0, kernel=0x84452350
thread block = 9,4,0
GPGPU-Sim uArch: Shader 78 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x127a06b0, kernel=0x84452350
thread block = 10,4,0
GPGPU-Sim uArch: Shader 79 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x12aa0c90, kernel=0x84452350
thread block = 11,4,0
GPGPU-Sim uArch: Shader 80 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x12da1270, kernel=0x84452350
thread block = 12,4,0
GPGPU-Sim uArch: Shader 81 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x130a1910, kernel=0x84452350
thread block = 0,5,0
GPGPU-Sim uArch: Shader 82 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x133a1ef0, kernel=0x84452350
thread block = 1,5,0
GPGPU-Sim uArch: Shader 83 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x136a24d0, kernel=0x84452350
thread block = 2,5,0
GPGPU-Sim uArch: Shader 84 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x139a2ab0, kernel=0x84452350
thread block = 3,5,0
GPGPU-Sim uArch: Shader 85 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x13ca3090, kernel=0x84452350
thread block = 4,5,0
GPGPU-Sim uArch: Shader 86 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x13fa3670, kernel=0x84452350
thread block = 5,5,0
GPGPU-Sim uArch: Shader 87 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x142a3c50, kernel=0x84452350
thread block = 6,5,0
GPGPU-Sim uArch: Shader 89 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x148a48d0, kernel=0x84452350
thread block = 7,5,0
GPGPU-Sim uArch: Shader 90 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x14ba4eb0, kernel=0x84452350
thread block = 8,5,0
GPGPU-Sim uArch: Shader 91 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x14ea5490, kernel=0x84452350
thread block = 9,5,0
GPGPU-Sim uArch: Shader 92 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x151a5a70, kernel=0x84452350
thread block = 10,5,0
GPGPU-Sim uArch: Shader 93 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x154a6050, kernel=0x84452350
thread block = 11,5,0
GPGPU-Sim uArch: Shader 94 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x157a6630, kernel=0x84452350
thread block = 12,5,0
GPGPU-Sim uArch: Shader 95 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x15aa6c10, kernel=0x84452350
thread block = 0,6,0
GPGPU-Sim uArch: Shader 88 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x145a4230, kernel=0x84452350
thread block = 1,6,0
GPGPU-Sim uArch: Shader 98 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x163a7e70, kernel=0x84452350
thread block = 2,6,0
GPGPU-Sim uArch: Shader 99 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x166a8450, kernel=0x84452350
thread block = 3,6,0
GPGPU-Sim uArch: Shader 100 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x169a8a30, kernel=0x84452350
thread block = 4,6,0
GPGPU-Sim uArch: Shader 101 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x16ca9010, kernel=0x84452350
thread block = 5,6,0
GPGPU-Sim uArch: Shader 102 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x16fa95f0, kernel=0x84452350
thread block = 6,6,0
GPGPU-Sim uArch: Shader 103 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x172a9bd0, kernel=0x84452350
thread block = 7,6,0
GPGPU-Sim uArch: Shader 96 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x15da71f0, kernel=0x84452350
thread block = 8,6,0
GPGPU-Sim uArch: Shader 97 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x160a7890, kernel=0x84452350
thread block = 9,6,0
GPGPU-Sim uArch: Shader 104 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x175aa1b0, kernel=0x84452350
thread block = 10,6,0
GPGPU-Sim uArch: Shader 105 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x178aa850, kernel=0x84452350
thread block = 11,6,0
GPGPU-Sim uArch: Shader 106 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x17baae30, kernel=0x84452350
thread block = 12,6,0
GPGPU-Sim uArch: Shader 107 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x17eab410, kernel=0x84452350
thread block = 0,7,0
GPGPU-Sim uArch: Shader 108 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x181ab9f0, kernel=0x84452350
thread block = 1,7,0
GPGPU-Sim uArch: Shader 109 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x184abfd0, kernel=0x84452350
thread block = 2,7,0
GPGPU-Sim uArch: Shader 110 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x187ac5b0, kernel=0x84452350
thread block = 3,7,0
GPGPU-Sim uArch: Shader 111 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x18aacb90, kernel=0x84452350
thread block = 4,7,0
GPGPU-Sim uArch: Shader 112 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x18dad170, kernel=0x84452350
thread block = 5,7,0
GPGPU-Sim uArch: Shader 113 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x190ad810, kernel=0x84452350
thread block = 6,7,0
GPGPU-Sim uArch: Shader 114 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x193addf0, kernel=0x84452350
thread block = 7,7,0
GPGPU-Sim uArch: Shader 115 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x196ae3d0, kernel=0x84452350
thread block = 8,7,0
GPGPU-Sim uArch: Shader 116 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x199ae9b0, kernel=0x84452350
thread block = 9,7,0
GPGPU-Sim uArch: Shader 117 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x19caef90, kernel=0x84452350
thread block = 10,7,0
GPGPU-Sim uArch: Shader 118 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x19faf570, kernel=0x84452350
thread block = 11,7,0
GPGPU-Sim uArch: Shader 119 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1a2afb50, kernel=0x84452350
thread block = 12,7,0
GPGPU-Sim uArch: Shader 120 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1a5b0130, kernel=0x84452350
thread block = 0,8,0
GPGPU-Sim uArch: Shader 121 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1a8b07d0, kernel=0x84452350
thread block = 1,8,0
GPGPU-Sim uArch: Shader 122 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1abb0db0, kernel=0x84452350
thread block = 2,8,0
GPGPU-Sim uArch: Shader 123 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1aeb1390, kernel=0x84452350
thread block = 3,8,0
GPGPU-Sim uArch: Shader 124 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1b1b1970, kernel=0x84452350
thread block = 4,8,0
GPGPU-Sim uArch: Shader 125 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1b4b1f50, kernel=0x84452350
thread block = 5,8,0
GPGPU-Sim uArch: Shader 126 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1b7b2530, kernel=0x84452350
thread block = 6,8,0
GPGPU-Sim uArch: Shader 127 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1bab2b10, kernel=0x84452350
thread block = 7,8,0
GPGPU-Sim uArch: Shader 128 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1bdb30f0, kernel=0x84452350
thread block = 8,8,0
GPGPU-Sim uArch: Shader 129 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1c0b3790, kernel=0x84452350
thread block = 9,8,0
GPGPU-Sim uArch: Shader 130 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1c3b3d70, kernel=0x84452350
thread block = 10,8,0
GPGPU-Sim uArch: Shader 131 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1c6b4350, kernel=0x84452350
thread block = 11,8,0
GPGPU-Sim uArch: Shader 132 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1c9b4930, kernel=0x84452350
thread block = 12,8,0
GPGPU-Sim uArch: Shader 133 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1ccb4f10, kernel=0x84452350
thread block = 0,9,0
GPGPU-Sim uArch: Shader 134 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1cfb54f0, kernel=0x84452350
thread block = 1,9,0
GPGPU-Sim uArch: Shader 135 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1d2b5ad0, kernel=0x84452350
thread block = 2,9,0
GPGPU-Sim uArch: Shader 136 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1d5b60b0, kernel=0x84452350
thread block = 3,9,0
GPGPU-Sim uArch: Shader 137 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1d8b6750, kernel=0x84452350
thread block = 4,9,0
GPGPU-Sim uArch: Shader 138 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1dbb6d30, kernel=0x84452350
thread block = 5,9,0
GPGPU-Sim uArch: Shader 139 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1deb7310, kernel=0x84452350
thread block = 6,9,0
GPGPU-Sim uArch: Shader 140 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1e1b78f0, kernel=0x84452350
thread block = 7,9,0
GPGPU-Sim uArch: Shader 141 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1e4b7ed0, kernel=0x84452350
thread block = 8,9,0
GPGPU-Sim uArch: Shader 142 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1e7b84b0, kernel=0x84452350
thread block = 9,9,0
GPGPU-Sim uArch: Shader 143 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1eab8a90, kernel=0x84452350
thread block = 10,9,0
GPGPU-Sim uArch: Shader 144 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1edb9070, kernel=0x84452350
thread block = 11,9,0
GPGPU-Sim uArch: Shader 145 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1f0b9710, kernel=0x84452350
thread block = 12,9,0
GPGPU-Sim uArch: Shader 146 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1f3b9cf0, kernel=0x84452350
thread block = 0,10,0
GPGPU-Sim uArch: Shader 147 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1f6ba2d0, kernel=0x84452350
thread block = 1,10,0
GPGPU-Sim uArch: Shader 148 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1f9ba8b0, kernel=0x84452350
thread block = 2,10,0
GPGPU-Sim uArch: Shader 149 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1fcbae90, kernel=0x84452350
thread block = 3,10,0
GPGPU-Sim uArch: Shader 150 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1ffbb470, kernel=0x84452350
thread block = 4,10,0
GPGPU-Sim uArch: Shader 151 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x202bba50, kernel=0x84452350
thread block = 5,10,0
GPGPU-Sim uArch: Shader 152 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x205bc030, kernel=0x84452350
thread block = 6,10,0
GPGPU-Sim uArch: Shader 153 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x208bc6d0, kernel=0x84452350
thread block = 7,10,0
GPGPU-Sim uArch: Shader 154 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x20bbccb0, kernel=0x84452350
thread block = 8,10,0
GPGPU-Sim uArch: Shader 155 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x20ebd290, kernel=0x84452350
thread block = 9,10,0
GPGPU-Sim uArch: Shader 156 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x211bd870, kernel=0x84452350
thread block = 10,10,0
GPGPU-Sim uArch: Shader 157 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x214bde50, kernel=0x84452350
thread block = 11,10,0
GPGPU-Sim uArch: Shader 158 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x217be430, kernel=0x84452350
thread block = 12,10,0
GPGPU-Sim uArch: Shader 159 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x21abea10, kernel=0x84452350
thread block = 0,11,0
GPGPU-Sim uArch: Shader 160 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x21dbeff0, kernel=0x84452350
thread block = 1,11,0
GPGPU-Sim uArch: Shader 161 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x220bf690, kernel=0x84452350
thread block = 2,11,0
GPGPU-Sim uArch: Shader 162 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x223bfc70, kernel=0x84452350
thread block = 3,11,0
GPGPU-Sim uArch: Shader 163 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x226c0250, kernel=0x84452350
thread block = 4,11,0
GPGPU-Sim uArch: Shader 164 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x229c0830, kernel=0x84452350
thread block = 5,11,0
GPGPU-Sim uArch: Shader 165 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x22cc0e10, kernel=0x84452350
thread block = 6,11,0
GPGPU-Sim uArch: Shader 166 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x22fc13f0, kernel=0x84452350
thread block = 7,11,0
GPGPU-Sim uArch: Shader 167 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x232c19d0, kernel=0x84452350
thread block = 8,11,0
GPGPU-Sim uArch: Shader 168 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x235c1fb0, kernel=0x84452350
thread block = 9,11,0
GPGPU-Sim uArch: Shader 169 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x238c2650, kernel=0x84452350
thread block = 10,11,0
GPGPU-Sim uArch: Shader 170 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x23bc2c30, kernel=0x84452350
thread block = 11,11,0
GPGPU-Sim uArch: Shader 171 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x23ec3210, kernel=0x84452350
thread block = 12,11,0
GPGPU-Sim uArch: Shader 172 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x241c37f0, kernel=0x84452350
thread block = 0,12,0
GPGPU-Sim uArch: Shader 173 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x244c3dd0, kernel=0x84452350
thread block = 1,12,0
GPGPU-Sim uArch: Shader 174 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x247c43b0, kernel=0x84452350
thread block = 2,12,0
GPGPU-Sim uArch: Shader 175 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x24ac4990, kernel=0x84452350
thread block = 3,12,0
GPGPU-Sim uArch: Shader 177 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x250c5610, kernel=0x84452350
thread block = 4,12,0
GPGPU-Sim uArch: Shader 178 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x253c5bf0, kernel=0x84452350
thread block = 5,12,0
GPGPU-Sim uArch: Shader 179 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x256c61d0, kernel=0x84452350
thread block = 6,12,0
GPGPU-Sim uArch: Shader 180 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x259c67b0, kernel=0x84452350
thread block = 7,12,0
GPGPU-Sim uArch: Shader 181 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x25cc6d90, kernel=0x84452350
thread block = 8,12,0
GPGPU-Sim uArch: Shader 182 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x25fc7370, kernel=0x84452350
thread block = 9,12,0
GPGPU-Sim uArch: Shader 183 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x262c7950, kernel=0x84452350
thread block = 10,12,0
GPGPU-Sim uArch: Shader 176 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x24dc4f70, kernel=0x84452350
thread block = 11,12,0
GPGPU-Sim uArch: Shader 186 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x26bc8bb0, kernel=0x84452350
thread block = 12,12,0
Destroy streams for kernel 16: size 0
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 7774
gpu_sim_insn = 1200512
gpu_ipc =     154.4265
gpu_tot_sim_cycle = 107562
gpu_tot_sim_insn = 9880120
gpu_tot_ipc =      91.8551
gpu_tot_issued_cta = 1368
gpu_occupancy = 10.2277% 
gpu_tot_occupancy = 10.1960% 
max_total_param_size = 0
gpu_stall_dramfull = 7182
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6273
partiton_level_parallism_total  =       2.5613
partiton_level_parallism_util =      19.5505
partiton_level_parallism_util_total  =      17.7557
L2_BW  =     167.6210 GB/Sec
L2_BW_total  =      92.7800 GB/Sec
gpu_total_sim_rate=5175

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4225, Miss = 1904, Miss_rate = 0.451, Pending_hits = 1919, Reservation_fails = 1156
	L1D_cache_core[1]: Access = 7279, Miss = 2989, Miss_rate = 0.411, Pending_hits = 3510, Reservation_fails = 1428
	L1D_cache_core[2]: Access = 10608, Miss = 4022, Miss_rate = 0.379, Pending_hits = 5339, Reservation_fails = 2602
	L1D_cache_core[3]: Access = 10335, Miss = 3958, Miss_rate = 0.383, Pending_hits = 5296, Reservation_fails = 2869
	L1D_cache_core[4]: Access = 10328, Miss = 3979, Miss_rate = 0.385, Pending_hits = 5339, Reservation_fails = 2588
	L1D_cache_core[5]: Access = 10216, Miss = 3935, Miss_rate = 0.385, Pending_hits = 5283, Reservation_fails = 2486
	L1D_cache_core[6]: Access = 10128, Miss = 3900, Miss_rate = 0.385, Pending_hits = 5240, Reservation_fails = 2308
	L1D_cache_core[7]: Access = 10328, Miss = 3979, Miss_rate = 0.385, Pending_hits = 5339, Reservation_fails = 2641
	L1D_cache_core[8]: Access = 10240, Miss = 3944, Miss_rate = 0.385, Pending_hits = 5296, Reservation_fails = 2743
	L1D_cache_core[9]: Access = 10000, Miss = 3847, Miss_rate = 0.385, Pending_hits = 5175, Reservation_fails = 1919
	L1D_cache_core[10]: Access = 9560, Miss = 3671, Miss_rate = 0.384, Pending_hits = 5019, Reservation_fails = 1768
	L1D_cache_core[11]: Access = 6860, Miss = 2622, Miss_rate = 0.382, Pending_hits = 3598, Reservation_fails = 1631
	L1D_cache_core[12]: Access = 7189, Miss = 2999, Miss_rate = 0.417, Pending_hits = 3552, Reservation_fails = 1957
	L1D_cache_core[13]: Access = 9872, Miss = 3710, Miss_rate = 0.376, Pending_hits = 5007, Reservation_fails = 1670
	L1D_cache_core[14]: Access = 9700, Miss = 3662, Miss_rate = 0.378, Pending_hits = 4964, Reservation_fails = 1576
	L1D_cache_core[15]: Access = 9912, Miss = 3767, Miss_rate = 0.380, Pending_hits = 5123, Reservation_fails = 1660
	L1D_cache_core[16]: Access = 9592, Miss = 3643, Miss_rate = 0.380, Pending_hits = 4964, Reservation_fails = 1699
	L1D_cache_core[17]: Access = 9792, Miss = 3722, Miss_rate = 0.380, Pending_hits = 5063, Reservation_fails = 1730
	L1D_cache_core[18]: Access = 9688, Miss = 3679, Miss_rate = 0.380, Pending_hits = 4981, Reservation_fails = 1614
	L1D_cache_core[19]: Access = 9592, Miss = 3643, Miss_rate = 0.380, Pending_hits = 4964, Reservation_fails = 1604
	L1D_cache_core[20]: Access = 9912, Miss = 3767, Miss_rate = 0.380, Pending_hits = 5123, Reservation_fails = 2289
	L1D_cache_core[21]: Access = 8872, Miss = 3383, Miss_rate = 0.381, Pending_hits = 4568, Reservation_fails = 1187
	L1D_cache_core[22]: Access = 5608, Miss = 2180, Miss_rate = 0.389, Pending_hits = 2773, Reservation_fails = 648
	L1D_cache_core[23]: Access = 3697, Miss = 1648, Miss_rate = 0.446, Pending_hits = 1649, Reservation_fails = 323
	L1D_cache_core[24]: Access = 6864, Miss = 2594, Miss_rate = 0.378, Pending_hits = 3365, Reservation_fails = 875
	L1D_cache_core[25]: Access = 6735, Miss = 2560, Miss_rate = 0.380, Pending_hits = 3336, Reservation_fails = 895
	L1D_cache_core[26]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 881
	L1D_cache_core[27]: Access = 6624, Miss = 2541, Miss_rate = 0.384, Pending_hits = 3336, Reservation_fails = 854
	L1D_cache_core[28]: Access = 6744, Miss = 2586, Miss_rate = 0.383, Pending_hits = 3396, Reservation_fails = 1242
	L1D_cache_core[29]: Access = 6680, Miss = 2563, Miss_rate = 0.384, Pending_hits = 3364, Reservation_fails = 1079
	L1D_cache_core[30]: Access = 6624, Miss = 2541, Miss_rate = 0.384, Pending_hits = 3336, Reservation_fails = 887
	L1D_cache_core[31]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1184
	L1D_cache_core[32]: Access = 6232, Miss = 2409, Miss_rate = 0.387, Pending_hits = 3140, Reservation_fails = 895
	L1D_cache_core[33]: Access = 5960, Miss = 2322, Miss_rate = 0.390, Pending_hits = 3004, Reservation_fails = 1017
	L1D_cache_core[34]: Access = 3868, Miss = 1511, Miss_rate = 0.391, Pending_hits = 1951, Reservation_fails = 892
	L1D_cache_core[35]: Access = 4019, Miss = 1816, Miss_rate = 0.452, Pending_hits = 1825, Reservation_fails = 909
	L1D_cache_core[36]: Access = 7456, Miss = 2873, Miss_rate = 0.385, Pending_hits = 3669, Reservation_fails = 2165
	L1D_cache_core[37]: Access = 7267, Miss = 2817, Miss_rate = 0.388, Pending_hits = 3612, Reservation_fails = 2382
	L1D_cache_core[38]: Access = 7272, Miss = 2842, Miss_rate = 0.391, Pending_hits = 3668, Reservation_fails = 4082
	L1D_cache_core[39]: Access = 7160, Miss = 2798, Miss_rate = 0.391, Pending_hits = 3612, Reservation_fails = 2344
	L1D_cache_core[40]: Access = 7104, Miss = 2776, Miss_rate = 0.391, Pending_hits = 3584, Reservation_fails = 1858
	L1D_cache_core[41]: Access = 7272, Miss = 2842, Miss_rate = 0.391, Pending_hits = 3668, Reservation_fails = 3314
	L1D_cache_core[42]: Access = 7160, Miss = 2798, Miss_rate = 0.391, Pending_hits = 3612, Reservation_fails = 1984
	L1D_cache_core[43]: Access = 7140, Miss = 2774, Miss_rate = 0.389, Pending_hits = 3668, Reservation_fails = 1984
	L1D_cache_core[44]: Access = 6896, Miss = 2662, Miss_rate = 0.386, Pending_hits = 3612, Reservation_fails = 1777
	L1D_cache_core[45]: Access = 3869, Miss = 1508, Miss_rate = 0.390, Pending_hits = 1967, Reservation_fails = 1263
	L1D_cache_core[46]: Access = 4081, Miss = 1844, Miss_rate = 0.452, Pending_hits = 1853, Reservation_fails = 2418
	L1D_cache_core[47]: Access = 6816, Miss = 2573, Miss_rate = 0.377, Pending_hits = 3341, Reservation_fails = 1341
	L1D_cache_core[48]: Access = 6670, Miss = 2534, Miss_rate = 0.380, Pending_hits = 3304, Reservation_fails = 1606
	L1D_cache_core[49]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1308
	L1D_cache_core[50]: Access = 6560, Miss = 2515, Miss_rate = 0.383, Pending_hits = 3304, Reservation_fails = 1244
	L1D_cache_core[51]: Access = 6728, Miss = 2581, Miss_rate = 0.384, Pending_hits = 3388, Reservation_fails = 1208
	L1D_cache_core[52]: Access = 6632, Miss = 2542, Miss_rate = 0.383, Pending_hits = 3340, Reservation_fails = 1244
	L1D_cache_core[53]: Access = 6560, Miss = 2515, Miss_rate = 0.383, Pending_hits = 3304, Reservation_fails = 1225
	L1D_cache_core[54]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1265
	L1D_cache_core[55]: Access = 6036, Miss = 2319, Miss_rate = 0.384, Pending_hits = 3040, Reservation_fails = 869
	L1D_cache_core[56]: Access = 5680, Miss = 2189, Miss_rate = 0.385, Pending_hits = 2860, Reservation_fails = 789
	L1D_cache_core[57]: Access = 3343, Miss = 1258, Miss_rate = 0.376, Pending_hits = 1681, Reservation_fails = 238
	L1D_cache_core[58]: Access = 3473, Miss = 1553, Miss_rate = 0.447, Pending_hits = 1545, Reservation_fails = 336
	L1D_cache_core[59]: Access = 6384, Miss = 2356, Miss_rate = 0.369, Pending_hits = 3117, Reservation_fails = 491
	L1D_cache_core[60]: Access = 6210, Miss = 2308, Miss_rate = 0.372, Pending_hits = 3068, Reservation_fails = 440
	L1D_cache_core[61]: Access = 6200, Miss = 2325, Miss_rate = 0.375, Pending_hits = 3116, Reservation_fails = 457
	L1D_cache_core[62]: Access = 6104, Miss = 2289, Miss_rate = 0.375, Pending_hits = 3068, Reservation_fails = 458
	L1D_cache_core[63]: Access = 6032, Miss = 2262, Miss_rate = 0.375, Pending_hits = 3032, Reservation_fails = 396
	L1D_cache_core[64]: Access = 6200, Miss = 2325, Miss_rate = 0.375, Pending_hits = 3116, Reservation_fails = 446
	L1D_cache_core[65]: Access = 6104, Miss = 2289, Miss_rate = 0.375, Pending_hits = 3068, Reservation_fails = 414
	L1D_cache_core[66]: Access = 6004, Miss = 2257, Miss_rate = 0.376, Pending_hits = 3052, Reservation_fails = 417
	L1D_cache_core[67]: Access = 5712, Miss = 2153, Miss_rate = 0.377, Pending_hits = 2940, Reservation_fails = 424
	L1D_cache_core[68]: Access = 3248, Miss = 1219, Miss_rate = 0.375, Pending_hits = 1640, Reservation_fails = 242
	L1D_cache_core[69]: Access = 3551, Miss = 1586, Miss_rate = 0.447, Pending_hits = 1581, Reservation_fails = 353
	L1D_cache_core[70]: Access = 6816, Miss = 2576, Miss_rate = 0.378, Pending_hits = 3336, Reservation_fails = 1985
	L1D_cache_core[71]: Access = 6629, Miss = 2520, Miss_rate = 0.380, Pending_hits = 3284, Reservation_fails = 2614
	L1D_cache_core[72]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1683
	L1D_cache_core[73]: Access = 6520, Miss = 2501, Miss_rate = 0.384, Pending_hits = 3284, Reservation_fails = 1391
	L1D_cache_core[74]: Access = 6688, Miss = 2564, Miss_rate = 0.383, Pending_hits = 3368, Reservation_fails = 2134
	L1D_cache_core[75]: Access = 6632, Miss = 2545, Miss_rate = 0.384, Pending_hits = 3340, Reservation_fails = 1194
	L1D_cache_core[76]: Access = 6520, Miss = 2501, Miss_rate = 0.384, Pending_hits = 3280, Reservation_fails = 1193
	L1D_cache_core[77]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1263
	L1D_cache_core[78]: Access = 5932, Miss = 2305, Miss_rate = 0.389, Pending_hits = 2956, Reservation_fails = 1006
	L1D_cache_core[79]: Access = 5512, Miss = 2172, Miss_rate = 0.394, Pending_hits = 2712, Reservation_fails = 1098
	L1D_total_cache_accesses = 558856
	L1D_total_cache_misses = 215810
	L1D_total_cache_miss_rate = 0.3862
	L1D_total_cache_pending_hits = 281671
	L1D_total_cache_reservation_fails = 114049
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 281671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 281671
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106655
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 64319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 651418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 189109

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7394
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106655
ctas_completed 1368, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
122, 122, 122, 77, 32, 32, 32, 32, 
gpgpu_n_tot_thrd_icount = 11120576
gpgpu_n_tot_w_icount = 347518
gpgpu_n_stall_shd_mem = 238807
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86388
gpgpu_n_mem_write_global = 189109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1007044
gpgpu_n_store_insn = 336224
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 221107
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17700
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:230098	W0_Idle:6261197	W0_Scoreboard:5473451	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:166	W9:45	W10:166	W11:45	W12:166	W13:45	W14:166	W15:45	W16:4202	W17:1	W18:2243	W19:1	W20:2242	W21:1	W22:2258	W23:1	W24:2257	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:294352
single_issue_nums: WS0:88378	WS1:86922	WS2:86506	WS3:85712	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 691104 {8:86388,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7564360 {40:189109,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3455520 {40:86388,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1512872 {8:189109,}
maxmflatency = 1566 
max_icnt2mem_latency = 847 
maxmrqlatency = 57 
max_icnt2sh_latency = 1028 
averagemflatency = 598 
avg_icnt2mem_latency = 190 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 242 
mrq_lat_table:2122 	1465 	999 	644 	339 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15677 	95707 	144742 	19371 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	14812 	43444 	50650 	77571 	87663 	1357 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7920 	6832 	8929 	13599 	21305 	39589 	60996 	87943 	28383 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	22 	17 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5406      5411      5560      5360      5414      5398         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5544      5397      5443      5447      5410      5365         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5409      5414      5463      5382      5376      5703         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5386      5415      5370      5458      5707      5386         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5535      5389      5409      5378      5395      5390         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5402      5543      5386      5422      5391      5386         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5417      5406      5442      5403      5402      5365         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5394      5465      5369      5358      5374      5699         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5398      5386      5454      5543      5377      5368         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5512      5403      5373      5361      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5398      5387      5373      5362      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5401      5434      5402      5356      5369         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5527      5395      5372      5423      5422      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5407      5442      5414      5361      5377      5366         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5519      5394      5406      5450      5803      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5393      5552      5471      5413      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5402      5410      5365      5406      5398      5690         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5386      5390      5430      5387      5394      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5409      5417      5386      5374      5358      5370         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5386      5394      5470      5446      5698      5394         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5418      5406      5383      5438      5378      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5523      5385      5442      5399      5360      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5457      5398      5423      5418      5611      5369         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5397      5540      5364      5373      5379      5687         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5395      5543      5544      5377      5361      5373         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5407      5402      5366      5438      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5391      5539      5368      5357      5398      5394         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5406      5403      5451      5422      5414      5373         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5531      5462      5365      5386      5361      5399         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5403      5414      5413      5376      5382      5372         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5386      5527      5406      5356      5819      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5660      5386      5478      5399      5362      5390         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      31709     31754     31099     28362     31257     29733    none      none      none      none      none      none      none      none      none      none  
dram[1]:      30652     30185     28250     27713     28286     27585    none      none      none      none      none      none      none      none      none      none  
dram[2]:      23858     32125     29068     27877     27654     29334    none      none      none      none      none      none      none      none      none      none  
dram[3]:      31622     33039     28152     26105     28405     26503    none      none      none      none      none      none      none      none      none      none  
dram[4]:      33599     30136     29636     27547     30447     29673    none      none      none      none      none      none      none      none      none      none  
dram[5]:      33844     34131     29033     26660     26979     27435    none      none      none      none      none      none      none      none      none      none  
dram[6]:      34069     34763     28857     26792     29456     27274    none      none      none      none      none      none      none      none      none      none  
dram[7]:      27518     30858     29250     26720     30548     29701    none      none      none      none      none      none      none      none      none      none  
dram[8]:      28233     26737     26717     24972     26030     25061    none      none      none      none      none      none      none      none      none      none  
dram[9]:      35246     33314     29286     27098     30361     29107    none      none      none      none      none      none      none      none      none      none  
dram[10]:      32724     28867     30071     26188     29588     28541    none      none      none      none      none      none      none      none      none      none  
dram[11]:      31880     31167     27891     25162     27688     26998    none      none      none      none      none      none      none      none      none      none  
dram[12]:      18521     29178     25744     26030     26090     25505    none      none      none      none      none      none      none      none      none      none  
dram[13]:      32724     30288     28565     28755     29226     27997    none      none      none      none      none      none      none      none      none      none  
dram[14]:      35676     32762     27511     27882     28381     27065    none      none      none      none      none      none      none      none      none      none  
dram[15]:      29571     34697     27584     28447     26756     26416    none      none      none      none      none      none      none      none      none      none  
dram[16]:      30790     32834     32385     30165     31950     31233    none      none      none      none      none      none      none      none      none      none  
dram[17]:      30098     31599     28044     28957     27758     27576    none      none      none      none      none      none      none      none      none      none  
dram[18]:      28871     33018     29949     31383     27848     28596    none      none      none      none      none      none      none      none      none      none  
dram[19]:      33765     32870     30529     31414     31439     29587    none      none      none      none      none      none      none      none      none      none  
dram[20]:      35936     33913     30513     30690     26941     30049    none      none      none      none      none      none      none      none      none      none  
dram[21]:      33395     29324     32511     33096     29421     30330    none      none      none      none      none      none      none      none      none      none  
dram[22]:      29136     28796     32449     31682     30455     31083    none      none      none      none      none      none      none      none      none      none  
dram[23]:      31421     32311     31133     32748     29324     32577    none      none      none      none      none      none      none      none      none      none  
dram[24]:      29045     32770     32036     30575     30028     29556    none      none      none      none      none      none      none      none      none      none  
dram[25]:      33094     32895     30221     29587     29157     30402    none      none      none      none      none      none      none      none      none      none  
dram[26]:      28399     31957     32713     31043     30456     32239    none      none      none      none      none      none      none      none      none      none  
dram[27]:      32799     32474     30346     30298     28777     29900    none      none      none      none      none      none      none      none      none      none  
dram[28]:      34289     28578     30469     31172     29373     30542    none      none      none      none      none      none      none      none      none      none  
dram[29]:      31902     32557     32887     30879     31890     32584    none      none      none      none      none      none      none      none      none      none  
dram[30]:      33637     38073     30887     29491     30319     31115    none      none      none      none      none      none      none      none      none      none  
dram[31]:      30655     27940     32782     31346     29227     30304    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        568       527      1371      1351      1394      1391         0         0         0         0         0         0         0         0         0         0
dram[1]:        497       466      1421      1321      1381      1427         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       519      1477      1434      1301      1249         0         0         0         0         0         0         0         0         0         0
dram[3]:        611       596      1218      1296      1353      1243         0         0         0         0         0         0         0         0         0         0
dram[4]:        492       581      1296      1297      1486      1449         0         0         0         0         0         0         0         0         0         0
dram[5]:        496       498      1269      1253      1270      1345         0         0         0         0         0         0         0         0         0         0
dram[6]:        491       497      1207      1198      1214      1247         0         0         0         0         0         0         0         0         0         0
dram[7]:        589       515      1312      1356      1355      1370         0         0         0         0         0         0         0         0         0         0
dram[8]:        591       340      1556      1517      1555      1534         0         0         0         0         0         0         0         0         0         0
dram[9]:        470       713      1466      1301      1278      1290         0         0         0         0         0         0         0         0         0         0
dram[10]:        613       368      1456      1380      1372      1366         0         0         0         0         0         0         0         0         0         0
dram[11]:        478       704      1488      1501      1551      1566         0         0         0         0         0         0         0         0         0         0
dram[12]:        475       349      1298      1334      1312      1330         0         0         0         0         0         0         0         0         0         0
dram[13]:        610       400      1185      1231      1289      1286         0         0         0         0         0         0         0         0         0         0
dram[14]:        580       596      1308      1285      1452      1373         0         0         0         0         0         0         0         0         0         0
dram[15]:        456       511      1377      1338      1342      1312         0         0         0         0         0         0         0         0         0         0
dram[16]:        511       410      1414      1441      1428      1419         0         0         0         0         0         0         0         0         0         0
dram[17]:        500       498      1384      1363      1437      1392         0         0         0         0         0         0         0         0         0         0
dram[18]:        533       423      1382      1387      1421      1393         0         0         0         0         0         0         0         0         0         0
dram[19]:        570       583      1351      1363      1364      1369         0         0         0         0         0         0         0         0         0         0
dram[20]:        507       593      1345      1274      1367      1275         0         0         0         0         0         0         0         0         0         0
dram[21]:        740       459      1357      1426      1283      1360         0         0         0         0         0         0         0         0         0         0
dram[22]:        394       481      1361      1395      1379      1359         0         0         0         0         0         0         0         0         0         0
dram[23]:        586       496      1471      1521      1472      1492         0         0         0         0         0         0         0         0         0         0
dram[24]:        447       510      1407      1409      1422      1426         0         0         0         0         0         0         0         0         0         0
dram[25]:        501       593      1307      1303      1317      1286         0         0         0         0         0         0         0         0         0         0
dram[26]:        385       508      1403      1405      1366      1367         0         0         0         0         0         0         0         0         0         0
dram[27]:        502       604      1393      1453      1398      1438         0         0         0         0         0         0         0         0         0         0
dram[28]:        495       408      1407      1291      1403      1344         0         0         0         0         0         0         0         0         0         0
dram[29]:        602       383      1311      1449      1323      1326         0         0         0         0         0         0         0         0         0         0
dram[30]:        605       626      1375      1453      1427      1482         0         0         0         0         0         0         0         0         0         0
dram[31]:        607       390      1415      1396      1430      1397         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80585 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002179
n_activity=398 dram_eff=0.4422
bk0: 3a 80754i bk1: 3a 80754i bk2: 41a 80738i bk3: 49a 80720i bk4: 40a 80717i bk5: 40a 80706i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.392045
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564315 

BW Util details:
bwutil = 0.002179 
total_CMD = 80766 
util_bw = 176 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 80521 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80585 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002179 
Either_Row_CoL_Bus_Util = 0.002241 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005525 
queue_avg = 0.005510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00550974
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80588 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00213
n_activity=371 dram_eff=0.4636
bk0: 1a 80754i bk1: 3a 80754i bk2: 40a 80743i bk3: 48a 80724i bk4: 40a 80725i bk5: 40a 80690i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568465
Bank_Level_Parallism_Col = 1.576271
Bank_Level_Parallism_Ready = 1.459302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576271 

BW Util details:
bwutil = 0.002130 
total_CMD = 80766 
util_bw = 172 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 80525 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80588 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002130 
Either_Row_CoL_Bus_Util = 0.002204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00502687
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80585 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002167
n_activity=353 dram_eff=0.4958
bk0: 3a 80754i bk1: 3a 80754i bk2: 40a 80736i bk3: 49a 80725i bk4: 40a 80726i bk5: 40a 80690i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.700441
Bank_Level_Parallism_Col = 1.704036
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.704036 

BW Util details:
bwutil = 0.002167 
total_CMD = 80766 
util_bw = 175 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 80539 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80585 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002167 
Either_Row_CoL_Bus_Util = 0.002241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00786222
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80585 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002179
n_activity=416 dram_eff=0.4231
bk0: 2a 80754i bk1: 3a 80754i bk2: 43a 80738i bk3: 48a 80724i bk4: 40a 80711i bk5: 40a 80705i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550201
Bank_Level_Parallism_Col = 1.557377
Bank_Level_Parallism_Ready = 1.448864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557377 

BW Util details:
bwutil = 0.002179 
total_CMD = 80766 
util_bw = 176 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 80517 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80585 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002179 
Either_Row_CoL_Bus_Util = 0.002241 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005525 
queue_avg = 0.008754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00875368
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80587 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002154
n_activity=340 dram_eff=0.5118
bk0: 1a 80754i bk1: 4a 80752i bk2: 41a 80731i bk3: 48a 80719i bk4: 40a 80718i bk5: 40a 80695i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.691983
Bank_Level_Parallism_Col = 1.688034
Bank_Level_Parallism_Ready = 1.465517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.688034 

BW Util details:
bwutil = 0.002154 
total_CMD = 80766 
util_bw = 174 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 80529 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80587 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002154 
Either_Row_CoL_Bus_Util = 0.002216 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005587 
queue_avg = 0.004160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00416017
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80586 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002167
n_activity=367 dram_eff=0.4768
bk0: 2a 80754i bk1: 1a 80754i bk2: 42a 80739i bk3: 50a 80716i bk4: 40a 80716i bk5: 40a 80709i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.002167 
total_CMD = 80766 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 80521 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80586 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002167 
Either_Row_CoL_Bus_Util = 0.002229 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005556 
queue_avg = 0.005163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00516306
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80586 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002154
n_activity=357 dram_eff=0.4874
bk0: 2a 80754i bk1: 2a 80754i bk2: 41a 80736i bk3: 49a 80721i bk4: 40a 80717i bk5: 40a 80695i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617284
Bank_Level_Parallism_Col = 1.610879
Bank_Level_Parallism_Ready = 1.471264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.610879 

BW Util details:
bwutil = 0.002154 
total_CMD = 80766 
util_bw = 174 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 80523 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80586 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002154 
Either_Row_CoL_Bus_Util = 0.002229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00913751
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80586 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002167
n_activity=382 dram_eff=0.4581
bk0: 5a 80754i bk1: 2a 80754i bk2: 40a 80738i bk3: 48a 80726i bk4: 40a 80719i bk5: 40a 80694i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.656652
Bank_Level_Parallism_Col = 1.659389
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.659389 

BW Util details:
bwutil = 0.002167 
total_CMD = 80766 
util_bw = 175 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 80533 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80586 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002167 
Either_Row_CoL_Bus_Util = 0.002229 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005556 
queue_avg = 0.013050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.01305
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80585 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002167
n_activity=467 dram_eff=0.3747
bk0: 4a 80754i bk1: 1a 80754i bk2: 41a 80743i bk3: 49a 80722i bk4: 40a 80715i bk5: 40a 80710i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462745
Bank_Level_Parallism_Col = 1.462151
Bank_Level_Parallism_Ready = 1.348571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462151 

BW Util details:
bwutil = 0.002167 
total_CMD = 80766 
util_bw = 175 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 80511 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80585 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002167 
Either_Row_CoL_Bus_Util = 0.002241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00622787
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80585 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002167
n_activity=437 dram_eff=0.4005
bk0: 1a 80754i bk1: 4a 80753i bk2: 42a 80738i bk3: 48a 80721i bk4: 40a 80725i bk5: 40a 80695i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533864
Bank_Level_Parallism_Col = 1.534413
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530364 

BW Util details:
bwutil = 0.002167 
total_CMD = 80766 
util_bw = 175 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 80515 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80585 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002167 
Either_Row_CoL_Bus_Util = 0.002241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00282297
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80586 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002154
n_activity=417 dram_eff=0.4173
bk0: 4a 80754i bk1: 1a 80754i bk2: 40a 80739i bk3: 49a 80720i bk4: 40a 80718i bk5: 40a 80706i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592437
Bank_Level_Parallism_Col = 1.587234
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587234 

BW Util details:
bwutil = 0.002154 
total_CMD = 80766 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 80528 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80586 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002154 
Either_Row_CoL_Bus_Util = 0.002229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00205532
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80588 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002142
n_activity=451 dram_eff=0.3836
bk0: 1a 80754i bk1: 4a 80753i bk2: 40a 80744i bk3: 48a 80726i bk4: 40a 80724i bk5: 40a 80705i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.390805
Bank_Level_Parallism_Col = 1.389105
Bank_Level_Parallism_Ready = 1.346821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389105 

BW Util details:
bwutil = 0.002142 
total_CMD = 80766 
util_bw = 173 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 80505 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80588 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002142 
Either_Row_CoL_Bus_Util = 0.002204 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005618 
queue_avg = 0.002872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0028725
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80596 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002031
n_activity=380 dram_eff=0.4316
bk0: 1a 80754i bk1: 2a 80753i bk2: 41a 80741i bk3: 40a 80736i bk4: 40a 80733i bk5: 40a 80700i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429167
Bank_Level_Parallism_Col = 1.419492
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419492 

BW Util details:
bwutil = 0.002031 
total_CMD = 80766 
util_bw = 164 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 80526 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80596 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002031 
Either_Row_CoL_Bus_Util = 0.002105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00518783
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80594 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002068
n_activity=371 dram_eff=0.4501
bk0: 4a 80754i bk1: 2a 80754i bk2: 41a 80739i bk3: 40a 80738i bk4: 40a 80719i bk5: 40a 80710i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551111
Bank_Level_Parallism_Col = 1.545045
Bank_Level_Parallism_Ready = 1.347305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545045 

BW Util details:
bwutil = 0.002068 
total_CMD = 80766 
util_bw = 167 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 80541 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80594 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002068 
Either_Row_CoL_Bus_Util = 0.002130 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005814 
queue_avg = 0.002241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00224104
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80593 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002092
n_activity=372 dram_eff=0.4543
bk0: 2a 80753i bk1: 4a 80753i bk2: 42a 80733i bk3: 41a 80728i bk4: 40a 80710i bk5: 40a 80696i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.704348
Bank_Level_Parallism_Col = 1.707965
Bank_Level_Parallism_Ready = 1.443787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.707965 

BW Util details:
bwutil = 0.002092 
total_CMD = 80766 
util_bw = 169 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 80536 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80593 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002092 
Either_Row_CoL_Bus_Util = 0.002142 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.011561 
queue_avg = 0.007156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00715648
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80595 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002043
n_activity=415 dram_eff=0.3976
bk0: 2a 80754i bk1: 1a 80754i bk2: 40a 80738i bk3: 42a 80722i bk4: 40a 80716i bk5: 40a 80700i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.539419
Bank_Level_Parallism_Ready = 1.442424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539419 

BW Util details:
bwutil = 0.002043 
total_CMD = 80766 
util_bw = 165 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 80519 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80595 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002043 
Either_Row_CoL_Bus_Util = 0.002117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00616596
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80586 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002154
n_activity=341 dram_eff=0.5103
bk0: 3a 80754i bk1: 2a 80754i bk2: 41a 80735i bk3: 48a 80735i bk4: 40a 80723i bk5: 40a 80685i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.648069
Bank_Level_Parallism_Col = 1.650655
Bank_Level_Parallism_Ready = 1.431034
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.650655 

BW Util details:
bwutil = 0.002154 
total_CMD = 80766 
util_bw = 174 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 80533 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80586 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002154 
Either_Row_CoL_Bus_Util = 0.002229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0098804
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80584 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002179
n_activity=316 dram_eff=0.557
bk0: 3a 80754i bk1: 3a 80751i bk2: 40a 80731i bk3: 50a 80721i bk4: 40a 80709i bk5: 40a 80702i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803571
Bank_Level_Parallism_Col = 1.778280
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.778280 

BW Util details:
bwutil = 0.002179 
total_CMD = 80766 
util_bw = 176 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 80542 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80584 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002179 
Either_Row_CoL_Bus_Util = 0.002253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00552213
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80588 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002154
n_activity=317 dram_eff=0.5489
bk0: 3a 80754i bk1: 2a 80754i bk2: 40a 80736i bk3: 49a 80720i bk4: 40a 80712i bk5: 40a 80696i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.768889
Bank_Level_Parallism_Col = 1.757848
Bank_Level_Parallism_Ready = 1.482759
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.757848 

BW Util details:
bwutil = 0.002154 
total_CMD = 80766 
util_bw = 174 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 80541 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80588 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002154 
Either_Row_CoL_Bus_Util = 0.002204 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.011236 
queue_avg = 0.003863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00386301
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80584 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002192
n_activity=390 dram_eff=0.4538
bk0: 3a 80754i bk1: 3a 80754i bk2: 43a 80734i bk3: 48a 80732i bk4: 40a 80718i bk5: 40a 80678i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693277
Bank_Level_Parallism_Col = 1.696581
Bank_Level_Parallism_Ready = 1.508475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.696581 

BW Util details:
bwutil = 0.002192 
total_CMD = 80766 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 80528 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80584 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002192 
Either_Row_CoL_Bus_Util = 0.002253 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005495 
queue_avg = 0.005596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00559641
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80576 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002278
n_activity=406 dram_eff=0.4532
bk0: 2a 80753i bk1: 5a 80754i bk2: 41a 80739i bk3: 48a 80726i bk4: 48a 80713i bk5: 40a 80695i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562500
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.413043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.002278 
total_CMD = 80766 
util_bw = 184 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 80510 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80576 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002278 
Either_Row_CoL_Bus_Util = 0.002352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00604215
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80582 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002204
n_activity=491 dram_eff=0.3625
bk0: 2a 80754i bk1: 2a 80754i bk2: 42a 80742i bk3: 50a 80725i bk4: 42a 80723i bk5: 40a 80711i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387833
Bank_Level_Parallism_Col = 1.391473
Bank_Level_Parallism_Ready = 1.280899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391473 

BW Util details:
bwutil = 0.002204 
total_CMD = 80766 
util_bw = 178 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 80503 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80582 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002204 
Either_Row_CoL_Bus_Util = 0.002278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00445732
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80580 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002229
n_activity=445 dram_eff=0.4045
bk0: 1a 80754i bk1: 2a 80754i bk2: 41a 80743i bk3: 48a 80724i bk4: 48a 80715i bk5: 40a 80692i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595142
Bank_Level_Parallism_Col = 1.603306
Bank_Level_Parallism_Ready = 1.450000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603306 

BW Util details:
bwutil = 0.002229 
total_CMD = 80766 
util_bw = 180 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 80519 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80580 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002229 
Either_Row_CoL_Bus_Util = 0.002303 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00584404
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80580 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002241
n_activity=443 dram_eff=0.4086
bk0: 4a 80753i bk1: 1a 80754i bk2: 40a 80746i bk3: 48a 80727i bk4: 48a 80720i bk5: 40a 80687i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604938
Bank_Level_Parallism_Col = 1.606695
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606695 

BW Util details:
bwutil = 0.002241 
total_CMD = 80766 
util_bw = 181 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 80523 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80580 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002241 
Either_Row_CoL_Bus_Util = 0.002303 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005376 
queue_avg = 0.010685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0106852
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80580 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002241
n_activity=355 dram_eff=0.5099
bk0: 2a 80754i bk1: 1a 80754i bk2: 41a 80737i bk3: 49a 80734i bk4: 48a 80712i bk5: 40a 80693i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665254
Bank_Level_Parallism_Col = 1.652361
Bank_Level_Parallism_Ready = 1.497238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.652361 

BW Util details:
bwutil = 0.002241 
total_CMD = 80766 
util_bw = 181 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 80530 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80580 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002241 
Either_Row_CoL_Bus_Util = 0.002303 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005376 
queue_avg = 0.004309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00430874
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80578 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002266
n_activity=385 dram_eff=0.4753
bk0: 2a 80754i bk1: 4a 80754i bk2: 41a 80745i bk3: 48a 80731i bk4: 48a 80704i bk5: 40a 80700i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509652
Bank_Level_Parallism_Col = 1.509804
Bank_Level_Parallism_Ready = 1.382514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509804 

BW Util details:
bwutil = 0.002266 
total_CMD = 80766 
util_bw = 183 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 80507 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80578 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002266 
Either_Row_CoL_Bus_Util = 0.002328 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005319 
queue_avg = 0.005671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0056707
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80579 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002241
n_activity=393 dram_eff=0.4606
bk0: 2a 80754i bk1: 1a 80754i bk2: 41a 80737i bk3: 49a 80731i bk4: 48a 80716i bk5: 40a 80694i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589431
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.002241 
total_CMD = 80766 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 80520 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80579 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002241 
Either_Row_CoL_Bus_Util = 0.002315 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00364015
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80578 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002253
n_activity=387 dram_eff=0.4703
bk0: 2a 80753i bk1: 4a 80753i bk2: 40a 80732i bk3: 48a 80726i bk4: 48a 80693i bk5: 40a 80709i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654619
Bank_Level_Parallism_Col = 1.653061
Bank_Level_Parallism_Ready = 1.472528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.653061 

BW Util details:
bwutil = 0.002253 
total_CMD = 80766 
util_bw = 182 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 80517 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80578 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002253 
Either_Row_CoL_Bus_Util = 0.002328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00439541
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80579 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002241
n_activity=445 dram_eff=0.4067
bk0: 1a 80754i bk1: 2a 80753i bk2: 41a 80743i bk3: 49a 80738i bk4: 48a 80713i bk5: 40a 80699i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466926
Bank_Level_Parallism_Col = 1.472222
Bank_Level_Parallism_Ready = 1.436464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472222 

BW Util details:
bwutil = 0.002241 
total_CMD = 80766 
util_bw = 181 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 80509 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80579 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002241 
Either_Row_CoL_Bus_Util = 0.002315 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00328108
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80578 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002253
n_activity=402 dram_eff=0.4527
bk0: 4a 80753i bk1: 1a 80752i bk2: 41a 80736i bk3: 48a 80730i bk4: 48a 80712i bk5: 40a 80711i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580247
Bank_Level_Parallism_Col = 1.560166
Bank_Level_Parallism_Ready = 1.302198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.002253 
total_CMD = 80766 
util_bw = 182 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 80523 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80578 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002253 
Either_Row_CoL_Bus_Util = 0.002328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00295917
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80573 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002315
n_activity=391 dram_eff=0.4783
bk0: 4a 80753i bk1: 5a 80751i bk2: 42a 80742i bk3: 48a 80726i bk4: 48a 80706i bk5: 40a 80690i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571970
Bank_Level_Parallism_Col = 1.585271
Bank_Level_Parallism_Ready = 1.422460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585271 

BW Util details:
bwutil = 0.002315 
total_CMD = 80766 
util_bw = 187 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 80502 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80573 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002315 
Either_Row_CoL_Bus_Util = 0.002390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0127529
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80766 n_nop=80579 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002241
n_activity=445 dram_eff=0.4067
bk0: 1a 80754i bk1: 2a 80754i bk2: 40a 80729i bk3: 50a 80734i bk4: 48a 80728i bk5: 40a 80720i bk6: 0a 80766i bk7: 0a 80766i bk8: 0a 80766i bk9: 0a 80766i bk10: 0a 80766i bk11: 0a 80766i bk12: 0a 80766i bk13: 0a 80766i bk14: 0a 80766i bk15: 0a 80766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443548
Bank_Level_Parallism_Col = 1.448560
Bank_Level_Parallism_Ready = 1.276243
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432099 

BW Util details:
bwutil = 0.002241 
total_CMD = 80766 
util_bw = 181 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 80518 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80766 
n_nop = 80579 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002241 
Either_Row_CoL_Bus_Util = 0.002315 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00269916

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4188, Miss = 88, Miss_rate = 0.021, Pending_hits = 10, Reservation_fails = 323
L2_cache_bank[1]: Access = 4525, Miss = 96, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 246
L2_cache_bank[2]: Access = 3980, Miss = 84, Miss_rate = 0.021, Pending_hits = 6, Reservation_fails = 239
L2_cache_bank[3]: Access = 4271, Miss = 92, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[4]: Access = 3993, Miss = 86, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 196
L2_cache_bank[5]: Access = 4436, Miss = 96, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 231
L2_cache_bank[6]: Access = 4330, Miss = 90, Miss_rate = 0.021, Pending_hits = 12, Reservation_fails = 343
L2_cache_bank[7]: Access = 4323, Miss = 94, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 216
L2_cache_bank[8]: Access = 4204, Miss = 88, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 335
L2_cache_bank[9]: Access = 4175, Miss = 92, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 263
L2_cache_bank[10]: Access = 4091, Miss = 86, Miss_rate = 0.021, Pending_hits = 6, Reservation_fails = 254
L2_cache_bank[11]: Access = 4481, Miss = 96, Miss_rate = 0.021, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[12]: Access = 3964, Miss = 84, Miss_rate = 0.021, Pending_hits = 6, Reservation_fails = 204
L2_cache_bank[13]: Access = 4384, Miss = 96, Miss_rate = 0.022, Pending_hits = 10, Reservation_fails = 219
L2_cache_bank[14]: Access = 4008, Miss = 86, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 357
L2_cache_bank[15]: Access = 4400, Miss = 96, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 180
L2_cache_bank[16]: Access = 4133, Miss = 88, Miss_rate = 0.021, Pending_hits = 10, Reservation_fails = 350
L2_cache_bank[17]: Access = 4180, Miss = 94, Miss_rate = 0.022, Pending_hits = 25, Reservation_fails = 629
L2_cache_bank[18]: Access = 4173, Miss = 88, Miss_rate = 0.021, Pending_hits = 12, Reservation_fails = 449
L2_cache_bank[19]: Access = 4224, Miss = 94, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[20]: Access = 4205, Miss = 88, Miss_rate = 0.021, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[21]: Access = 4100, Miss = 92, Miss_rate = 0.022, Pending_hits = 21, Reservation_fails = 572
L2_cache_bank[22]: Access = 4091, Miss = 86, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 339
L2_cache_bank[23]: Access = 4083, Miss = 92, Miss_rate = 0.023, Pending_hits = 27, Reservation_fails = 790
L2_cache_bank[24]: Access = 3923, Miss = 84, Miss_rate = 0.021, Pending_hits = 6, Reservation_fails = 233
L2_cache_bank[25]: Access = 3964, Miss = 84, Miss_rate = 0.021, Pending_hits = 3, Reservation_fails = 121
L2_cache_bank[26]: Access = 4218, Miss = 88, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 330
L2_cache_bank[27]: Access = 4106, Miss = 86, Miss_rate = 0.021, Pending_hits = 7, Reservation_fails = 107
L2_cache_bank[28]: Access = 4219, Miss = 88, Miss_rate = 0.021, Pending_hits = 10, Reservation_fails = 349
L2_cache_bank[29]: Access = 4315, Miss = 90, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 331
L2_cache_bank[30]: Access = 3964, Miss = 84, Miss_rate = 0.021, Pending_hits = 6, Reservation_fails = 246
L2_cache_bank[31]: Access = 4106, Miss = 86, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 352
L2_cache_bank[32]: Access = 4076, Miss = 86, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[33]: Access = 4471, Miss = 94, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 211
L2_cache_bank[34]: Access = 4192, Miss = 88, Miss_rate = 0.021, Pending_hits = 7, Reservation_fails = 203
L2_cache_bank[35]: Access = 4583, Miss = 96, Miss_rate = 0.021, Pending_hits = 11, Reservation_fails = 246
L2_cache_bank[36]: Access = 4048, Miss = 86, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 231
L2_cache_bank[37]: Access = 4560, Miss = 94, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 197
L2_cache_bank[38]: Access = 4331, Miss = 90, Miss_rate = 0.021, Pending_hits = 12, Reservation_fails = 331
L2_cache_bank[39]: Access = 4702, Miss = 96, Miss_rate = 0.020, Pending_hits = 12, Reservation_fails = 239
L2_cache_bank[40]: Access = 4204, Miss = 88, Miss_rate = 0.021, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[41]: Access = 4816, Miss = 104, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 204
L2_cache_bank[42]: Access = 4091, Miss = 86, Miss_rate = 0.021, Pending_hits = 8, Reservation_fails = 97
L2_cache_bank[43]: Access = 4830, Miss = 100, Miss_rate = 0.021, Pending_hits = 12, Reservation_fails = 479
L2_cache_bank[44]: Access = 3965, Miss = 84, Miss_rate = 0.021, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[45]: Access = 4684, Miss = 100, Miss_rate = 0.021, Pending_hits = 10, Reservation_fails = 239
L2_cache_bank[46]: Access = 4078, Miss = 86, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 343
L2_cache_bank[47]: Access = 4588, Miss = 100, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[48]: Access = 4106, Miss = 86, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 256
L2_cache_bank[49]: Access = 4732, Miss = 100, Miss_rate = 0.021, Pending_hits = 6, Reservation_fails = 211
L2_cache_bank[50]: Access = 4204, Miss = 88, Miss_rate = 0.021, Pending_hits = 11, Reservation_fails = 233
L2_cache_bank[51]: Access = 4851, Miss = 102, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 336
L2_cache_bank[52]: Access = 4092, Miss = 86, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 259
L2_cache_bank[53]: Access = 4720, Miss = 100, Miss_rate = 0.021, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[54]: Access = 4091, Miss = 86, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 226
L2_cache_bank[55]: Access = 4859, Miss = 102, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 340
L2_cache_bank[56]: Access = 4092, Miss = 86, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 369
L2_cache_bank[57]: Access = 4703, Miss = 100, Miss_rate = 0.021, Pending_hits = 6, Reservation_fails = 102
L2_cache_bank[58]: Access = 4204, Miss = 88, Miss_rate = 0.021, Pending_hits = 12, Reservation_fails = 341
L2_cache_bank[59]: Access = 4703, Miss = 100, Miss_rate = 0.021, Pending_hits = 4, Reservation_fails = 122
L2_cache_bank[60]: Access = 4330, Miss = 90, Miss_rate = 0.021, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[61]: Access = 5114, Miss = 108, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 324
L2_cache_bank[62]: Access = 3934, Miss = 84, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 92
L2_cache_bank[63]: Access = 4786, Miss = 102, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 275497
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0212
L2_total_cache_pending_hits = 610
L2_total_cache_reservation_fails = 17911
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 80137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 610
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 188902
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 189109
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17911
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=275497
icnt_total_pkts_simt_to_mem=275497
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 275497
Req_Network_cycles = 107562
Req_Network_injected_packets_per_cycle =       2.5613 
Req_Network_conflicts_per_cycle =       0.4437
Req_Network_conflicts_per_cycle_util =       3.0923
Req_Bank_Level_Parallism =      17.8512
Req_Network_in_buffer_full_per_cycle =       0.0739
Req_Network_in_buffer_avg_util =       4.8902
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0494

Reply_Network_injected_packets_num = 275497
Reply_Network_cycles = 107562
Reply_Network_injected_packets_per_cycle =        2.5613
Reply_Network_conflicts_per_cycle =        7.7312
Reply_Network_conflicts_per_cycle_util =      39.8097
Reply_Bank_Level_Parallism =      13.1886
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       9.5739
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0320
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 49 sec (1909 sec)
gpgpu_simulation_rate = 5175 (inst/sec)
gpgpu_simulation_rate = 56 (cycle/sec)
gpgpu_silicon_slowdown = 20214285x
Processing kernel ./traces/kernel-17.traceg
-kernel name = _Z4Fan1PfS_ii
-kernel id = 17
-grid dim = (2,1,1)
-block dim = (128,1,1)
-shmem = 0
-nregs = 15
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-17.traceg
GPGPU-Sim uArch: Shader 192 bind to kernel 17 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x27dcaef0, kernel=0x7ef6ab20
thread block = 0,0,0
GPGPU-Sim uArch: Shader 193 bind to kernel 17 '_Z4Fan1PfS_ii'
Starting issue_block2core, core=0x280cb590, kernel=0x7ef6ab20
thread block = 1,0,0
Destroy streams for kernel 17: size 0
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 17 
gpu_sim_cycle = 5897
gpu_sim_insn = 8615
gpu_ipc =       1.4609
gpu_tot_sim_cycle = 113459
gpu_tot_sim_insn = 9888735
gpu_tot_ipc =      87.1569
gpu_tot_issued_cta = 1370
gpu_occupancy = 5.2369% 
gpu_tot_occupancy = 10.1931% 
max_total_param_size = 0
gpu_stall_dramfull = 7182
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0678
partiton_level_parallism_total  =       2.4317
partiton_level_parallism_util =       1.4545
partiton_level_parallism_util_total  =      17.4718
L2_BW  =       2.4571 GB/Sec
L2_BW_total  =      88.0855 GB/Sec
gpu_total_sim_rate=5042

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4225, Miss = 1904, Miss_rate = 0.451, Pending_hits = 1919, Reservation_fails = 1156
	L1D_cache_core[1]: Access = 7279, Miss = 2989, Miss_rate = 0.411, Pending_hits = 3510, Reservation_fails = 1428
	L1D_cache_core[2]: Access = 10608, Miss = 4022, Miss_rate = 0.379, Pending_hits = 5339, Reservation_fails = 2602
	L1D_cache_core[3]: Access = 10335, Miss = 3958, Miss_rate = 0.383, Pending_hits = 5296, Reservation_fails = 2869
	L1D_cache_core[4]: Access = 10328, Miss = 3979, Miss_rate = 0.385, Pending_hits = 5339, Reservation_fails = 2588
	L1D_cache_core[5]: Access = 10216, Miss = 3935, Miss_rate = 0.385, Pending_hits = 5283, Reservation_fails = 2486
	L1D_cache_core[6]: Access = 10128, Miss = 3900, Miss_rate = 0.385, Pending_hits = 5240, Reservation_fails = 2308
	L1D_cache_core[7]: Access = 10328, Miss = 3979, Miss_rate = 0.385, Pending_hits = 5339, Reservation_fails = 2641
	L1D_cache_core[8]: Access = 10240, Miss = 3944, Miss_rate = 0.385, Pending_hits = 5296, Reservation_fails = 2743
	L1D_cache_core[9]: Access = 10000, Miss = 3847, Miss_rate = 0.385, Pending_hits = 5175, Reservation_fails = 1919
	L1D_cache_core[10]: Access = 9560, Miss = 3671, Miss_rate = 0.384, Pending_hits = 5019, Reservation_fails = 1768
	L1D_cache_core[11]: Access = 6860, Miss = 2622, Miss_rate = 0.382, Pending_hits = 3598, Reservation_fails = 1631
	L1D_cache_core[12]: Access = 7189, Miss = 2999, Miss_rate = 0.417, Pending_hits = 3552, Reservation_fails = 1957
	L1D_cache_core[13]: Access = 9872, Miss = 3710, Miss_rate = 0.376, Pending_hits = 5007, Reservation_fails = 1670
	L1D_cache_core[14]: Access = 9700, Miss = 3662, Miss_rate = 0.378, Pending_hits = 4964, Reservation_fails = 1576
	L1D_cache_core[15]: Access = 9912, Miss = 3767, Miss_rate = 0.380, Pending_hits = 5123, Reservation_fails = 1660
	L1D_cache_core[16]: Access = 9592, Miss = 3643, Miss_rate = 0.380, Pending_hits = 4964, Reservation_fails = 1699
	L1D_cache_core[17]: Access = 9792, Miss = 3722, Miss_rate = 0.380, Pending_hits = 5063, Reservation_fails = 1730
	L1D_cache_core[18]: Access = 9688, Miss = 3679, Miss_rate = 0.380, Pending_hits = 4981, Reservation_fails = 1614
	L1D_cache_core[19]: Access = 9592, Miss = 3643, Miss_rate = 0.380, Pending_hits = 4964, Reservation_fails = 1604
	L1D_cache_core[20]: Access = 9912, Miss = 3767, Miss_rate = 0.380, Pending_hits = 5123, Reservation_fails = 2289
	L1D_cache_core[21]: Access = 8872, Miss = 3383, Miss_rate = 0.381, Pending_hits = 4568, Reservation_fails = 1187
	L1D_cache_core[22]: Access = 5608, Miss = 2180, Miss_rate = 0.389, Pending_hits = 2773, Reservation_fails = 648
	L1D_cache_core[23]: Access = 3697, Miss = 1648, Miss_rate = 0.446, Pending_hits = 1649, Reservation_fails = 323
	L1D_cache_core[24]: Access = 7269, Miss = 2994, Miss_rate = 0.412, Pending_hits = 3370, Reservation_fails = 987
	L1D_cache_core[25]: Access = 6735, Miss = 2560, Miss_rate = 0.380, Pending_hits = 3336, Reservation_fails = 895
	L1D_cache_core[26]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 881
	L1D_cache_core[27]: Access = 6624, Miss = 2541, Miss_rate = 0.384, Pending_hits = 3336, Reservation_fails = 854
	L1D_cache_core[28]: Access = 6744, Miss = 2586, Miss_rate = 0.383, Pending_hits = 3396, Reservation_fails = 1242
	L1D_cache_core[29]: Access = 6680, Miss = 2563, Miss_rate = 0.384, Pending_hits = 3364, Reservation_fails = 1079
	L1D_cache_core[30]: Access = 6624, Miss = 2541, Miss_rate = 0.384, Pending_hits = 3336, Reservation_fails = 887
	L1D_cache_core[31]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1184
	L1D_cache_core[32]: Access = 6232, Miss = 2409, Miss_rate = 0.387, Pending_hits = 3140, Reservation_fails = 895
	L1D_cache_core[33]: Access = 5960, Miss = 2322, Miss_rate = 0.390, Pending_hits = 3004, Reservation_fails = 1017
	L1D_cache_core[34]: Access = 3868, Miss = 1511, Miss_rate = 0.391, Pending_hits = 1951, Reservation_fails = 892
	L1D_cache_core[35]: Access = 4019, Miss = 1816, Miss_rate = 0.452, Pending_hits = 1825, Reservation_fails = 909
	L1D_cache_core[36]: Access = 7456, Miss = 2873, Miss_rate = 0.385, Pending_hits = 3669, Reservation_fails = 2165
	L1D_cache_core[37]: Access = 7267, Miss = 2817, Miss_rate = 0.388, Pending_hits = 3612, Reservation_fails = 2382
	L1D_cache_core[38]: Access = 7272, Miss = 2842, Miss_rate = 0.391, Pending_hits = 3668, Reservation_fails = 4082
	L1D_cache_core[39]: Access = 7160, Miss = 2798, Miss_rate = 0.391, Pending_hits = 3612, Reservation_fails = 2344
	L1D_cache_core[40]: Access = 7104, Miss = 2776, Miss_rate = 0.391, Pending_hits = 3584, Reservation_fails = 1858
	L1D_cache_core[41]: Access = 7272, Miss = 2842, Miss_rate = 0.391, Pending_hits = 3668, Reservation_fails = 3314
	L1D_cache_core[42]: Access = 7160, Miss = 2798, Miss_rate = 0.391, Pending_hits = 3612, Reservation_fails = 1984
	L1D_cache_core[43]: Access = 7140, Miss = 2774, Miss_rate = 0.389, Pending_hits = 3668, Reservation_fails = 1984
	L1D_cache_core[44]: Access = 6896, Miss = 2662, Miss_rate = 0.386, Pending_hits = 3612, Reservation_fails = 1777
	L1D_cache_core[45]: Access = 3869, Miss = 1508, Miss_rate = 0.390, Pending_hits = 1967, Reservation_fails = 1263
	L1D_cache_core[46]: Access = 4081, Miss = 1844, Miss_rate = 0.452, Pending_hits = 1853, Reservation_fails = 2418
	L1D_cache_core[47]: Access = 6816, Miss = 2573, Miss_rate = 0.377, Pending_hits = 3341, Reservation_fails = 1341
	L1D_cache_core[48]: Access = 6670, Miss = 2534, Miss_rate = 0.380, Pending_hits = 3304, Reservation_fails = 1606
	L1D_cache_core[49]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1308
	L1D_cache_core[50]: Access = 6560, Miss = 2515, Miss_rate = 0.383, Pending_hits = 3304, Reservation_fails = 1244
	L1D_cache_core[51]: Access = 6728, Miss = 2581, Miss_rate = 0.384, Pending_hits = 3388, Reservation_fails = 1208
	L1D_cache_core[52]: Access = 6632, Miss = 2542, Miss_rate = 0.383, Pending_hits = 3340, Reservation_fails = 1244
	L1D_cache_core[53]: Access = 6560, Miss = 2515, Miss_rate = 0.383, Pending_hits = 3304, Reservation_fails = 1225
	L1D_cache_core[54]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1265
	L1D_cache_core[55]: Access = 6036, Miss = 2319, Miss_rate = 0.384, Pending_hits = 3040, Reservation_fails = 869
	L1D_cache_core[56]: Access = 5680, Miss = 2189, Miss_rate = 0.385, Pending_hits = 2860, Reservation_fails = 789
	L1D_cache_core[57]: Access = 3343, Miss = 1258, Miss_rate = 0.376, Pending_hits = 1681, Reservation_fails = 238
	L1D_cache_core[58]: Access = 3473, Miss = 1553, Miss_rate = 0.447, Pending_hits = 1545, Reservation_fails = 336
	L1D_cache_core[59]: Access = 6384, Miss = 2356, Miss_rate = 0.369, Pending_hits = 3117, Reservation_fails = 491
	L1D_cache_core[60]: Access = 6210, Miss = 2308, Miss_rate = 0.372, Pending_hits = 3068, Reservation_fails = 440
	L1D_cache_core[61]: Access = 6200, Miss = 2325, Miss_rate = 0.375, Pending_hits = 3116, Reservation_fails = 457
	L1D_cache_core[62]: Access = 6104, Miss = 2289, Miss_rate = 0.375, Pending_hits = 3068, Reservation_fails = 458
	L1D_cache_core[63]: Access = 6032, Miss = 2262, Miss_rate = 0.375, Pending_hits = 3032, Reservation_fails = 396
	L1D_cache_core[64]: Access = 6200, Miss = 2325, Miss_rate = 0.375, Pending_hits = 3116, Reservation_fails = 446
	L1D_cache_core[65]: Access = 6104, Miss = 2289, Miss_rate = 0.375, Pending_hits = 3068, Reservation_fails = 414
	L1D_cache_core[66]: Access = 6004, Miss = 2257, Miss_rate = 0.376, Pending_hits = 3052, Reservation_fails = 417
	L1D_cache_core[67]: Access = 5712, Miss = 2153, Miss_rate = 0.377, Pending_hits = 2940, Reservation_fails = 424
	L1D_cache_core[68]: Access = 3248, Miss = 1219, Miss_rate = 0.375, Pending_hits = 1640, Reservation_fails = 242
	L1D_cache_core[69]: Access = 3551, Miss = 1586, Miss_rate = 0.447, Pending_hits = 1581, Reservation_fails = 353
	L1D_cache_core[70]: Access = 6816, Miss = 2576, Miss_rate = 0.378, Pending_hits = 3336, Reservation_fails = 1985
	L1D_cache_core[71]: Access = 6629, Miss = 2520, Miss_rate = 0.380, Pending_hits = 3284, Reservation_fails = 2614
	L1D_cache_core[72]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1683
	L1D_cache_core[73]: Access = 6520, Miss = 2501, Miss_rate = 0.384, Pending_hits = 3284, Reservation_fails = 1391
	L1D_cache_core[74]: Access = 6688, Miss = 2564, Miss_rate = 0.383, Pending_hits = 3368, Reservation_fails = 2134
	L1D_cache_core[75]: Access = 6632, Miss = 2545, Miss_rate = 0.384, Pending_hits = 3340, Reservation_fails = 1194
	L1D_cache_core[76]: Access = 6520, Miss = 2501, Miss_rate = 0.384, Pending_hits = 3280, Reservation_fails = 1193
	L1D_cache_core[77]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1263
	L1D_cache_core[78]: Access = 5932, Miss = 2305, Miss_rate = 0.389, Pending_hits = 2956, Reservation_fails = 1006
	L1D_cache_core[79]: Access = 5512, Miss = 2172, Miss_rate = 0.394, Pending_hits = 2712, Reservation_fails = 1098
	L1D_total_cache_accesses = 559261
	L1D_total_cache_misses = 216210
	L1D_total_cache_miss_rate = 0.3866
	L1D_total_cache_pending_hits = 281676
	L1D_total_cache_reservation_fails = 114161
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 281676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 281676
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 64319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 651629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 189308

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7467
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106694
ctas_completed 1370, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
122, 122, 122, 77, 32, 32, 32, 32, 
gpgpu_n_tot_thrd_icount = 11130944
gpgpu_n_tot_w_icount = 347842
gpgpu_n_stall_shd_mem = 239058
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86589
gpgpu_n_mem_write_global = 189308
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1007442
gpgpu_n_store_insn = 336423
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 221358
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17700
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:230126	W0_Idle:6264442	W0_Scoreboard:5476966	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:34	W8:166	W9:45	W10:166	W11:45	W12:166	W13:45	W14:166	W15:45	W16:4202	W17:1	W18:2243	W19:1	W20:2242	W21:1	W22:2258	W23:1	W24:2257	W25:1	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:294613
single_issue_nums: WS0:88468	WS1:87012	WS2:86596	WS3:85766	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 692712 {8:86589,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7572320 {40:189308,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3463560 {40:86589,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1514464 {8:189308,}
maxmflatency = 1566 
max_icnt2mem_latency = 847 
maxmrqlatency = 57 
max_icnt2sh_latency = 1028 
averagemflatency = 600 
avg_icnt2mem_latency = 189 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 241 
mrq_lat_table:2122 	1465 	999 	644 	339 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15943 	95841 	144742 	19371 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	14909 	43747 	50650 	77571 	87663 	1357 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7960 	6859 	8977 	13671 	21425 	39678 	61000 	87943 	28383 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	22 	17 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5406      5411      5560      5360      5414      5398         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5544      5397      5443      5447      5410      5365         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5409      5414      5463      5382      5376      5703         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5386      5415      5370      5458      5707      5386         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5535      5389      5409      5378      5395      5390         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5402      5543      5386      5422      5391      5386         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5417      5406      5442      5403      5402      5365         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5394      5465      5369      5358      5374      5699         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5398      5386      5454      5543      5377      5368         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5512      5403      5373      5361      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5398      5387      5373      5362      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5401      5434      5402      5356      5369         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5527      5395      5372      5423      5422      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5407      5442      5414      5361      5377      5366         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5519      5394      5406      5450      5803      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5393      5552      5471      5413      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5402      5410      5365      5406      5398      5690         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5386      5390      5430      5387      5394      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5409      5417      5386      5374      5358      5370         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5386      5394      5470      5446      5698      5394         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5418      5406      5383      5438      5378      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5523      5385      5442      5399      5360      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5457      5398      5423      5418      5611      5369         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5397      5540      5364      5373      5379      5687         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5395      5543      5544      5377      5361      5373         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5407      5402      5366      5438      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5391      5539      5368      5357      5398      5394         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5406      5403      5451      5422      5414      5373         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5531      5462      5365      5386      5361      5399         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5403      5414      5413      5376      5382      5372         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5386      5527      5406      5356      5819      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5660      5386      5478      5399      5362      5390         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      31947     31967     31104     28380     31264     29740    none      none      none      none      none      none      none      none      none      none  
dram[1]:      30877     30448     28263     27718     28292     27597    none      none      none      none      none      none      none      none      none      none  
dram[2]:      24016     32394     29080     27886     27678     29334    none      none      none      none      none      none      none      none      none      none  
dram[3]:      31871     33273     28178     26112     28405     26522    none      none      none      none      none      none      none      none      none      none  
dram[4]:      33831     30397     29654     27559     30452     29687    none      none      none      none      none      none      none      none      none      none  
dram[5]:      34058     34319     29042     26675     26989     27442    none      none      none      none      none      none      none      none      none      none  
dram[6]:      34338     35041     28872     26808     29464     27295    none      none      none      none      none      none      none      none      none      none  
dram[7]:      27698     31093     29262     26737     30555     29701    none      none      none      none      none      none      none      none      none      none  
dram[8]:      28436     26979     26728     24977     26047     25080    none      none      none      none      none      none      none      none      none      none  
dram[9]:      35457     33533     29313     27114     30375     29121    none      none      none      none      none      none      none      none      none      none  
dram[10]:      32958     29119     30076     26202     29595     28548    none      none      none      none      none      none      none      none      none      none  
dram[11]:      32138     31393     27903     25167     27693     27009    none      none      none      none      none      none      none      none      none      none  
dram[12]:      18521     29403     25765     26044     26099     25513    none      none      none      none      none      none      none      none      none      none  
dram[13]:      32948     30504     28569     28766     29232     28004    none      none      none      none      none      none      none      none      none      none  
dram[14]:      35959     33018     27531     27894     28381     27079    none      none      none      none      none      none      none      none      none      none  
dram[15]:      29793     34902     27589     28457     26781     26423    none      none      none      none      none      none      none      none      none      none  
dram[16]:      30998     33064     32396     30201     31955     31233    none      none      none      none      none      none      none      none      none      none  
dram[17]:      30250     31852     28056     28965     27763     27581    none      none      none      none      none      none      none      none      none      none  
dram[18]:      29014     33247     29956     31392     27874     28609    none      none      none      none      none      none      none      none      none      none  
dram[19]:      34004     33138     30548     31418     31439     29599    none      none      none      none      none      none      none      none      none      none  
dram[20]:      36134     34152     30530     30696     26951     30055    none      none      none      none      none      none      none      none      none      none  
dram[21]:      33622     29604     32527     33109     29439     30341    none      none      none      none      none      none      none      none      none      none  
dram[22]:      29410     29040     32468     31695     30455     31102    none      none      none      none      none      none      none      none      none      none  
dram[23]:      31601     32514     31152     32761     29330     32577    none      none      none      none      none      none      none      none      none      none  
dram[24]:      29289     33041     32042     30584     30039     29573    none      none      none      none      none      none      none      none      none      none  
dram[25]:      33322     33132     30246     29593     29161     30417    none      none      none      none      none      none      none      none      none      none  
dram[26]:      28610     32186     32723     31056     30466     32245    none      none      none      none      none      none      none      none      none      none  
dram[27]:      32909     32718     30358     30304     28783     29911    none      none      none      none      none      none      none      none      none      none  
dram[28]:      34552     28810     30491     31176     29383     30549    none      none      none      none      none      none      none      none      none      none  
dram[29]:      32129     32751     32893     30899     31896     32590    none      none      none      none      none      none      none      none      none      none  
dram[30]:      33871     38320     30909     29495     30319     31120    none      none      none      none      none      none      none      none      none      none  
dram[31]:      30937     28180     32790     31359     29255     30328    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        568       527      1371      1351      1394      1391         0         0         0         0         0         0         0         0         0         0
dram[1]:        497       466      1421      1321      1381      1427         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       519      1477      1434      1301      1249         0         0         0         0         0         0         0         0         0         0
dram[3]:        611       596      1218      1296      1353      1243         0         0         0         0         0         0         0         0         0         0
dram[4]:        492       581      1296      1297      1486      1449         0         0         0         0         0         0         0         0         0         0
dram[5]:        496       498      1269      1253      1270      1345         0         0         0         0         0         0         0         0         0         0
dram[6]:        491       497      1207      1198      1214      1247         0         0         0         0         0         0         0         0         0         0
dram[7]:        589       515      1312      1356      1355      1370         0         0         0         0         0         0         0         0         0         0
dram[8]:        591       340      1556      1517      1555      1534         0         0         0         0         0         0         0         0         0         0
dram[9]:        470       713      1466      1301      1278      1290         0         0         0         0         0         0         0         0         0         0
dram[10]:        613       368      1456      1380      1372      1366         0         0         0         0         0         0         0         0         0         0
dram[11]:        478       704      1488      1501      1551      1566         0         0         0         0         0         0         0         0         0         0
dram[12]:        475       349      1298      1334      1312      1330         0         0         0         0         0         0         0         0         0         0
dram[13]:        610       400      1185      1231      1289      1286         0         0         0         0         0         0         0         0         0         0
dram[14]:        580       596      1308      1285      1452      1373         0         0         0         0         0         0         0         0         0         0
dram[15]:        456       511      1377      1338      1342      1312         0         0         0         0         0         0         0         0         0         0
dram[16]:        511       410      1414      1441      1428      1419         0         0         0         0         0         0         0         0         0         0
dram[17]:        500       498      1384      1363      1437      1392         0         0         0         0         0         0         0         0         0         0
dram[18]:        533       423      1382      1387      1421      1393         0         0         0         0         0         0         0         0         0         0
dram[19]:        570       583      1351      1363      1364      1369         0         0         0         0         0         0         0         0         0         0
dram[20]:        507       593      1345      1274      1367      1275         0         0         0         0         0         0         0         0         0         0
dram[21]:        740       459      1357      1426      1283      1360         0         0         0         0         0         0         0         0         0         0
dram[22]:        394       481      1361      1395      1379      1359         0         0         0         0         0         0         0         0         0         0
dram[23]:        586       496      1471      1521      1472      1492         0         0         0         0         0         0         0         0         0         0
dram[24]:        447       510      1407      1409      1422      1426         0         0         0         0         0         0         0         0         0         0
dram[25]:        501       593      1307      1303      1317      1286         0         0         0         0         0         0         0         0         0         0
dram[26]:        385       508      1403      1405      1366      1367         0         0         0         0         0         0         0         0         0         0
dram[27]:        502       604      1393      1453      1398      1438         0         0         0         0         0         0         0         0         0         0
dram[28]:        495       408      1407      1291      1403      1344         0         0         0         0         0         0         0         0         0         0
dram[29]:        602       383      1311      1449      1323      1326         0         0         0         0         0         0         0         0         0         0
dram[30]:        605       626      1375      1453      1427      1482         0         0         0         0         0         0         0         0         0         0
dram[31]:        607       390      1415      1396      1430      1397         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85013 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002066
n_activity=398 dram_eff=0.4422
bk0: 3a 85182i bk1: 3a 85182i bk2: 41a 85166i bk3: 49a 85148i bk4: 40a 85145i bk5: 40a 85134i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.392045
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564315 

BW Util details:
bwutil = 0.002066 
total_CMD = 85194 
util_bw = 176 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 84949 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85013 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002066 
Either_Row_CoL_Bus_Util = 0.002125 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005525 
queue_avg = 0.005223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00522337
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85016 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002019
n_activity=371 dram_eff=0.4636
bk0: 1a 85182i bk1: 3a 85182i bk2: 40a 85171i bk3: 48a 85152i bk4: 40a 85153i bk5: 40a 85118i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568465
Bank_Level_Parallism_Col = 1.576271
Bank_Level_Parallism_Ready = 1.459302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576271 

BW Util details:
bwutil = 0.002019 
total_CMD = 85194 
util_bw = 172 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 84953 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85016 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002019 
Either_Row_CoL_Bus_Util = 0.002089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00476559
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85013 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002054
n_activity=353 dram_eff=0.4958
bk0: 3a 85182i bk1: 3a 85182i bk2: 40a 85164i bk3: 49a 85153i bk4: 40a 85154i bk5: 40a 85118i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.700441
Bank_Level_Parallism_Col = 1.704036
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.704036 

BW Util details:
bwutil = 0.002054 
total_CMD = 85194 
util_bw = 175 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 84967 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85013 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002054 
Either_Row_CoL_Bus_Util = 0.002125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00745358
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85013 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002066
n_activity=416 dram_eff=0.4231
bk0: 2a 85182i bk1: 3a 85182i bk2: 43a 85166i bk3: 48a 85152i bk4: 40a 85139i bk5: 40a 85133i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550201
Bank_Level_Parallism_Col = 1.557377
Bank_Level_Parallism_Ready = 1.448864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557377 

BW Util details:
bwutil = 0.002066 
total_CMD = 85194 
util_bw = 176 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 84945 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85013 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002066 
Either_Row_CoL_Bus_Util = 0.002125 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005525 
queue_avg = 0.008299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00829871
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85015 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002042
n_activity=340 dram_eff=0.5118
bk0: 1a 85182i bk1: 4a 85180i bk2: 41a 85159i bk3: 48a 85147i bk4: 40a 85146i bk5: 40a 85123i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.691983
Bank_Level_Parallism_Col = 1.688034
Bank_Level_Parallism_Ready = 1.465517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.688034 

BW Util details:
bwutil = 0.002042 
total_CMD = 85194 
util_bw = 174 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 84957 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85015 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002042 
Either_Row_CoL_Bus_Util = 0.002101 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005587 
queue_avg = 0.003944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00394394
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85014 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002054
n_activity=367 dram_eff=0.4768
bk0: 2a 85182i bk1: 1a 85182i bk2: 42a 85167i bk3: 50a 85144i bk4: 40a 85144i bk5: 40a 85137i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.002054 
total_CMD = 85194 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 84949 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85014 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002054 
Either_Row_CoL_Bus_Util = 0.002113 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005556 
queue_avg = 0.004895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00489471
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85014 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002042
n_activity=357 dram_eff=0.4874
bk0: 2a 85182i bk1: 2a 85182i bk2: 41a 85164i bk3: 49a 85149i bk4: 40a 85145i bk5: 40a 85123i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617284
Bank_Level_Parallism_Col = 1.610879
Bank_Level_Parallism_Ready = 1.471264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.610879 

BW Util details:
bwutil = 0.002042 
total_CMD = 85194 
util_bw = 174 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 84951 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85014 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002042 
Either_Row_CoL_Bus_Util = 0.002113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00866258
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85014 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002054
n_activity=382 dram_eff=0.4581
bk0: 5a 85182i bk1: 2a 85182i bk2: 40a 85166i bk3: 48a 85154i bk4: 40a 85147i bk5: 40a 85122i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.656652
Bank_Level_Parallism_Col = 1.659389
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.659389 

BW Util details:
bwutil = 0.002054 
total_CMD = 85194 
util_bw = 175 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 84961 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85014 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002054 
Either_Row_CoL_Bus_Util = 0.002113 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005556 
queue_avg = 0.012372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0123718
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85013 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002054
n_activity=467 dram_eff=0.3747
bk0: 4a 85182i bk1: 1a 85182i bk2: 41a 85171i bk3: 49a 85150i bk4: 40a 85143i bk5: 40a 85138i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462745
Bank_Level_Parallism_Col = 1.462151
Bank_Level_Parallism_Ready = 1.348571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462151 

BW Util details:
bwutil = 0.002054 
total_CMD = 85194 
util_bw = 175 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 84939 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85013 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002054 
Either_Row_CoL_Bus_Util = 0.002125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00590417
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85013 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002054
n_activity=437 dram_eff=0.4005
bk0: 1a 85182i bk1: 4a 85181i bk2: 42a 85166i bk3: 48a 85149i bk4: 40a 85153i bk5: 40a 85123i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533864
Bank_Level_Parallism_Col = 1.534413
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530364 

BW Util details:
bwutil = 0.002054 
total_CMD = 85194 
util_bw = 175 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 84943 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85013 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002054 
Either_Row_CoL_Bus_Util = 0.002125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00267624
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85014 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002042
n_activity=417 dram_eff=0.4173
bk0: 4a 85182i bk1: 1a 85182i bk2: 40a 85167i bk3: 49a 85148i bk4: 40a 85146i bk5: 40a 85134i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592437
Bank_Level_Parallism_Col = 1.587234
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587234 

BW Util details:
bwutil = 0.002042 
total_CMD = 85194 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 84956 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85014 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002042 
Either_Row_CoL_Bus_Util = 0.002113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00194849
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85016 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002031
n_activity=451 dram_eff=0.3836
bk0: 1a 85182i bk1: 4a 85181i bk2: 40a 85172i bk3: 48a 85154i bk4: 40a 85152i bk5: 40a 85133i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.390805
Bank_Level_Parallism_Col = 1.389105
Bank_Level_Parallism_Ready = 1.346821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389105 

BW Util details:
bwutil = 0.002031 
total_CMD = 85194 
util_bw = 173 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 84933 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85016 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002031 
Either_Row_CoL_Bus_Util = 0.002089 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005618 
queue_avg = 0.002723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0027232
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85024 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001925
n_activity=380 dram_eff=0.4316
bk0: 1a 85182i bk1: 2a 85181i bk2: 41a 85169i bk3: 40a 85164i bk4: 40a 85161i bk5: 40a 85128i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429167
Bank_Level_Parallism_Col = 1.419492
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419492 

BW Util details:
bwutil = 0.001925 
total_CMD = 85194 
util_bw = 164 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 84954 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85024 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.001925 
Either_Row_CoL_Bus_Util = 0.001995 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00491819
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85022 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00196
n_activity=371 dram_eff=0.4501
bk0: 4a 85182i bk1: 2a 85182i bk2: 41a 85167i bk3: 40a 85166i bk4: 40a 85147i bk5: 40a 85138i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551111
Bank_Level_Parallism_Col = 1.545045
Bank_Level_Parallism_Ready = 1.347305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545045 

BW Util details:
bwutil = 0.001960 
total_CMD = 85194 
util_bw = 167 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 84969 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85022 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.001960 
Either_Row_CoL_Bus_Util = 0.002019 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005814 
queue_avg = 0.002125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00212456
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85021 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001984
n_activity=372 dram_eff=0.4543
bk0: 2a 85181i bk1: 4a 85181i bk2: 42a 85161i bk3: 41a 85156i bk4: 40a 85138i bk5: 40a 85124i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.704348
Bank_Level_Parallism_Col = 1.707965
Bank_Level_Parallism_Ready = 1.443787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.707965 

BW Util details:
bwutil = 0.001984 
total_CMD = 85194 
util_bw = 169 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 84964 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85021 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.001984 
Either_Row_CoL_Bus_Util = 0.002031 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.011561 
queue_avg = 0.006785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00678452
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85023 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001937
n_activity=415 dram_eff=0.3976
bk0: 2a 85182i bk1: 1a 85182i bk2: 40a 85166i bk3: 42a 85150i bk4: 40a 85144i bk5: 40a 85128i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.539419
Bank_Level_Parallism_Ready = 1.442424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539419 

BW Util details:
bwutil = 0.001937 
total_CMD = 85194 
util_bw = 165 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 84947 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85023 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.001937 
Either_Row_CoL_Bus_Util = 0.002007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00584548
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85014 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002042
n_activity=341 dram_eff=0.5103
bk0: 3a 85182i bk1: 2a 85182i bk2: 41a 85163i bk3: 48a 85163i bk4: 40a 85151i bk5: 40a 85113i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.648069
Bank_Level_Parallism_Col = 1.650655
Bank_Level_Parallism_Ready = 1.431034
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.650655 

BW Util details:
bwutil = 0.002042 
total_CMD = 85194 
util_bw = 174 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 84961 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85014 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002042 
Either_Row_CoL_Bus_Util = 0.002113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00936686
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85012 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002066
n_activity=316 dram_eff=0.557
bk0: 3a 85182i bk1: 3a 85179i bk2: 40a 85159i bk3: 50a 85149i bk4: 40a 85137i bk5: 40a 85130i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803571
Bank_Level_Parallism_Col = 1.778280
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.778280 

BW Util details:
bwutil = 0.002066 
total_CMD = 85194 
util_bw = 176 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 84970 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85012 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002066 
Either_Row_CoL_Bus_Util = 0.002136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00523511
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85016 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002042
n_activity=317 dram_eff=0.5489
bk0: 3a 85182i bk1: 2a 85182i bk2: 40a 85164i bk3: 49a 85148i bk4: 40a 85140i bk5: 40a 85124i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.768889
Bank_Level_Parallism_Col = 1.757848
Bank_Level_Parallism_Ready = 1.482759
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.757848 

BW Util details:
bwutil = 0.002042 
total_CMD = 85194 
util_bw = 174 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 84969 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85016 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002042 
Either_Row_CoL_Bus_Util = 0.002089 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.011236 
queue_avg = 0.003662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00366223
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85012 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002078
n_activity=390 dram_eff=0.4538
bk0: 3a 85182i bk1: 3a 85182i bk2: 43a 85162i bk3: 48a 85160i bk4: 40a 85146i bk5: 40a 85106i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693277
Bank_Level_Parallism_Col = 1.696581
Bank_Level_Parallism_Ready = 1.508475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.696581 

BW Util details:
bwutil = 0.002078 
total_CMD = 85194 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 84956 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85012 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002078 
Either_Row_CoL_Bus_Util = 0.002136 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005495 
queue_avg = 0.005306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00530554
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85004 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00216
n_activity=406 dram_eff=0.4532
bk0: 2a 85181i bk1: 5a 85182i bk2: 41a 85167i bk3: 48a 85154i bk4: 48a 85141i bk5: 40a 85123i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562500
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.413043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.002160 
total_CMD = 85194 
util_bw = 184 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 84938 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85004 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002160 
Either_Row_CoL_Bus_Util = 0.002230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0057281
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85010 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002089
n_activity=491 dram_eff=0.3625
bk0: 2a 85182i bk1: 2a 85182i bk2: 42a 85170i bk3: 50a 85153i bk4: 42a 85151i bk5: 40a 85139i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387833
Bank_Level_Parallism_Col = 1.391473
Bank_Level_Parallism_Ready = 1.280899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391473 

BW Util details:
bwutil = 0.002089 
total_CMD = 85194 
util_bw = 178 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 84931 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85010 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002089 
Either_Row_CoL_Bus_Util = 0.002160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00422565
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85008 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002113
n_activity=445 dram_eff=0.4045
bk0: 1a 85182i bk1: 2a 85182i bk2: 41a 85171i bk3: 48a 85152i bk4: 48a 85143i bk5: 40a 85120i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595142
Bank_Level_Parallism_Col = 1.603306
Bank_Level_Parallism_Ready = 1.450000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603306 

BW Util details:
bwutil = 0.002113 
total_CMD = 85194 
util_bw = 180 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 84947 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85008 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002113 
Either_Row_CoL_Bus_Util = 0.002183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0055403
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85008 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002125
n_activity=443 dram_eff=0.4086
bk0: 4a 85181i bk1: 1a 85182i bk2: 40a 85174i bk3: 48a 85155i bk4: 48a 85148i bk5: 40a 85115i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604938
Bank_Level_Parallism_Col = 1.606695
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606695 

BW Util details:
bwutil = 0.002125 
total_CMD = 85194 
util_bw = 181 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 84951 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85008 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002125 
Either_Row_CoL_Bus_Util = 0.002183 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005376 
queue_avg = 0.010130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0101298
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85008 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002125
n_activity=355 dram_eff=0.5099
bk0: 2a 85182i bk1: 1a 85182i bk2: 41a 85165i bk3: 49a 85162i bk4: 48a 85140i bk5: 40a 85121i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665254
Bank_Level_Parallism_Col = 1.652361
Bank_Level_Parallism_Ready = 1.497238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.652361 

BW Util details:
bwutil = 0.002125 
total_CMD = 85194 
util_bw = 181 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 84958 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85008 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002125 
Either_Row_CoL_Bus_Util = 0.002183 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005376 
queue_avg = 0.004085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00408479
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85006 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002148
n_activity=385 dram_eff=0.4753
bk0: 2a 85182i bk1: 4a 85182i bk2: 41a 85173i bk3: 48a 85159i bk4: 48a 85132i bk5: 40a 85128i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509652
Bank_Level_Parallism_Col = 1.509804
Bank_Level_Parallism_Ready = 1.382514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509804 

BW Util details:
bwutil = 0.002148 
total_CMD = 85194 
util_bw = 183 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 84935 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85006 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002148 
Either_Row_CoL_Bus_Util = 0.002207 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005319 
queue_avg = 0.005376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00537597
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85007 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002125
n_activity=393 dram_eff=0.4606
bk0: 2a 85182i bk1: 1a 85182i bk2: 41a 85165i bk3: 49a 85159i bk4: 48a 85144i bk5: 40a 85122i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589431
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.002125 
total_CMD = 85194 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 84948 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85007 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002125 
Either_Row_CoL_Bus_Util = 0.002195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00345095
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85006 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002136
n_activity=387 dram_eff=0.4703
bk0: 2a 85181i bk1: 4a 85181i bk2: 40a 85160i bk3: 48a 85154i bk4: 48a 85121i bk5: 40a 85137i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654619
Bank_Level_Parallism_Col = 1.653061
Bank_Level_Parallism_Ready = 1.472528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.653061 

BW Util details:
bwutil = 0.002136 
total_CMD = 85194 
util_bw = 182 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 84945 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85006 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002136 
Either_Row_CoL_Bus_Util = 0.002207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00416696
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85007 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002125
n_activity=445 dram_eff=0.4067
bk0: 1a 85182i bk1: 2a 85181i bk2: 41a 85171i bk3: 49a 85166i bk4: 48a 85141i bk5: 40a 85127i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466926
Bank_Level_Parallism_Col = 1.472222
Bank_Level_Parallism_Ready = 1.436464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472222 

BW Util details:
bwutil = 0.002125 
total_CMD = 85194 
util_bw = 181 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 84937 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85007 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002125 
Either_Row_CoL_Bus_Util = 0.002195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00311055
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85006 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002136
n_activity=402 dram_eff=0.4527
bk0: 4a 85181i bk1: 1a 85180i bk2: 41a 85164i bk3: 48a 85158i bk4: 48a 85140i bk5: 40a 85139i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580247
Bank_Level_Parallism_Col = 1.560166
Bank_Level_Parallism_Ready = 1.302198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.002136 
total_CMD = 85194 
util_bw = 182 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 84951 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85006 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002136 
Either_Row_CoL_Bus_Util = 0.002207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00280536
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85001 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002195
n_activity=391 dram_eff=0.4783
bk0: 4a 85181i bk1: 5a 85179i bk2: 42a 85170i bk3: 48a 85154i bk4: 48a 85134i bk5: 40a 85118i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571970
Bank_Level_Parallism_Col = 1.585271
Bank_Level_Parallism_Ready = 1.422460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585271 

BW Util details:
bwutil = 0.002195 
total_CMD = 85194 
util_bw = 187 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 84930 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85001 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002195 
Either_Row_CoL_Bus_Util = 0.002265 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0120901
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85194 n_nop=85007 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002125
n_activity=445 dram_eff=0.4067
bk0: 1a 85182i bk1: 2a 85182i bk2: 40a 85157i bk3: 50a 85162i bk4: 48a 85156i bk5: 40a 85148i bk6: 0a 85194i bk7: 0a 85194i bk8: 0a 85194i bk9: 0a 85194i bk10: 0a 85194i bk11: 0a 85194i bk12: 0a 85194i bk13: 0a 85194i bk14: 0a 85194i bk15: 0a 85194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443548
Bank_Level_Parallism_Col = 1.448560
Bank_Level_Parallism_Ready = 1.276243
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432099 

BW Util details:
bwutil = 0.002125 
total_CMD = 85194 
util_bw = 181 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 84946 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85194 
n_nop = 85007 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002125 
Either_Row_CoL_Bus_Util = 0.002195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00255887

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4196, Miss = 92, Miss_rate = 0.022, Pending_hits = 10, Reservation_fails = 323
L2_cache_bank[1]: Access = 4530, Miss = 100, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 246
L2_cache_bank[2]: Access = 3985, Miss = 86, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 239
L2_cache_bank[3]: Access = 4276, Miss = 94, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[4]: Access = 3998, Miss = 88, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 196
L2_cache_bank[5]: Access = 4444, Miss = 100, Miss_rate = 0.023, Pending_hits = 12, Reservation_fails = 231
L2_cache_bank[6]: Access = 4337, Miss = 95, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 343
L2_cache_bank[7]: Access = 4330, Miss = 97, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 216
L2_cache_bank[8]: Access = 4211, Miss = 92, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 335
L2_cache_bank[9]: Access = 4181, Miss = 94, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 263
L2_cache_bank[10]: Access = 4097, Miss = 89, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 254
L2_cache_bank[11]: Access = 4486, Miss = 100, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[12]: Access = 3970, Miss = 86, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 204
L2_cache_bank[13]: Access = 4392, Miss = 100, Miss_rate = 0.023, Pending_hits = 10, Reservation_fails = 219
L2_cache_bank[14]: Access = 4013, Miss = 88, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 357
L2_cache_bank[15]: Access = 4407, Miss = 100, Miss_rate = 0.023, Pending_hits = 12, Reservation_fails = 180
L2_cache_bank[16]: Access = 4139, Miss = 91, Miss_rate = 0.022, Pending_hits = 10, Reservation_fails = 350
L2_cache_bank[17]: Access = 4187, Miss = 97, Miss_rate = 0.023, Pending_hits = 25, Reservation_fails = 629
L2_cache_bank[18]: Access = 4182, Miss = 92, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 449
L2_cache_bank[19]: Access = 4232, Miss = 97, Miss_rate = 0.023, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[20]: Access = 4212, Miss = 92, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[21]: Access = 4104, Miss = 94, Miss_rate = 0.023, Pending_hits = 21, Reservation_fails = 572
L2_cache_bank[22]: Access = 4097, Miss = 89, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 339
L2_cache_bank[23]: Access = 4088, Miss = 94, Miss_rate = 0.023, Pending_hits = 27, Reservation_fails = 790
L2_cache_bank[24]: Access = 3927, Miss = 85, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 233
L2_cache_bank[25]: Access = 3970, Miss = 86, Miss_rate = 0.022, Pending_hits = 3, Reservation_fails = 121
L2_cache_bank[26]: Access = 4224, Miss = 92, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 330
L2_cache_bank[27]: Access = 4111, Miss = 89, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 107
L2_cache_bank[28]: Access = 4225, Miss = 92, Miss_rate = 0.022, Pending_hits = 10, Reservation_fails = 349
L2_cache_bank[29]: Access = 4323, Miss = 95, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 331
L2_cache_bank[30]: Access = 3970, Miss = 86, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 246
L2_cache_bank[31]: Access = 4111, Miss = 89, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 352
L2_cache_bank[32]: Access = 4083, Miss = 89, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[33]: Access = 4478, Miss = 97, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 211
L2_cache_bank[34]: Access = 4196, Miss = 91, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 203
L2_cache_bank[35]: Access = 4590, Miss = 100, Miss_rate = 0.022, Pending_hits = 11, Reservation_fails = 246
L2_cache_bank[36]: Access = 4054, Miss = 88, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 231
L2_cache_bank[37]: Access = 4567, Miss = 97, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 197
L2_cache_bank[38]: Access = 4338, Miss = 95, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 331
L2_cache_bank[39]: Access = 4708, Miss = 100, Miss_rate = 0.021, Pending_hits = 12, Reservation_fails = 239
L2_cache_bank[40]: Access = 4211, Miss = 92, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[41]: Access = 4823, Miss = 108, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 204
L2_cache_bank[42]: Access = 4097, Miss = 89, Miss_rate = 0.022, Pending_hits = 8, Reservation_fails = 97
L2_cache_bank[43]: Access = 4839, Miss = 105, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 479
L2_cache_bank[44]: Access = 3971, Miss = 86, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[45]: Access = 4689, Miss = 102, Miss_rate = 0.022, Pending_hits = 10, Reservation_fails = 239
L2_cache_bank[46]: Access = 4083, Miss = 88, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 343
L2_cache_bank[47]: Access = 4594, Miss = 102, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[48]: Access = 4111, Miss = 89, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 256
L2_cache_bank[49]: Access = 4738, Miss = 102, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 211
L2_cache_bank[50]: Access = 4211, Miss = 92, Miss_rate = 0.022, Pending_hits = 11, Reservation_fails = 233
L2_cache_bank[51]: Access = 4858, Miss = 105, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 336
L2_cache_bank[52]: Access = 4098, Miss = 89, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 259
L2_cache_bank[53]: Access = 4725, Miss = 102, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[54]: Access = 4096, Miss = 88, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 226
L2_cache_bank[55]: Access = 4865, Miss = 105, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 340
L2_cache_bank[56]: Access = 4098, Miss = 89, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 369
L2_cache_bank[57]: Access = 4708, Miss = 102, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 102
L2_cache_bank[58]: Access = 4211, Miss = 92, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 341
L2_cache_bank[59]: Access = 4708, Miss = 102, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 122
L2_cache_bank[60]: Access = 4337, Miss = 95, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[61]: Access = 5122, Miss = 114, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 324
L2_cache_bank[62]: Access = 3942, Miss = 86, Miss_rate = 0.022, Pending_hits = 5, Reservation_fails = 92
L2_cache_bank[63]: Access = 4793, Miss = 105, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 275897
L2_total_cache_misses = 6047
L2_total_cache_miss_rate = 0.0219
L2_total_cache_pending_hits = 610
L2_total_cache_reservation_fails = 17911
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 80338
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 610
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 188902
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 199
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 87199
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 189308
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17911
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=275897
icnt_total_pkts_simt_to_mem=275897
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 275897
Req_Network_cycles = 113459
Req_Network_injected_packets_per_cycle =       2.4317 
Req_Network_conflicts_per_cycle =       0.4206
Req_Network_conflicts_per_cycle_util =       3.0382
Req_Bank_Level_Parallism =      17.5641
Req_Network_in_buffer_full_per_cycle =       0.0700
Req_Network_in_buffer_avg_util =       4.6361
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0469

Reply_Network_injected_packets_num = 275897
Reply_Network_cycles = 113459
Reply_Network_injected_packets_per_cycle =        2.4317
Reply_Network_conflicts_per_cycle =        7.4276
Reply_Network_conflicts_per_cycle_util =      39.5851
Reply_Bank_Level_Parallism =      12.9596
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       9.0784
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0304
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 41 sec (1961 sec)
gpgpu_simulation_rate = 5042 (inst/sec)
gpgpu_simulation_rate = 57 (cycle/sec)
gpgpu_silicon_slowdown = 19859649x
Processing kernel ./traces/kernel-18.traceg
-kernel name = _Z4Fan2PfS_S_iii
-kernel id = 18
-grid dim = (13,13,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-18.traceg
GPGPU-Sim uArch: Shader 200 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x295cdeb0, kernel=0x8d075620
thread block = 0,0,0
GPGPU-Sim uArch: Shader 201 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x298ce550, kernel=0x8d075620
thread block = 1,0,0
GPGPU-Sim uArch: Shader 202 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x29bceb30, kernel=0x8d075620
thread block = 2,0,0
GPGPU-Sim uArch: Shader 203 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x29ecf110, kernel=0x8d075620
thread block = 3,0,0
GPGPU-Sim uArch: Shader 204 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2a1cf6f0, kernel=0x8d075620
thread block = 4,0,0
GPGPU-Sim uArch: Shader 205 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2a4cfcd0, kernel=0x8d075620
thread block = 5,0,0
GPGPU-Sim uArch: Shader 206 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2a7d02b0, kernel=0x8d075620
thread block = 6,0,0
GPGPU-Sim uArch: Shader 207 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2aad0890, kernel=0x8d075620
thread block = 7,0,0
GPGPU-Sim uArch: Shader 208 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2add0e70, kernel=0x8d075620
thread block = 8,0,0
GPGPU-Sim uArch: Shader 209 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2b0d1510, kernel=0x8d075620
thread block = 9,0,0
GPGPU-Sim uArch: Shader 210 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2b3d1af0, kernel=0x8d075620
thread block = 10,0,0
GPGPU-Sim uArch: Shader 211 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2b6d20d0, kernel=0x8d075620
thread block = 11,0,0
GPGPU-Sim uArch: Shader 212 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2b9d26b0, kernel=0x8d075620
thread block = 12,0,0
GPGPU-Sim uArch: Shader 213 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2bcd2c90, kernel=0x8d075620
thread block = 0,1,0
GPGPU-Sim uArch: Shader 214 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2bfd3270, kernel=0x8d075620
thread block = 1,1,0
GPGPU-Sim uArch: Shader 215 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2c2d3850, kernel=0x8d075620
thread block = 2,1,0
GPGPU-Sim uArch: Shader 216 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2c5d3e30, kernel=0x8d075620
thread block = 3,1,0
GPGPU-Sim uArch: Shader 217 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2c8d44d0, kernel=0x8d075620
thread block = 4,1,0
GPGPU-Sim uArch: Shader 218 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2cbd4ab0, kernel=0x8d075620
thread block = 5,1,0
GPGPU-Sim uArch: Shader 219 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2ced5090, kernel=0x8d075620
thread block = 6,1,0
GPGPU-Sim uArch: Shader 220 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2d1d5670, kernel=0x8d075620
thread block = 7,1,0
GPGPU-Sim uArch: Shader 221 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2d4d5c50, kernel=0x8d075620
thread block = 8,1,0
GPGPU-Sim uArch: Shader 222 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2d7d6230, kernel=0x8d075620
thread block = 9,1,0
GPGPU-Sim uArch: Shader 223 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2dad6810, kernel=0x8d075620
thread block = 10,1,0
GPGPU-Sim uArch: Shader 224 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2ddd6df0, kernel=0x8d075620
thread block = 11,1,0
GPGPU-Sim uArch: Shader 225 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2e0d7490, kernel=0x8d075620
thread block = 12,1,0
GPGPU-Sim uArch: Shader 226 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2e3d7a70, kernel=0x8d075620
thread block = 0,2,0
GPGPU-Sim uArch: Shader 227 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2e6d8050, kernel=0x8d075620
thread block = 1,2,0
GPGPU-Sim uArch: Shader 228 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2e9d8630, kernel=0x8d075620
thread block = 2,2,0
GPGPU-Sim uArch: Shader 229 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2ecd8c10, kernel=0x8d075620
thread block = 3,2,0
GPGPU-Sim uArch: Shader 230 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2efd91f0, kernel=0x8d075620
thread block = 4,2,0
GPGPU-Sim uArch: Shader 231 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2f2d97d0, kernel=0x8d075620
thread block = 5,2,0
GPGPU-Sim uArch: Shader 232 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2f5d9db0, kernel=0x8d075620
thread block = 6,2,0
GPGPU-Sim uArch: Shader 233 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2f8da450, kernel=0x8d075620
thread block = 7,2,0
GPGPU-Sim uArch: Shader 234 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2fbdaa30, kernel=0x8d075620
thread block = 8,2,0
GPGPU-Sim uArch: Shader 235 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2fedb010, kernel=0x8d075620
thread block = 9,2,0
GPGPU-Sim uArch: Shader 236 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x301db5f0, kernel=0x8d075620
thread block = 10,2,0
GPGPU-Sim uArch: Shader 237 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x304dbbd0, kernel=0x8d075620
thread block = 11,2,0
GPGPU-Sim uArch: Shader 238 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x307dc1b0, kernel=0x8d075620
thread block = 12,2,0
GPGPU-Sim uArch: Shader 239 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x30adc790, kernel=0x8d075620
thread block = 0,3,0
GPGPU-Sim uArch: Shader 240 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x30ddcd70, kernel=0x8d075620
thread block = 1,3,0
GPGPU-Sim uArch: Shader 241 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x310dd410, kernel=0x8d075620
thread block = 2,3,0
GPGPU-Sim uArch: Shader 242 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x313dd9f0, kernel=0x8d075620
thread block = 3,3,0
GPGPU-Sim uArch: Shader 243 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x316ddfd0, kernel=0x8d075620
thread block = 4,3,0
GPGPU-Sim uArch: Shader 244 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x319de5b0, kernel=0x8d075620
thread block = 5,3,0
GPGPU-Sim uArch: Shader 245 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x31cdeb90, kernel=0x8d075620
thread block = 6,3,0
GPGPU-Sim uArch: Shader 246 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x31fdf170, kernel=0x8d075620
thread block = 7,3,0
GPGPU-Sim uArch: Shader 247 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x322df750, kernel=0x8d075620
thread block = 8,3,0
GPGPU-Sim uArch: Shader 248 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x325dfd30, kernel=0x8d075620
thread block = 9,3,0
GPGPU-Sim uArch: Shader 249 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x328e03d0, kernel=0x8d075620
thread block = 10,3,0
GPGPU-Sim uArch: Shader 250 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x32be09b0, kernel=0x8d075620
thread block = 11,3,0
GPGPU-Sim uArch: Shader 251 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x32ee0f90, kernel=0x8d075620
thread block = 12,3,0
GPGPU-Sim uArch: Shader 252 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x331e1570, kernel=0x8d075620
thread block = 0,4,0
GPGPU-Sim uArch: Shader 253 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x334e1b50, kernel=0x8d075620
thread block = 1,4,0
GPGPU-Sim uArch: Shader 254 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x337e2130, kernel=0x8d075620
thread block = 2,4,0
GPGPU-Sim uArch: Shader 255 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x33ae2710, kernel=0x8d075620
thread block = 3,4,0
GPGPU-Sim uArch: Shader 256 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x33de2cf0, kernel=0x8d075620
thread block = 4,4,0
GPGPU-Sim uArch: Shader 257 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x340e3390, kernel=0x8d075620
thread block = 5,4,0
GPGPU-Sim uArch: Shader 258 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x343e3970, kernel=0x8d075620
thread block = 6,4,0
GPGPU-Sim uArch: Shader 259 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x346e3f50, kernel=0x8d075620
thread block = 7,4,0
GPGPU-Sim uArch: Shader 260 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x349e4530, kernel=0x8d075620
thread block = 8,4,0
GPGPU-Sim uArch: Shader 261 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x34ce4b10, kernel=0x8d075620
thread block = 9,4,0
GPGPU-Sim uArch: Shader 262 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x34fe50f0, kernel=0x8d075620
thread block = 10,4,0
GPGPU-Sim uArch: Shader 263 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x352e56d0, kernel=0x8d075620
thread block = 11,4,0
GPGPU-Sim uArch: Shader 264 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x355e5cb0, kernel=0x8d075620
thread block = 12,4,0
GPGPU-Sim uArch: Shader 265 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x358e6350, kernel=0x8d075620
thread block = 0,5,0
GPGPU-Sim uArch: Shader 266 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x35be6930, kernel=0x8d075620
thread block = 1,5,0
GPGPU-Sim uArch: Shader 267 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x35ee6f10, kernel=0x8d075620
thread block = 2,5,0
GPGPU-Sim uArch: Shader 268 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x361e74f0, kernel=0x8d075620
thread block = 3,5,0
GPGPU-Sim uArch: Shader 269 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x364e7ad0, kernel=0x8d075620
thread block = 4,5,0
GPGPU-Sim uArch: Shader 270 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x367e80b0, kernel=0x8d075620
thread block = 5,5,0
GPGPU-Sim uArch: Shader 271 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x36ae8690, kernel=0x8d075620
thread block = 6,5,0
GPGPU-Sim uArch: Shader 273 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x370e9310, kernel=0x8d075620
thread block = 7,5,0
GPGPU-Sim uArch: Shader 274 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x373e98f0, kernel=0x8d075620
thread block = 8,5,0
GPGPU-Sim uArch: Shader 275 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x376e9ed0, kernel=0x8d075620
thread block = 9,5,0
GPGPU-Sim uArch: Shader 276 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x379ea4b0, kernel=0x8d075620
thread block = 10,5,0
GPGPU-Sim uArch: Shader 277 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x37ceaa90, kernel=0x8d075620
thread block = 11,5,0
GPGPU-Sim uArch: Shader 278 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x37feb070, kernel=0x8d075620
thread block = 12,5,0
GPGPU-Sim uArch: Shader 279 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x382eb650, kernel=0x8d075620
thread block = 0,6,0
GPGPU-Sim uArch: Shader 272 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x36de8c70, kernel=0x8d075620
thread block = 1,6,0
GPGPU-Sim uArch: Shader 282 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x38bec8b0, kernel=0x8d075620
thread block = 2,6,0
GPGPU-Sim uArch: Shader 283 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x38eece90, kernel=0x8d075620
thread block = 3,6,0
GPGPU-Sim uArch: Shader 284 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x391ed470, kernel=0x8d075620
thread block = 4,6,0
GPGPU-Sim uArch: Shader 285 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x394eda50, kernel=0x8d075620
thread block = 5,6,0
GPGPU-Sim uArch: Shader 286 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x397ee030, kernel=0x8d075620
thread block = 6,6,0
GPGPU-Sim uArch: Shader 287 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x39aee610, kernel=0x8d075620
thread block = 7,6,0
GPGPU-Sim uArch: Shader 280 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x385ebc30, kernel=0x8d075620
thread block = 8,6,0
GPGPU-Sim uArch: Shader 281 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x388ec2d0, kernel=0x8d075620
thread block = 9,6,0
GPGPU-Sim uArch: Shader 288 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x39deebf0, kernel=0x8d075620
thread block = 10,6,0
GPGPU-Sim uArch: Shader 289 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3a0ef290, kernel=0x8d075620
thread block = 11,6,0
GPGPU-Sim uArch: Shader 290 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3a3ef870, kernel=0x8d075620
thread block = 12,6,0
GPGPU-Sim uArch: Shader 291 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3a6efe50, kernel=0x8d075620
thread block = 0,7,0
GPGPU-Sim uArch: Shader 292 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3a9f0430, kernel=0x8d075620
thread block = 1,7,0
GPGPU-Sim uArch: Shader 293 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3acf0a10, kernel=0x8d075620
thread block = 2,7,0
GPGPU-Sim uArch: Shader 294 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3aff0ff0, kernel=0x8d075620
thread block = 3,7,0
GPGPU-Sim uArch: Shader 295 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3b2f15d0, kernel=0x8d075620
thread block = 4,7,0
GPGPU-Sim uArch: Shader 296 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3b5f1bb0, kernel=0x8d075620
thread block = 5,7,0
GPGPU-Sim uArch: Shader 297 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3b8f2250, kernel=0x8d075620
thread block = 6,7,0
GPGPU-Sim uArch: Shader 298 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3bbf2830, kernel=0x8d075620
thread block = 7,7,0
GPGPU-Sim uArch: Shader 299 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3bef2e10, kernel=0x8d075620
thread block = 8,7,0
GPGPU-Sim uArch: Shader 300 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3c1f33f0, kernel=0x8d075620
thread block = 9,7,0
GPGPU-Sim uArch: Shader 301 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3c4f39d0, kernel=0x8d075620
thread block = 10,7,0
GPGPU-Sim uArch: Shader 302 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3c7f3fb0, kernel=0x8d075620
thread block = 11,7,0
GPGPU-Sim uArch: Shader 303 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3caf4590, kernel=0x8d075620
thread block = 12,7,0
GPGPU-Sim uArch: Shader 304 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3cdf4b70, kernel=0x8d075620
thread block = 0,8,0
GPGPU-Sim uArch: Shader 305 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d0f5210, kernel=0x8d075620
thread block = 1,8,0
GPGPU-Sim uArch: Shader 306 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d3f57f0, kernel=0x8d075620
thread block = 2,8,0
GPGPU-Sim uArch: Shader 307 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d6f5dd0, kernel=0x8d075620
thread block = 3,8,0
GPGPU-Sim uArch: Shader 308 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d9f63b0, kernel=0x8d075620
thread block = 4,8,0
GPGPU-Sim uArch: Shader 309 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3dcf6990, kernel=0x8d075620
thread block = 5,8,0
GPGPU-Sim uArch: Shader 310 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3dff6f70, kernel=0x8d075620
thread block = 6,8,0
GPGPU-Sim uArch: Shader 311 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3e2f7550, kernel=0x8d075620
thread block = 7,8,0
GPGPU-Sim uArch: Shader 312 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3e5f7b30, kernel=0x8d075620
thread block = 8,8,0
GPGPU-Sim uArch: Shader 313 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3e8f81d0, kernel=0x8d075620
thread block = 9,8,0
GPGPU-Sim uArch: Shader 314 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3ebf87b0, kernel=0x8d075620
thread block = 10,8,0
GPGPU-Sim uArch: Shader 315 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3eef8d90, kernel=0x8d075620
thread block = 11,8,0
GPGPU-Sim uArch: Shader 316 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3f1f9370, kernel=0x8d075620
thread block = 12,8,0
GPGPU-Sim uArch: Shader 317 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3f4f9950, kernel=0x8d075620
thread block = 0,9,0
GPGPU-Sim uArch: Shader 318 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3f7f9f30, kernel=0x8d075620
thread block = 1,9,0
GPGPU-Sim uArch: Shader 319 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3fafa510, kernel=0x8d075620
thread block = 2,9,0
GPGPU-Sim uArch: Shader 320 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3fdfaaf0, kernel=0x8d075620
thread block = 3,9,0
GPGPU-Sim uArch: Shader 321 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x400fb190, kernel=0x8d075620
thread block = 4,9,0
GPGPU-Sim uArch: Shader 322 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x403fb770, kernel=0x8d075620
thread block = 5,9,0
GPGPU-Sim uArch: Shader 323 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x406fbd50, kernel=0x8d075620
thread block = 6,9,0
GPGPU-Sim uArch: Shader 324 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x409fc330, kernel=0x8d075620
thread block = 7,9,0
GPGPU-Sim uArch: Shader 325 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x40cfc910, kernel=0x8d075620
thread block = 8,9,0
GPGPU-Sim uArch: Shader 326 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x40ffcef0, kernel=0x8d075620
thread block = 9,9,0
GPGPU-Sim uArch: Shader 327 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x412fd4d0, kernel=0x8d075620
thread block = 10,9,0
GPGPU-Sim uArch: Shader 328 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x415fdab0, kernel=0x8d075620
thread block = 11,9,0
GPGPU-Sim uArch: Shader 329 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x418fe150, kernel=0x8d075620
thread block = 12,9,0
GPGPU-Sim uArch: Shader 330 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x41bfe730, kernel=0x8d075620
thread block = 0,10,0
GPGPU-Sim uArch: Shader 331 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x41efed10, kernel=0x8d075620
thread block = 1,10,0
GPGPU-Sim uArch: Shader 332 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x421ff2f0, kernel=0x8d075620
thread block = 2,10,0
GPGPU-Sim uArch: Shader 333 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x424ff8d0, kernel=0x8d075620
thread block = 3,10,0
GPGPU-Sim uArch: Shader 334 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x427ffeb0, kernel=0x8d075620
thread block = 4,10,0
GPGPU-Sim uArch: Shader 335 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x42b00490, kernel=0x8d075620
thread block = 5,10,0
GPGPU-Sim uArch: Shader 336 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x42e00a70, kernel=0x8d075620
thread block = 6,10,0
GPGPU-Sim uArch: Shader 337 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x43101110, kernel=0x8d075620
thread block = 7,10,0
GPGPU-Sim uArch: Shader 338 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x434016f0, kernel=0x8d075620
thread block = 8,10,0
GPGPU-Sim uArch: Shader 339 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x43701cd0, kernel=0x8d075620
thread block = 9,10,0
GPGPU-Sim uArch: Shader 340 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x43a022b0, kernel=0x8d075620
thread block = 10,10,0
GPGPU-Sim uArch: Shader 341 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x43d02890, kernel=0x8d075620
thread block = 11,10,0
GPGPU-Sim uArch: Shader 342 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x44002e70, kernel=0x8d075620
thread block = 12,10,0
GPGPU-Sim uArch: Shader 343 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x44303450, kernel=0x8d075620
thread block = 0,11,0
GPGPU-Sim uArch: Shader 344 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x44603a30, kernel=0x8d075620
thread block = 1,11,0
GPGPU-Sim uArch: Shader 345 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x449040d0, kernel=0x8d075620
thread block = 2,11,0
GPGPU-Sim uArch: Shader 346 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x44c046b0, kernel=0x8d075620
thread block = 3,11,0
GPGPU-Sim uArch: Shader 347 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x44f04c90, kernel=0x8d075620
thread block = 4,11,0
GPGPU-Sim uArch: Shader 348 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x45205270, kernel=0x8d075620
thread block = 5,11,0
GPGPU-Sim uArch: Shader 349 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x45505850, kernel=0x8d075620
thread block = 6,11,0
GPGPU-Sim uArch: Shader 350 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x45805e30, kernel=0x8d075620
thread block = 7,11,0
GPGPU-Sim uArch: Shader 351 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x45b06410, kernel=0x8d075620
thread block = 8,11,0
GPGPU-Sim uArch: Shader 352 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x45e069f0, kernel=0x8d075620
thread block = 9,11,0
GPGPU-Sim uArch: Shader 353 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x46107090, kernel=0x8d075620
thread block = 10,11,0
GPGPU-Sim uArch: Shader 354 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x46407670, kernel=0x8d075620
thread block = 11,11,0
GPGPU-Sim uArch: Shader 355 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x46707c50, kernel=0x8d075620
thread block = 12,11,0
GPGPU-Sim uArch: Shader 356 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x46a08230, kernel=0x8d075620
thread block = 0,12,0
GPGPU-Sim uArch: Shader 357 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x46d08810, kernel=0x8d075620
thread block = 1,12,0
GPGPU-Sim uArch: Shader 358 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x47008df0, kernel=0x8d075620
thread block = 2,12,0
GPGPU-Sim uArch: Shader 359 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x473093d0, kernel=0x8d075620
thread block = 3,12,0
GPGPU-Sim uArch: Shader 361 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4790a050, kernel=0x8d075620
thread block = 4,12,0
GPGPU-Sim uArch: Shader 362 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x47c0a630, kernel=0x8d075620
thread block = 5,12,0
GPGPU-Sim uArch: Shader 363 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x47f0ac10, kernel=0x8d075620
thread block = 6,12,0
GPGPU-Sim uArch: Shader 364 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4820b1f0, kernel=0x8d075620
thread block = 7,12,0
GPGPU-Sim uArch: Shader 365 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4850b7d0, kernel=0x8d075620
thread block = 8,12,0
GPGPU-Sim uArch: Shader 366 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4880bdb0, kernel=0x8d075620
thread block = 9,12,0
GPGPU-Sim uArch: Shader 367 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x48b0c390, kernel=0x8d075620
thread block = 10,12,0
GPGPU-Sim uArch: Shader 360 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x476099b0, kernel=0x8d075620
thread block = 11,12,0
GPGPU-Sim uArch: Shader 370 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4940d5f0, kernel=0x8d075620
thread block = 12,12,0
Destroy streams for kernel 18: size 0
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 5033
gpu_sim_insn = 113472
gpu_ipc =      22.5456
gpu_tot_sim_cycle = 118492
gpu_tot_sim_insn = 10002207
gpu_tot_ipc =      84.4125
gpu_tot_issued_cta = 1539
gpu_occupancy = 12.5000% 
gpu_tot_occupancy = 10.1959% 
max_total_param_size = 0
gpu_stall_dramfull = 7182
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       2.3284
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =      17.4718
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =      84.3440 GB/Sec
gpu_total_sim_rate=4983

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4225, Miss = 1904, Miss_rate = 0.451, Pending_hits = 1919, Reservation_fails = 1156
	L1D_cache_core[1]: Access = 7279, Miss = 2989, Miss_rate = 0.411, Pending_hits = 3510, Reservation_fails = 1428
	L1D_cache_core[2]: Access = 10608, Miss = 4022, Miss_rate = 0.379, Pending_hits = 5339, Reservation_fails = 2602
	L1D_cache_core[3]: Access = 10335, Miss = 3958, Miss_rate = 0.383, Pending_hits = 5296, Reservation_fails = 2869
	L1D_cache_core[4]: Access = 10328, Miss = 3979, Miss_rate = 0.385, Pending_hits = 5339, Reservation_fails = 2588
	L1D_cache_core[5]: Access = 10216, Miss = 3935, Miss_rate = 0.385, Pending_hits = 5283, Reservation_fails = 2486
	L1D_cache_core[6]: Access = 10128, Miss = 3900, Miss_rate = 0.385, Pending_hits = 5240, Reservation_fails = 2308
	L1D_cache_core[7]: Access = 10328, Miss = 3979, Miss_rate = 0.385, Pending_hits = 5339, Reservation_fails = 2641
	L1D_cache_core[8]: Access = 10240, Miss = 3944, Miss_rate = 0.385, Pending_hits = 5296, Reservation_fails = 2743
	L1D_cache_core[9]: Access = 10000, Miss = 3847, Miss_rate = 0.385, Pending_hits = 5175, Reservation_fails = 1919
	L1D_cache_core[10]: Access = 9560, Miss = 3671, Miss_rate = 0.384, Pending_hits = 5019, Reservation_fails = 1768
	L1D_cache_core[11]: Access = 6860, Miss = 2622, Miss_rate = 0.382, Pending_hits = 3598, Reservation_fails = 1631
	L1D_cache_core[12]: Access = 7189, Miss = 2999, Miss_rate = 0.417, Pending_hits = 3552, Reservation_fails = 1957
	L1D_cache_core[13]: Access = 9872, Miss = 3710, Miss_rate = 0.376, Pending_hits = 5007, Reservation_fails = 1670
	L1D_cache_core[14]: Access = 9700, Miss = 3662, Miss_rate = 0.378, Pending_hits = 4964, Reservation_fails = 1576
	L1D_cache_core[15]: Access = 9912, Miss = 3767, Miss_rate = 0.380, Pending_hits = 5123, Reservation_fails = 1660
	L1D_cache_core[16]: Access = 9592, Miss = 3643, Miss_rate = 0.380, Pending_hits = 4964, Reservation_fails = 1699
	L1D_cache_core[17]: Access = 9792, Miss = 3722, Miss_rate = 0.380, Pending_hits = 5063, Reservation_fails = 1730
	L1D_cache_core[18]: Access = 9688, Miss = 3679, Miss_rate = 0.380, Pending_hits = 4981, Reservation_fails = 1614
	L1D_cache_core[19]: Access = 9592, Miss = 3643, Miss_rate = 0.380, Pending_hits = 4964, Reservation_fails = 1604
	L1D_cache_core[20]: Access = 9912, Miss = 3767, Miss_rate = 0.380, Pending_hits = 5123, Reservation_fails = 2289
	L1D_cache_core[21]: Access = 8872, Miss = 3383, Miss_rate = 0.381, Pending_hits = 4568, Reservation_fails = 1187
	L1D_cache_core[22]: Access = 5608, Miss = 2180, Miss_rate = 0.389, Pending_hits = 2773, Reservation_fails = 648
	L1D_cache_core[23]: Access = 3697, Miss = 1648, Miss_rate = 0.446, Pending_hits = 1649, Reservation_fails = 323
	L1D_cache_core[24]: Access = 7269, Miss = 2994, Miss_rate = 0.412, Pending_hits = 3370, Reservation_fails = 987
	L1D_cache_core[25]: Access = 6735, Miss = 2560, Miss_rate = 0.380, Pending_hits = 3336, Reservation_fails = 895
	L1D_cache_core[26]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 881
	L1D_cache_core[27]: Access = 6624, Miss = 2541, Miss_rate = 0.384, Pending_hits = 3336, Reservation_fails = 854
	L1D_cache_core[28]: Access = 6744, Miss = 2586, Miss_rate = 0.383, Pending_hits = 3396, Reservation_fails = 1242
	L1D_cache_core[29]: Access = 6680, Miss = 2563, Miss_rate = 0.384, Pending_hits = 3364, Reservation_fails = 1079
	L1D_cache_core[30]: Access = 6624, Miss = 2541, Miss_rate = 0.384, Pending_hits = 3336, Reservation_fails = 887
	L1D_cache_core[31]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1184
	L1D_cache_core[32]: Access = 6232, Miss = 2409, Miss_rate = 0.387, Pending_hits = 3140, Reservation_fails = 895
	L1D_cache_core[33]: Access = 5960, Miss = 2322, Miss_rate = 0.390, Pending_hits = 3004, Reservation_fails = 1017
	L1D_cache_core[34]: Access = 3868, Miss = 1511, Miss_rate = 0.391, Pending_hits = 1951, Reservation_fails = 892
	L1D_cache_core[35]: Access = 4019, Miss = 1816, Miss_rate = 0.452, Pending_hits = 1825, Reservation_fails = 909
	L1D_cache_core[36]: Access = 7456, Miss = 2873, Miss_rate = 0.385, Pending_hits = 3669, Reservation_fails = 2165
	L1D_cache_core[37]: Access = 7267, Miss = 2817, Miss_rate = 0.388, Pending_hits = 3612, Reservation_fails = 2382
	L1D_cache_core[38]: Access = 7272, Miss = 2842, Miss_rate = 0.391, Pending_hits = 3668, Reservation_fails = 4082
	L1D_cache_core[39]: Access = 7160, Miss = 2798, Miss_rate = 0.391, Pending_hits = 3612, Reservation_fails = 2344
	L1D_cache_core[40]: Access = 7104, Miss = 2776, Miss_rate = 0.391, Pending_hits = 3584, Reservation_fails = 1858
	L1D_cache_core[41]: Access = 7272, Miss = 2842, Miss_rate = 0.391, Pending_hits = 3668, Reservation_fails = 3314
	L1D_cache_core[42]: Access = 7160, Miss = 2798, Miss_rate = 0.391, Pending_hits = 3612, Reservation_fails = 1984
	L1D_cache_core[43]: Access = 7140, Miss = 2774, Miss_rate = 0.389, Pending_hits = 3668, Reservation_fails = 1984
	L1D_cache_core[44]: Access = 6896, Miss = 2662, Miss_rate = 0.386, Pending_hits = 3612, Reservation_fails = 1777
	L1D_cache_core[45]: Access = 3869, Miss = 1508, Miss_rate = 0.390, Pending_hits = 1967, Reservation_fails = 1263
	L1D_cache_core[46]: Access = 4081, Miss = 1844, Miss_rate = 0.452, Pending_hits = 1853, Reservation_fails = 2418
	L1D_cache_core[47]: Access = 6816, Miss = 2573, Miss_rate = 0.377, Pending_hits = 3341, Reservation_fails = 1341
	L1D_cache_core[48]: Access = 6670, Miss = 2534, Miss_rate = 0.380, Pending_hits = 3304, Reservation_fails = 1606
	L1D_cache_core[49]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1308
	L1D_cache_core[50]: Access = 6560, Miss = 2515, Miss_rate = 0.383, Pending_hits = 3304, Reservation_fails = 1244
	L1D_cache_core[51]: Access = 6728, Miss = 2581, Miss_rate = 0.384, Pending_hits = 3388, Reservation_fails = 1208
	L1D_cache_core[52]: Access = 6632, Miss = 2542, Miss_rate = 0.383, Pending_hits = 3340, Reservation_fails = 1244
	L1D_cache_core[53]: Access = 6560, Miss = 2515, Miss_rate = 0.383, Pending_hits = 3304, Reservation_fails = 1225
	L1D_cache_core[54]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1265
	L1D_cache_core[55]: Access = 6036, Miss = 2319, Miss_rate = 0.384, Pending_hits = 3040, Reservation_fails = 869
	L1D_cache_core[56]: Access = 5680, Miss = 2189, Miss_rate = 0.385, Pending_hits = 2860, Reservation_fails = 789
	L1D_cache_core[57]: Access = 3343, Miss = 1258, Miss_rate = 0.376, Pending_hits = 1681, Reservation_fails = 238
	L1D_cache_core[58]: Access = 3473, Miss = 1553, Miss_rate = 0.447, Pending_hits = 1545, Reservation_fails = 336
	L1D_cache_core[59]: Access = 6384, Miss = 2356, Miss_rate = 0.369, Pending_hits = 3117, Reservation_fails = 491
	L1D_cache_core[60]: Access = 6210, Miss = 2308, Miss_rate = 0.372, Pending_hits = 3068, Reservation_fails = 440
	L1D_cache_core[61]: Access = 6200, Miss = 2325, Miss_rate = 0.375, Pending_hits = 3116, Reservation_fails = 457
	L1D_cache_core[62]: Access = 6104, Miss = 2289, Miss_rate = 0.375, Pending_hits = 3068, Reservation_fails = 458
	L1D_cache_core[63]: Access = 6032, Miss = 2262, Miss_rate = 0.375, Pending_hits = 3032, Reservation_fails = 396
	L1D_cache_core[64]: Access = 6200, Miss = 2325, Miss_rate = 0.375, Pending_hits = 3116, Reservation_fails = 446
	L1D_cache_core[65]: Access = 6104, Miss = 2289, Miss_rate = 0.375, Pending_hits = 3068, Reservation_fails = 414
	L1D_cache_core[66]: Access = 6004, Miss = 2257, Miss_rate = 0.376, Pending_hits = 3052, Reservation_fails = 417
	L1D_cache_core[67]: Access = 5712, Miss = 2153, Miss_rate = 0.377, Pending_hits = 2940, Reservation_fails = 424
	L1D_cache_core[68]: Access = 3248, Miss = 1219, Miss_rate = 0.375, Pending_hits = 1640, Reservation_fails = 242
	L1D_cache_core[69]: Access = 3551, Miss = 1586, Miss_rate = 0.447, Pending_hits = 1581, Reservation_fails = 353
	L1D_cache_core[70]: Access = 6816, Miss = 2576, Miss_rate = 0.378, Pending_hits = 3336, Reservation_fails = 1985
	L1D_cache_core[71]: Access = 6629, Miss = 2520, Miss_rate = 0.380, Pending_hits = 3284, Reservation_fails = 2614
	L1D_cache_core[72]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1683
	L1D_cache_core[73]: Access = 6520, Miss = 2501, Miss_rate = 0.384, Pending_hits = 3284, Reservation_fails = 1391
	L1D_cache_core[74]: Access = 6688, Miss = 2564, Miss_rate = 0.383, Pending_hits = 3368, Reservation_fails = 2134
	L1D_cache_core[75]: Access = 6632, Miss = 2545, Miss_rate = 0.384, Pending_hits = 3340, Reservation_fails = 1194
	L1D_cache_core[76]: Access = 6520, Miss = 2501, Miss_rate = 0.384, Pending_hits = 3280, Reservation_fails = 1193
	L1D_cache_core[77]: Access = 6800, Miss = 2608, Miss_rate = 0.384, Pending_hits = 3424, Reservation_fails = 1263
	L1D_cache_core[78]: Access = 5932, Miss = 2305, Miss_rate = 0.389, Pending_hits = 2956, Reservation_fails = 1006
	L1D_cache_core[79]: Access = 5512, Miss = 2172, Miss_rate = 0.394, Pending_hits = 2712, Reservation_fails = 1098
	L1D_total_cache_accesses = 559261
	L1D_total_cache_misses = 216210
	L1D_total_cache_miss_rate = 0.3866
	L1D_total_cache_pending_hits = 281676
	L1D_total_cache_reservation_fails = 114161
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 281676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 281676
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 64319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 651629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 189308

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7467
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106694
ctas_completed 1370, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
122, 122, 122, 77, 32, 32, 32, 32, 
gpgpu_n_tot_thrd_icount = 11273664
gpgpu_n_tot_w_icount = 352302
gpgpu_n_stall_shd_mem = 239058
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86589
gpgpu_n_mem_write_global = 189308
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1007442
gpgpu_n_store_insn = 336423
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 221358
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17700
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:233506	W0_Idle:6265287	W0_Scoreboard:5480912	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:34	W8:166	W9:45	W10:166	W11:45	W12:166	W13:45	W14:166	W15:45	W16:4202	W17:1	W18:2243	W19:1	W20:2242	W21:1	W22:2258	W23:1	W24:2257	W25:1	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:301270
single_issue_nums: WS0:90499	WS1:89019	WS2:88597	WS3:87748	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 692712 {8:86589,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7572320 {40:189308,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3463560 {40:86589,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1514464 {8:189308,}
maxmflatency = 1566 
max_icnt2mem_latency = 847 
maxmrqlatency = 57 
max_icnt2sh_latency = 1028 
averagemflatency = 600 
avg_icnt2mem_latency = 189 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 240 
mrq_lat_table:2122 	1465 	999 	644 	339 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15943 	95841 	144742 	19371 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	14909 	43747 	50650 	77571 	87663 	1357 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7960 	6859 	8977 	13671 	21425 	39678 	61000 	87943 	28383 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	22 	17 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5406      5411      5560      5360      5414      5398         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5544      5397      5443      5447      5410      5365         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5409      5414      5463      5382      5376      5703         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5386      5415      5370      5458      5707      5386         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5535      5389      5409      5378      5395      5390         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5402      5543      5386      5422      5391      5386         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5417      5406      5442      5403      5402      5365         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5394      5465      5369      5358      5374      5699         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5398      5386      5454      5543      5377      5368         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5512      5403      5373      5361      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5398      5387      5373      5362      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5401      5434      5402      5356      5369         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5527      5395      5372      5423      5422      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5407      5442      5414      5361      5377      5366         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5519      5394      5406      5450      5803      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5393      5552      5471      5413      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5402      5410      5365      5406      5398      5690         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5386      5390      5430      5387      5394      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5409      5417      5386      5374      5358      5370         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5386      5394      5470      5446      5698      5394         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5418      5406      5383      5438      5378      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5523      5385      5442      5399      5360      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5457      5398      5423      5418      5611      5369         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5397      5540      5364      5373      5379      5687         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5395      5543      5544      5377      5361      5373         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5407      5402      5366      5438      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5391      5539      5368      5357      5398      5394         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5406      5403      5451      5422      5414      5373         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5531      5462      5365      5386      5361      5399         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5403      5414      5413      5376      5382      5372         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5386      5527      5406      5356      5819      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5660      5386      5478      5399      5362      5390         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      31947     31967     31104     28380     31264     29740    none      none      none      none      none      none      none      none      none      none  
dram[1]:      30877     30448     28263     27718     28292     27597    none      none      none      none      none      none      none      none      none      none  
dram[2]:      24016     32394     29080     27886     27678     29334    none      none      none      none      none      none      none      none      none      none  
dram[3]:      31871     33273     28178     26112     28405     26522    none      none      none      none      none      none      none      none      none      none  
dram[4]:      33831     30397     29654     27559     30452     29687    none      none      none      none      none      none      none      none      none      none  
dram[5]:      34058     34319     29042     26675     26989     27442    none      none      none      none      none      none      none      none      none      none  
dram[6]:      34338     35041     28872     26808     29464     27295    none      none      none      none      none      none      none      none      none      none  
dram[7]:      27698     31093     29262     26737     30555     29701    none      none      none      none      none      none      none      none      none      none  
dram[8]:      28436     26979     26728     24977     26047     25080    none      none      none      none      none      none      none      none      none      none  
dram[9]:      35457     33533     29313     27114     30375     29121    none      none      none      none      none      none      none      none      none      none  
dram[10]:      32958     29119     30076     26202     29595     28548    none      none      none      none      none      none      none      none      none      none  
dram[11]:      32138     31393     27903     25167     27693     27009    none      none      none      none      none      none      none      none      none      none  
dram[12]:      18521     29403     25765     26044     26099     25513    none      none      none      none      none      none      none      none      none      none  
dram[13]:      32948     30504     28569     28766     29232     28004    none      none      none      none      none      none      none      none      none      none  
dram[14]:      35959     33018     27531     27894     28381     27079    none      none      none      none      none      none      none      none      none      none  
dram[15]:      29793     34902     27589     28457     26781     26423    none      none      none      none      none      none      none      none      none      none  
dram[16]:      30998     33064     32396     30201     31955     31233    none      none      none      none      none      none      none      none      none      none  
dram[17]:      30250     31852     28056     28965     27763     27581    none      none      none      none      none      none      none      none      none      none  
dram[18]:      29014     33247     29956     31392     27874     28609    none      none      none      none      none      none      none      none      none      none  
dram[19]:      34004     33138     30548     31418     31439     29599    none      none      none      none      none      none      none      none      none      none  
dram[20]:      36134     34152     30530     30696     26951     30055    none      none      none      none      none      none      none      none      none      none  
dram[21]:      33622     29604     32527     33109     29439     30341    none      none      none      none      none      none      none      none      none      none  
dram[22]:      29410     29040     32468     31695     30455     31102    none      none      none      none      none      none      none      none      none      none  
dram[23]:      31601     32514     31152     32761     29330     32577    none      none      none      none      none      none      none      none      none      none  
dram[24]:      29289     33041     32042     30584     30039     29573    none      none      none      none      none      none      none      none      none      none  
dram[25]:      33322     33132     30246     29593     29161     30417    none      none      none      none      none      none      none      none      none      none  
dram[26]:      28610     32186     32723     31056     30466     32245    none      none      none      none      none      none      none      none      none      none  
dram[27]:      32909     32718     30358     30304     28783     29911    none      none      none      none      none      none      none      none      none      none  
dram[28]:      34552     28810     30491     31176     29383     30549    none      none      none      none      none      none      none      none      none      none  
dram[29]:      32129     32751     32893     30899     31896     32590    none      none      none      none      none      none      none      none      none      none  
dram[30]:      33871     38320     30909     29495     30319     31120    none      none      none      none      none      none      none      none      none      none  
dram[31]:      30937     28180     32790     31359     29255     30328    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        568       527      1371      1351      1394      1391         0         0         0         0         0         0         0         0         0         0
dram[1]:        497       466      1421      1321      1381      1427         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       519      1477      1434      1301      1249         0         0         0         0         0         0         0         0         0         0
dram[3]:        611       596      1218      1296      1353      1243         0         0         0         0         0         0         0         0         0         0
dram[4]:        492       581      1296      1297      1486      1449         0         0         0         0         0         0         0         0         0         0
dram[5]:        496       498      1269      1253      1270      1345         0         0         0         0         0         0         0         0         0         0
dram[6]:        491       497      1207      1198      1214      1247         0         0         0         0         0         0         0         0         0         0
dram[7]:        589       515      1312      1356      1355      1370         0         0         0         0         0         0         0         0         0         0
dram[8]:        591       340      1556      1517      1555      1534         0         0         0         0         0         0         0         0         0         0
dram[9]:        470       713      1466      1301      1278      1290         0         0         0         0         0         0         0         0         0         0
dram[10]:        613       368      1456      1380      1372      1366         0         0         0         0         0         0         0         0         0         0
dram[11]:        478       704      1488      1501      1551      1566         0         0         0         0         0         0         0         0         0         0
dram[12]:        475       349      1298      1334      1312      1330         0         0         0         0         0         0         0         0         0         0
dram[13]:        610       400      1185      1231      1289      1286         0         0         0         0         0         0         0         0         0         0
dram[14]:        580       596      1308      1285      1452      1373         0         0         0         0         0         0         0         0         0         0
dram[15]:        456       511      1377      1338      1342      1312         0         0         0         0         0         0         0         0         0         0
dram[16]:        511       410      1414      1441      1428      1419         0         0         0         0         0         0         0         0         0         0
dram[17]:        500       498      1384      1363      1437      1392         0         0         0         0         0         0         0         0         0         0
dram[18]:        533       423      1382      1387      1421      1393         0         0         0         0         0         0         0         0         0         0
dram[19]:        570       583      1351      1363      1364      1369         0         0         0         0         0         0         0         0         0         0
dram[20]:        507       593      1345      1274      1367      1275         0         0         0         0         0         0         0         0         0         0
dram[21]:        740       459      1357      1426      1283      1360         0         0         0         0         0         0         0         0         0         0
dram[22]:        394       481      1361      1395      1379      1359         0         0         0         0         0         0         0         0         0         0
dram[23]:        586       496      1471      1521      1472      1492         0         0         0         0         0         0         0         0         0         0
dram[24]:        447       510      1407      1409      1422      1426         0         0         0         0         0         0         0         0         0         0
dram[25]:        501       593      1307      1303      1317      1286         0         0         0         0         0         0         0         0         0         0
dram[26]:        385       508      1403      1405      1366      1367         0         0         0         0         0         0         0         0         0         0
dram[27]:        502       604      1393      1453      1398      1438         0         0         0         0         0         0         0         0         0         0
dram[28]:        495       408      1407      1291      1403      1344         0         0         0         0         0         0         0         0         0         0
dram[29]:        602       383      1311      1449      1323      1326         0         0         0         0         0         0         0         0         0         0
dram[30]:        605       626      1375      1453      1427      1482         0         0         0         0         0         0         0         0         0         0
dram[31]:        607       390      1415      1396      1430      1397         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88792 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001978
n_activity=398 dram_eff=0.4422
bk0: 3a 88961i bk1: 3a 88961i bk2: 41a 88945i bk3: 49a 88927i bk4: 40a 88924i bk5: 40a 88913i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.392045
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564315 

BW Util details:
bwutil = 0.001978 
total_CMD = 88973 
util_bw = 176 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 88728 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88792 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001978 
Either_Row_CoL_Bus_Util = 0.002034 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.005525 
queue_avg = 0.005002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00500152
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88795 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001933
n_activity=371 dram_eff=0.4636
bk0: 1a 88961i bk1: 3a 88961i bk2: 40a 88950i bk3: 48a 88931i bk4: 40a 88932i bk5: 40a 88897i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568465
Bank_Level_Parallism_Col = 1.576271
Bank_Level_Parallism_Ready = 1.459302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576271 

BW Util details:
bwutil = 0.001933 
total_CMD = 88973 
util_bw = 172 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 88732 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88795 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001933 
Either_Row_CoL_Bus_Util = 0.002001 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00456318
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88792 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001967
n_activity=353 dram_eff=0.4958
bk0: 3a 88961i bk1: 3a 88961i bk2: 40a 88943i bk3: 49a 88932i bk4: 40a 88933i bk5: 40a 88897i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.700441
Bank_Level_Parallism_Col = 1.704036
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.704036 

BW Util details:
bwutil = 0.001967 
total_CMD = 88973 
util_bw = 175 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 88746 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88792 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001967 
Either_Row_CoL_Bus_Util = 0.002034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.007137
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88792 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001978
n_activity=416 dram_eff=0.4231
bk0: 2a 88961i bk1: 3a 88961i bk2: 43a 88945i bk3: 48a 88931i bk4: 40a 88918i bk5: 40a 88912i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550201
Bank_Level_Parallism_Col = 1.557377
Bank_Level_Parallism_Ready = 1.448864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557377 

BW Util details:
bwutil = 0.001978 
total_CMD = 88973 
util_bw = 176 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 88724 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88792 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001978 
Either_Row_CoL_Bus_Util = 0.002034 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.005525 
queue_avg = 0.007946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00794623
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88794 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001956
n_activity=340 dram_eff=0.5118
bk0: 1a 88961i bk1: 4a 88959i bk2: 41a 88938i bk3: 48a 88926i bk4: 40a 88925i bk5: 40a 88902i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.691983
Bank_Level_Parallism_Col = 1.688034
Bank_Level_Parallism_Ready = 1.465517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.688034 

BW Util details:
bwutil = 0.001956 
total_CMD = 88973 
util_bw = 174 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 88736 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88794 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001956 
Either_Row_CoL_Bus_Util = 0.002012 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.005587 
queue_avg = 0.003776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00377643
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88793 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001967
n_activity=367 dram_eff=0.4768
bk0: 2a 88961i bk1: 1a 88961i bk2: 42a 88946i bk3: 50a 88923i bk4: 40a 88923i bk5: 40a 88916i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563265
Bank_Level_Parallism_Col = 1.564315
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.001967 
total_CMD = 88973 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 88728 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88793 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001967 
Either_Row_CoL_Bus_Util = 0.002023 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.005556 
queue_avg = 0.004687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00468682
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88793 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001956
n_activity=357 dram_eff=0.4874
bk0: 2a 88961i bk1: 2a 88961i bk2: 41a 88943i bk3: 49a 88928i bk4: 40a 88924i bk5: 40a 88902i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617284
Bank_Level_Parallism_Col = 1.610879
Bank_Level_Parallism_Ready = 1.471264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.610879 

BW Util details:
bwutil = 0.001956 
total_CMD = 88973 
util_bw = 174 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 88730 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88793 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001956 
Either_Row_CoL_Bus_Util = 0.002023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00829465
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88793 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001967
n_activity=382 dram_eff=0.4581
bk0: 5a 88961i bk1: 2a 88961i bk2: 40a 88945i bk3: 48a 88933i bk4: 40a 88926i bk5: 40a 88901i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.656652
Bank_Level_Parallism_Col = 1.659389
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.659389 

BW Util details:
bwutil = 0.001967 
total_CMD = 88973 
util_bw = 175 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 88740 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88793 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001967 
Either_Row_CoL_Bus_Util = 0.002023 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.005556 
queue_avg = 0.011846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0118463
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88792 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001967
n_activity=467 dram_eff=0.3747
bk0: 4a 88961i bk1: 1a 88961i bk2: 41a 88950i bk3: 49a 88929i bk4: 40a 88922i bk5: 40a 88917i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462745
Bank_Level_Parallism_Col = 1.462151
Bank_Level_Parallism_Ready = 1.348571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462151 

BW Util details:
bwutil = 0.001967 
total_CMD = 88973 
util_bw = 175 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 88718 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88792 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001967 
Either_Row_CoL_Bus_Util = 0.002034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0056534
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88792 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001967
n_activity=437 dram_eff=0.4005
bk0: 1a 88961i bk1: 4a 88960i bk2: 42a 88945i bk3: 48a 88928i bk4: 40a 88932i bk5: 40a 88902i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533864
Bank_Level_Parallism_Col = 1.534413
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530364 

BW Util details:
bwutil = 0.001967 
total_CMD = 88973 
util_bw = 175 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 88722 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88792 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001967 
Either_Row_CoL_Bus_Util = 0.002034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00256258
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88793 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001956
n_activity=417 dram_eff=0.4173
bk0: 4a 88961i bk1: 1a 88961i bk2: 40a 88946i bk3: 49a 88927i bk4: 40a 88925i bk5: 40a 88913i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592437
Bank_Level_Parallism_Col = 1.587234
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587234 

BW Util details:
bwutil = 0.001956 
total_CMD = 88973 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 88735 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88793 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001956 
Either_Row_CoL_Bus_Util = 0.002023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00186573
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88795 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001944
n_activity=451 dram_eff=0.3836
bk0: 1a 88961i bk1: 4a 88960i bk2: 40a 88951i bk3: 48a 88933i bk4: 40a 88931i bk5: 40a 88912i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.390805
Bank_Level_Parallism_Col = 1.389105
Bank_Level_Parallism_Ready = 1.346821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389105 

BW Util details:
bwutil = 0.001944 
total_CMD = 88973 
util_bw = 173 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 88712 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88795 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001944 
Either_Row_CoL_Bus_Util = 0.002001 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.005618 
queue_avg = 0.002608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00260753
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88803 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001843
n_activity=380 dram_eff=0.4316
bk0: 1a 88961i bk1: 2a 88960i bk2: 41a 88948i bk3: 40a 88943i bk4: 40a 88940i bk5: 40a 88907i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429167
Bank_Level_Parallism_Col = 1.419492
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419492 

BW Util details:
bwutil = 0.001843 
total_CMD = 88973 
util_bw = 164 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 88733 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88803 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001843 
Either_Row_CoL_Bus_Util = 0.001911 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00470929
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88801 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001877
n_activity=371 dram_eff=0.4501
bk0: 4a 88961i bk1: 2a 88961i bk2: 41a 88946i bk3: 40a 88945i bk4: 40a 88926i bk5: 40a 88917i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551111
Bank_Level_Parallism_Col = 1.545045
Bank_Level_Parallism_Ready = 1.347305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545045 

BW Util details:
bwutil = 0.001877 
total_CMD = 88973 
util_bw = 167 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 88748 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88801 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001877 
Either_Row_CoL_Bus_Util = 0.001933 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.005814 
queue_avg = 0.002034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00203432
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88800 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001899
n_activity=372 dram_eff=0.4543
bk0: 2a 88960i bk1: 4a 88960i bk2: 42a 88940i bk3: 41a 88935i bk4: 40a 88917i bk5: 40a 88903i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.704348
Bank_Level_Parallism_Col = 1.707965
Bank_Level_Parallism_Ready = 1.443787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.707965 

BW Util details:
bwutil = 0.001899 
total_CMD = 88973 
util_bw = 169 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 88743 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88800 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001899 
Either_Row_CoL_Bus_Util = 0.001944 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.011561 
queue_avg = 0.006496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00649635
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88802 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001854
n_activity=415 dram_eff=0.3976
bk0: 2a 88961i bk1: 1a 88961i bk2: 40a 88945i bk3: 42a 88929i bk4: 40a 88923i bk5: 40a 88907i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.539419
Bank_Level_Parallism_Ready = 1.442424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539419 

BW Util details:
bwutil = 0.001854 
total_CMD = 88973 
util_bw = 165 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 88726 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88802 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001854 
Either_Row_CoL_Bus_Util = 0.001922 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0055972
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88793 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001956
n_activity=341 dram_eff=0.5103
bk0: 3a 88961i bk1: 2a 88961i bk2: 41a 88942i bk3: 48a 88942i bk4: 40a 88930i bk5: 40a 88892i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.648069
Bank_Level_Parallism_Col = 1.650655
Bank_Level_Parallism_Ready = 1.431034
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.650655 

BW Util details:
bwutil = 0.001956 
total_CMD = 88973 
util_bw = 174 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 88740 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88793 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001956 
Either_Row_CoL_Bus_Util = 0.002023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00896901
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88791 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001978
n_activity=316 dram_eff=0.557
bk0: 3a 88961i bk1: 3a 88958i bk2: 40a 88938i bk3: 50a 88928i bk4: 40a 88916i bk5: 40a 88909i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803571
Bank_Level_Parallism_Col = 1.778280
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.778280 

BW Util details:
bwutil = 0.001978 
total_CMD = 88973 
util_bw = 176 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 88749 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88791 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001978 
Either_Row_CoL_Bus_Util = 0.002046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00501276
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88795 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001956
n_activity=317 dram_eff=0.5489
bk0: 3a 88961i bk1: 2a 88961i bk2: 40a 88943i bk3: 49a 88927i bk4: 40a 88919i bk5: 40a 88903i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.768889
Bank_Level_Parallism_Col = 1.757848
Bank_Level_Parallism_Ready = 1.482759
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.757848 

BW Util details:
bwutil = 0.001956 
total_CMD = 88973 
util_bw = 174 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 88748 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88795 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001956 
Either_Row_CoL_Bus_Util = 0.002001 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.011236 
queue_avg = 0.003507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00350668
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88791 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001989
n_activity=390 dram_eff=0.4538
bk0: 3a 88961i bk1: 3a 88961i bk2: 43a 88941i bk3: 48a 88939i bk4: 40a 88925i bk5: 40a 88885i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693277
Bank_Level_Parallism_Col = 1.696581
Bank_Level_Parallism_Ready = 1.508475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.696581 

BW Util details:
bwutil = 0.001989 
total_CMD = 88973 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 88735 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88791 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001989 
Either_Row_CoL_Bus_Util = 0.002046 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.005495 
queue_avg = 0.005080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00508019
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88783 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002068
n_activity=406 dram_eff=0.4532
bk0: 2a 88960i bk1: 5a 88961i bk2: 41a 88946i bk3: 48a 88933i bk4: 48a 88920i bk5: 40a 88902i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562500
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.413043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.002068 
total_CMD = 88973 
util_bw = 184 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 88717 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88783 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.002068 
Either_Row_CoL_Bus_Util = 0.002135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00548481
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88789 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002001
n_activity=491 dram_eff=0.3625
bk0: 2a 88961i bk1: 2a 88961i bk2: 42a 88949i bk3: 50a 88932i bk4: 42a 88930i bk5: 40a 88918i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387833
Bank_Level_Parallism_Col = 1.391473
Bank_Level_Parallism_Ready = 1.280899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391473 

BW Util details:
bwutil = 0.002001 
total_CMD = 88973 
util_bw = 178 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 88710 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88789 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.002001 
Either_Row_CoL_Bus_Util = 0.002068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00404617
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88787 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002023
n_activity=445 dram_eff=0.4045
bk0: 1a 88961i bk1: 2a 88961i bk2: 41a 88950i bk3: 48a 88931i bk4: 48a 88922i bk5: 40a 88899i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595142
Bank_Level_Parallism_Col = 1.603306
Bank_Level_Parallism_Ready = 1.450000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603306 

BW Util details:
bwutil = 0.002023 
total_CMD = 88973 
util_bw = 180 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 88726 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88787 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.002023 
Either_Row_CoL_Bus_Util = 0.002091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00530498
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88787 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002034
n_activity=443 dram_eff=0.4086
bk0: 4a 88960i bk1: 1a 88961i bk2: 40a 88953i bk3: 48a 88934i bk4: 48a 88927i bk5: 40a 88894i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604938
Bank_Level_Parallism_Col = 1.606695
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606695 

BW Util details:
bwutil = 0.002034 
total_CMD = 88973 
util_bw = 181 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 88730 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88787 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.002034 
Either_Row_CoL_Bus_Util = 0.002091 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.005376 
queue_avg = 0.009700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00969957
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88787 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002034
n_activity=355 dram_eff=0.5099
bk0: 2a 88961i bk1: 1a 88961i bk2: 41a 88944i bk3: 49a 88941i bk4: 48a 88919i bk5: 40a 88900i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665254
Bank_Level_Parallism_Col = 1.652361
Bank_Level_Parallism_Ready = 1.497238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.652361 

BW Util details:
bwutil = 0.002034 
total_CMD = 88973 
util_bw = 181 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 88737 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88787 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.002034 
Either_Row_CoL_Bus_Util = 0.002091 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.005376 
queue_avg = 0.003911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0039113
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88785 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002057
n_activity=385 dram_eff=0.4753
bk0: 2a 88961i bk1: 4a 88961i bk2: 41a 88952i bk3: 48a 88938i bk4: 48a 88911i bk5: 40a 88907i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509652
Bank_Level_Parallism_Col = 1.509804
Bank_Level_Parallism_Ready = 1.382514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509804 

BW Util details:
bwutil = 0.002057 
total_CMD = 88973 
util_bw = 183 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 88714 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88785 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.002057 
Either_Row_CoL_Bus_Util = 0.002113 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.005319 
queue_avg = 0.005148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00514763
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88786 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002034
n_activity=393 dram_eff=0.4606
bk0: 2a 88961i bk1: 1a 88961i bk2: 41a 88944i bk3: 49a 88938i bk4: 48a 88923i bk5: 40a 88901i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589431
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.469613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.002034 
total_CMD = 88973 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 88727 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88786 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.002034 
Either_Row_CoL_Bus_Util = 0.002102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00330437
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88785 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002046
n_activity=387 dram_eff=0.4703
bk0: 2a 88960i bk1: 4a 88960i bk2: 40a 88939i bk3: 48a 88933i bk4: 48a 88900i bk5: 40a 88916i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654619
Bank_Level_Parallism_Col = 1.653061
Bank_Level_Parallism_Ready = 1.472528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.653061 

BW Util details:
bwutil = 0.002046 
total_CMD = 88973 
util_bw = 182 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 88724 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88785 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.002046 
Either_Row_CoL_Bus_Util = 0.002113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00398997
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88786 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002034
n_activity=445 dram_eff=0.4067
bk0: 1a 88961i bk1: 2a 88960i bk2: 41a 88950i bk3: 49a 88945i bk4: 48a 88920i bk5: 40a 88906i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466926
Bank_Level_Parallism_Col = 1.472222
Bank_Level_Parallism_Ready = 1.436464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472222 

BW Util details:
bwutil = 0.002034 
total_CMD = 88973 
util_bw = 181 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 88716 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88786 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.002034 
Either_Row_CoL_Bus_Util = 0.002102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00297843
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88785 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002046
n_activity=402 dram_eff=0.4527
bk0: 4a 88960i bk1: 1a 88959i bk2: 41a 88943i bk3: 48a 88937i bk4: 48a 88919i bk5: 40a 88918i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580247
Bank_Level_Parallism_Col = 1.560166
Bank_Level_Parallism_Ready = 1.302198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560166 

BW Util details:
bwutil = 0.002046 
total_CMD = 88973 
util_bw = 182 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 88730 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88785 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.002046 
Either_Row_CoL_Bus_Util = 0.002113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00268621
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88780 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002102
n_activity=391 dram_eff=0.4783
bk0: 4a 88960i bk1: 5a 88958i bk2: 42a 88949i bk3: 48a 88933i bk4: 48a 88913i bk5: 40a 88897i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571970
Bank_Level_Parallism_Col = 1.585271
Bank_Level_Parallism_Ready = 1.422460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585271 

BW Util details:
bwutil = 0.002102 
total_CMD = 88973 
util_bw = 187 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 88709 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88780 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.002102 
Either_Row_CoL_Bus_Util = 0.002169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0115765
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88973 n_nop=88786 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002034
n_activity=445 dram_eff=0.4067
bk0: 1a 88961i bk1: 2a 88961i bk2: 40a 88936i bk3: 50a 88941i bk4: 48a 88935i bk5: 40a 88927i bk6: 0a 88973i bk7: 0a 88973i bk8: 0a 88973i bk9: 0a 88973i bk10: 0a 88973i bk11: 0a 88973i bk12: 0a 88973i bk13: 0a 88973i bk14: 0a 88973i bk15: 0a 88973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443548
Bank_Level_Parallism_Col = 1.448560
Bank_Level_Parallism_Ready = 1.276243
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432099 

BW Util details:
bwutil = 0.002034 
total_CMD = 88973 
util_bw = 181 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 88725 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88973 
n_nop = 88786 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.002034 
Either_Row_CoL_Bus_Util = 0.002102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00245018

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4196, Miss = 92, Miss_rate = 0.022, Pending_hits = 10, Reservation_fails = 323
L2_cache_bank[1]: Access = 4530, Miss = 100, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 246
L2_cache_bank[2]: Access = 3985, Miss = 86, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 239
L2_cache_bank[3]: Access = 4276, Miss = 94, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[4]: Access = 3998, Miss = 88, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 196
L2_cache_bank[5]: Access = 4444, Miss = 100, Miss_rate = 0.023, Pending_hits = 12, Reservation_fails = 231
L2_cache_bank[6]: Access = 4337, Miss = 95, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 343
L2_cache_bank[7]: Access = 4330, Miss = 97, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 216
L2_cache_bank[8]: Access = 4211, Miss = 92, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 335
L2_cache_bank[9]: Access = 4181, Miss = 94, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 263
L2_cache_bank[10]: Access = 4097, Miss = 89, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 254
L2_cache_bank[11]: Access = 4486, Miss = 100, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[12]: Access = 3970, Miss = 86, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 204
L2_cache_bank[13]: Access = 4392, Miss = 100, Miss_rate = 0.023, Pending_hits = 10, Reservation_fails = 219
L2_cache_bank[14]: Access = 4013, Miss = 88, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 357
L2_cache_bank[15]: Access = 4407, Miss = 100, Miss_rate = 0.023, Pending_hits = 12, Reservation_fails = 180
L2_cache_bank[16]: Access = 4139, Miss = 91, Miss_rate = 0.022, Pending_hits = 10, Reservation_fails = 350
L2_cache_bank[17]: Access = 4187, Miss = 97, Miss_rate = 0.023, Pending_hits = 25, Reservation_fails = 629
L2_cache_bank[18]: Access = 4182, Miss = 92, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 449
L2_cache_bank[19]: Access = 4232, Miss = 97, Miss_rate = 0.023, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[20]: Access = 4212, Miss = 92, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[21]: Access = 4104, Miss = 94, Miss_rate = 0.023, Pending_hits = 21, Reservation_fails = 572
L2_cache_bank[22]: Access = 4097, Miss = 89, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 339
L2_cache_bank[23]: Access = 4088, Miss = 94, Miss_rate = 0.023, Pending_hits = 27, Reservation_fails = 790
L2_cache_bank[24]: Access = 3927, Miss = 85, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 233
L2_cache_bank[25]: Access = 3970, Miss = 86, Miss_rate = 0.022, Pending_hits = 3, Reservation_fails = 121
L2_cache_bank[26]: Access = 4224, Miss = 92, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 330
L2_cache_bank[27]: Access = 4111, Miss = 89, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 107
L2_cache_bank[28]: Access = 4225, Miss = 92, Miss_rate = 0.022, Pending_hits = 10, Reservation_fails = 349
L2_cache_bank[29]: Access = 4323, Miss = 95, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 331
L2_cache_bank[30]: Access = 3970, Miss = 86, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 246
L2_cache_bank[31]: Access = 4111, Miss = 89, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 352
L2_cache_bank[32]: Access = 4083, Miss = 89, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[33]: Access = 4478, Miss = 97, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 211
L2_cache_bank[34]: Access = 4196, Miss = 91, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 203
L2_cache_bank[35]: Access = 4590, Miss = 100, Miss_rate = 0.022, Pending_hits = 11, Reservation_fails = 246
L2_cache_bank[36]: Access = 4054, Miss = 88, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 231
L2_cache_bank[37]: Access = 4567, Miss = 97, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 197
L2_cache_bank[38]: Access = 4338, Miss = 95, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 331
L2_cache_bank[39]: Access = 4708, Miss = 100, Miss_rate = 0.021, Pending_hits = 12, Reservation_fails = 239
L2_cache_bank[40]: Access = 4211, Miss = 92, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 335
L2_cache_bank[41]: Access = 4823, Miss = 108, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 204
L2_cache_bank[42]: Access = 4097, Miss = 89, Miss_rate = 0.022, Pending_hits = 8, Reservation_fails = 97
L2_cache_bank[43]: Access = 4839, Miss = 105, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 479
L2_cache_bank[44]: Access = 3971, Miss = 86, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[45]: Access = 4689, Miss = 102, Miss_rate = 0.022, Pending_hits = 10, Reservation_fails = 239
L2_cache_bank[46]: Access = 4083, Miss = 88, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 343
L2_cache_bank[47]: Access = 4594, Miss = 102, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[48]: Access = 4111, Miss = 89, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 256
L2_cache_bank[49]: Access = 4738, Miss = 102, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 211
L2_cache_bank[50]: Access = 4211, Miss = 92, Miss_rate = 0.022, Pending_hits = 11, Reservation_fails = 233
L2_cache_bank[51]: Access = 4858, Miss = 105, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 336
L2_cache_bank[52]: Access = 4098, Miss = 89, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 259
L2_cache_bank[53]: Access = 4725, Miss = 102, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[54]: Access = 4096, Miss = 88, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 226
L2_cache_bank[55]: Access = 4865, Miss = 105, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 340
L2_cache_bank[56]: Access = 4098, Miss = 89, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 369
L2_cache_bank[57]: Access = 4708, Miss = 102, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 102
L2_cache_bank[58]: Access = 4211, Miss = 92, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 341
L2_cache_bank[59]: Access = 4708, Miss = 102, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 122
L2_cache_bank[60]: Access = 4337, Miss = 95, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[61]: Access = 5122, Miss = 114, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 324
L2_cache_bank[62]: Access = 3942, Miss = 86, Miss_rate = 0.022, Pending_hits = 5, Reservation_fails = 92
L2_cache_bank[63]: Access = 4793, Miss = 105, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 275897
L2_total_cache_misses = 6047
L2_total_cache_miss_rate = 0.0219
L2_total_cache_pending_hits = 610
L2_total_cache_reservation_fails = 17911
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 80338
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 610
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 188902
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 199
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 87199
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 189308
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17911
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=275897
icnt_total_pkts_simt_to_mem=275897
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 275897
Req_Network_cycles = 118492
Req_Network_injected_packets_per_cycle =       2.3284 
Req_Network_conflicts_per_cycle =       0.4028
Req_Network_conflicts_per_cycle_util =       3.0382
Req_Bank_Level_Parallism =      17.5641
Req_Network_in_buffer_full_per_cycle =       0.0671
Req_Network_in_buffer_avg_util =       4.4392
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0449

Reply_Network_injected_packets_num = 275897
Reply_Network_cycles = 118492
Reply_Network_injected_packets_per_cycle =        2.3284
Reply_Network_conflicts_per_cycle =        7.1121
Reply_Network_conflicts_per_cycle_util =      39.5851
Reply_Bank_Level_Parallism =      12.9596
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       8.6928
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0291
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 27 sec (2007 sec)
gpgpu_simulation_rate = 4983 (inst/sec)
gpgpu_simulation_rate = 59 (cycle/sec)
gpgpu_silicon_slowdown = 19186440x
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
