-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Gsm_LPC_Analysis_Autocorrelation is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    indata_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    indata_ce0 : OUT STD_LOGIC;
    indata_we0 : OUT STD_LOGIC;
    indata_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    indata_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    indata_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    indata_ce1 : OUT STD_LOGIC;
    indata_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    L_ACF_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    L_ACF_ce0 : OUT STD_LOGIC;
    L_ACF_we0 : OUT STD_LOGIC;
    L_ACF_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    L_ACF_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    L_ACF_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    L_ACF_ce1 : OUT STD_LOGIC;
    L_ACF_we1 : OUT STD_LOGIC;
    L_ACF_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    L_ACF_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    bitoff_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    bitoff_ce0 : OUT STD_LOGIC;
    bitoff_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    bitoff_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    bitoff_ce1 : OUT STD_LOGIC;
    bitoff_q1 : IN STD_LOGIC_VECTOR (3 downto 0);
    bitoff_address2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    bitoff_ce2 : OUT STD_LOGIC;
    bitoff_q2 : IN STD_LOGIC_VECTOR (3 downto 0) );
end;


architecture behav of Gsm_LPC_Analysis_Autocorrelation is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (22 downto 0) := "00000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (22 downto 0) := "00000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (22 downto 0) := "00000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (22 downto 0) := "00000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (22 downto 0) := "00000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (22 downto 0) := "00001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (22 downto 0) := "00010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (22 downto 0) := "00100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (22 downto 0) := "01000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (22 downto 0) := "10000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_C0000001 : STD_LOGIC_VECTOR (31 downto 0) := "11000000000000000000000000000001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv24_FFFFFF : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111111111";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv64_FF : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000011111111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv15_4000 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reg_417 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal reg_422 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_427 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal icmp_ln57_fu_436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_1325 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln107_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_reg_1330 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_fu_587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_reg_1350 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_8_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_8_reg_1356 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln107_fu_623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln107_reg_1361 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal scalauto_2_fu_713_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal scalauto_2_reg_1372 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln62_fu_720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln62_reg_1377 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln62_1_fu_742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln62_1_reg_1381 : STD_LOGIC_VECTOR (0 downto 0);
    signal b_assign_fu_756_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal b_assign_reg_1385 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal sl_reg_1395 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal sl_4_reg_1421 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal sl_5_reg_1428 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln80_fu_763_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln80_reg_1445 : STD_LOGIC_VECTOR (16 downto 0);
    signal L_ACF_addr_2_reg_1455 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln85_fu_766_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln85_reg_1460 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln85_1_fu_770_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln85_1_reg_1466 : STD_LOGIC_VECTOR (31 downto 0);
    signal L_ACF_addr_3_reg_1476 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln89_fu_774_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln89_reg_1481 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln89_1_fu_778_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln89_1_reg_1488 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln94_fu_782_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln94_reg_1495 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln94_1_fu_785_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln94_1_reg_1501 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln115_1_fu_795_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln115_1_reg_1511 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal sext_ln82_2_fu_807_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln82_2_reg_1528 : STD_LOGIC_VECTOR (31 downto 0);
    signal L_ACF_load_1_reg_1537 : STD_LOGIC_VECTOR (63 downto 0);
    signal L_ACF_load_2_reg_1542 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln94_2_fu_811_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln94_2_reg_1553 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln100_2_fu_817_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln100_2_reg_1566 : STD_LOGIC_VECTOR (31 downto 0);
    signal L_ACF_load_3_reg_1576 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal L_ACF_load_4_reg_1581 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln107_2_fu_824_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln107_2_reg_1592 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln87_fu_894_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln87_reg_1633 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln98_fu_907_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln98_reg_1643 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln103_fu_912_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln103_reg_1648 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln115_1_fu_937_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln115_1_reg_1663 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1163_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_1171_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln120_fu_958_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln120_reg_1688 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln122_fu_964_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln122_reg_1693 : STD_LOGIC_VECTOR (31 downto 0);
    signal L_ACF_addr_9_reg_1704 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln115_fu_1005_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln115_reg_1709 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln116_fu_1020_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln116_reg_1714 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln117_fu_1035_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln117_reg_1719 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln118_fu_1050_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln118_reg_1724 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln119_fu_1065_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln119_reg_1729 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln121_fu_1075_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln121_reg_1734 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln122_fu_1085_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln122_reg_1739 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_89_fu_1128_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_89_reg_1744 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_done : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_idle : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_ready : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_ce0 : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_smax_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_smax_out_ap_vld : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_done : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_idle : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_ready : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_ce0 : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_we0 : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_ce1 : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_done : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_idle : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_ready : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_ce0 : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_we0 : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_done : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_idle : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_ready : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_ce0 : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_ce1 : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out_ap_vld : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1_ap_vld : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2_ap_vld : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3_ap_vld : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4_ap_vld : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5_ap_vld : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6_ap_vld : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7_ap_vld : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8_ap_vld : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_done : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_idle : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_ready : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0 : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_we0 : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce1 : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_done : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_idle : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_ready : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0 : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_we0 : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce1 : STD_LOGIC;
    signal grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state5_on_subcall_done : BOOLEAN;
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal select_ln115_fu_536_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln114_fu_555_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln113_2_fu_560_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal a_assign_s_fu_442_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_fu_456_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln105_fu_480_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln105_fu_464_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln105_4_fu_484_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln105_4_fu_472_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal xor_ln105_fu_492_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_fu_504_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_fu_520_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln70_fu_498_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln_fu_545_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_571_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln115_fu_581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln107_fu_565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_5_fu_593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln112_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln112_fu_605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_7_fu_611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_fu_530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_6_fu_599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln112_fu_629_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln112_5_fu_645_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln112_6_fu_655_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln113_fu_651_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln112_4_fu_639_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln112_fu_633_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln107_fu_665_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln107_4_fu_672_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln107_5_fu_683_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln107_3_fu_679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln107_4_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln107_fu_690_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln107_fu_661_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln107_6_fu_699_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal scalauto_fu_707_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln62_fu_726_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_30_fu_732_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_fu_748_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub24_cast_fu_752_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln107_1_fu_791_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln115_1_fu_795_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln82_fu_799_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln82_2_fu_807_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln107_fu_828_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln107_fu_828_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln107_fu_828_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln111_fu_838_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln111_fu_838_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln111_fu_838_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln112_fu_847_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln112_fu_847_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln112_fu_847_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln116_fu_856_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln116_fu_856_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln116_fu_856_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln117_fu_865_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln117_fu_865_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln117_fu_865_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln80_fu_876_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln80_1_fu_873_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln80_fu_876_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln80_fu_876_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln82_fu_886_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln82_fu_886_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln82_fu_886_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln87_fu_894_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_fu_894_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln89_fu_899_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln89_fu_899_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln89_fu_899_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln98_fu_907_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln98_fu_907_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln103_fu_912_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln103_fu_912_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln105_fu_916_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln105_fu_916_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln105_fu_916_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1154_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln113_fu_928_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln113_fu_928_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln113_fu_928_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln80_2_fu_882_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1132_p4 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_1143_p4 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln105_1_fu_921_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1179_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln120_1_fu_955_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln120_1_fu_949_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln122_fu_964_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln122_fu_964_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1230_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_1188_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln115_3_fu_981_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1195_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_1204_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln115_5_fu_992_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln115_4_fu_989_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal add_ln115_7_fu_995_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln115_6_fu_1001_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln115_3_fu_984_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp22_cast_fu_978_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1222_p4 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln116_2_fu_1017_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln116_1_fu_1012_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln87_1_fu_969_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1237_p4 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln117_2_fu_1032_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln117_1_fu_1027_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln104_fu_975_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1247_p4 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln118_1_fu_1047_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln118_1_fu_1042_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln98_1_fu_972_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1213_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln119_1_fu_1062_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln119_1_fu_1057_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1257_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln121_1_fu_1072_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln122_fu_1082_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1132_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln107_1_fu_791_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1143_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1154_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1163_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1163_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1171_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1179_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1188_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1188_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1195_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1195_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1204_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1204_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1213_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1213_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1222_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1222_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1222_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1230_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1230_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1237_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln82_fu_799_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1237_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1247_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1247_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1257_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1257_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state23_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Gsm_LPC_Analysis_Autocorrelation_Pipeline_Autocorrelation_label0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        indata_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        indata_ce0 : OUT STD_LOGIC;
        indata_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        smax_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        smax_out_ap_vld : OUT STD_LOGIC );
    end component;


    component Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_64_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        indata_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        indata_ce0 : OUT STD_LOGIC;
        indata_we0 : OUT STD_LOGIC;
        indata_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        indata_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        indata_ce1 : OUT STD_LOGIC;
        indata_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        zext_ln64 : IN STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_76_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        L_ACF_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        L_ACF_ce0 : OUT STD_LOGIC;
        L_ACF_we0 : OUT STD_LOGIC;
        L_ACF_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_124_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        L_ACF_load_8 : IN STD_LOGIC_VECTOR (63 downto 0);
        add_ln122 : IN STD_LOGIC_VECTOR (63 downto 0);
        add_ln121 : IN STD_LOGIC_VECTOR (63 downto 0);
        add_ln120 : IN STD_LOGIC_VECTOR (63 downto 0);
        add_ln119 : IN STD_LOGIC_VECTOR (63 downto 0);
        add_ln118 : IN STD_LOGIC_VECTOR (63 downto 0);
        add_ln117 : IN STD_LOGIC_VECTOR (63 downto 0);
        add_ln116 : IN STD_LOGIC_VECTOR (63 downto 0);
        add_ln115 : IN STD_LOGIC_VECTOR (63 downto 0);
        indata_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        indata_ce0 : OUT STD_LOGIC;
        indata_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        indata_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        indata_ce1 : OUT STD_LOGIC;
        indata_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC;
        p_out3 : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_out3_ap_vld : OUT STD_LOGIC;
        p_out4 : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_out4_ap_vld : OUT STD_LOGIC;
        p_out5 : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_out5_ap_vld : OUT STD_LOGIC;
        p_out6 : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_out6_ap_vld : OUT STD_LOGIC;
        p_out7 : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_out7_ap_vld : OUT STD_LOGIC;
        p_out8 : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_out8_ap_vld : OUT STD_LOGIC );
    end component;


    component Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_137_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        L_ACF_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        L_ACF_ce0 : OUT STD_LOGIC;
        L_ACF_we0 : OUT STD_LOGIC;
        L_ACF_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        L_ACF_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        L_ACF_ce1 : OUT STD_LOGIC;
        L_ACF_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_143_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        indata_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        indata_ce0 : OUT STD_LOGIC;
        indata_we0 : OUT STD_LOGIC;
        indata_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        indata_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        indata_ce1 : OUT STD_LOGIC;
        indata_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        zext_ln143 : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component Gsm_LPC_Analysis_mul_16s_16s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (32 downto 0) );
    end component;


    component Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (32 downto 0) );
    end component;


    component Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (32 downto 0) );
    end component;


    component Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (32 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (32 downto 0) );
    end component;


    component Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (32 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (33 downto 0) );
    end component;



begin
    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359 : component Gsm_LPC_Analysis_Autocorrelation_Pipeline_Autocorrelation_label0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start,
        ap_done => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_done,
        ap_idle => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_idle,
        ap_ready => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_ready,
        indata_address0 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0,
        indata_ce0 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_ce0,
        indata_q0 => indata_q0,
        smax_out => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_smax_out,
        smax_out_ap_vld => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_smax_out_ap_vld);

    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366 : component Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_64_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start,
        ap_done => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_done,
        ap_idle => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_idle,
        ap_ready => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_ready,
        indata_address0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0,
        indata_ce0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_ce0,
        indata_we0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_we0,
        indata_d0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_d0,
        indata_address1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1,
        indata_ce1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_ce1,
        indata_q1 => indata_q1,
        zext_ln64 => b_assign_reg_1385);

    grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373 : component Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_76_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start,
        ap_done => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_done,
        ap_idle => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_idle,
        ap_ready => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_ready,
        L_ACF_address0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_address0,
        L_ACF_ce0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_ce0,
        L_ACF_we0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_we0,
        L_ACF_d0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_d0);

    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379 : component Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_124_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start,
        ap_done => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_done,
        ap_idle => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_idle,
        ap_ready => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_ready,
        L_ACF_load_8 => reg_427,
        add_ln122 => add_ln122_reg_1739,
        add_ln121 => add_ln121_reg_1734,
        add_ln120 => add_ln120_reg_1688,
        add_ln119 => add_ln119_reg_1729,
        add_ln118 => add_ln118_reg_1724,
        add_ln117 => add_ln117_reg_1719,
        add_ln116 => add_ln116_reg_1714,
        add_ln115 => add_ln115_reg_1709,
        indata_address0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0,
        indata_ce0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_ce0,
        indata_q0 => indata_q0,
        indata_address1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1,
        indata_ce1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_ce1,
        indata_q1 => indata_q1,
        p_out => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out,
        p_out_ap_vld => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out_ap_vld,
        p_out1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1,
        p_out1_ap_vld => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1_ap_vld,
        p_out2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2,
        p_out2_ap_vld => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2_ap_vld,
        p_out3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3,
        p_out3_ap_vld => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3_ap_vld,
        p_out4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4,
        p_out4_ap_vld => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4_ap_vld,
        p_out5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5,
        p_out5_ap_vld => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5_ap_vld,
        p_out6 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6,
        p_out6_ap_vld => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6_ap_vld,
        p_out7 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7,
        p_out7_ap_vld => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7_ap_vld,
        p_out8 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8,
        p_out8_ap_vld => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8_ap_vld);

    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404 : component Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_137_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start,
        ap_done => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_done,
        ap_idle => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_idle,
        ap_ready => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_ready,
        L_ACF_address0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0,
        L_ACF_ce0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0,
        L_ACF_we0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_we0,
        L_ACF_d0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_d0,
        L_ACF_address1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1,
        L_ACF_ce1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce1,
        L_ACF_q1 => L_ACF_q1);

    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410 : component Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_143_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start,
        ap_done => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_done,
        ap_idle => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_idle,
        ap_ready => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_ready,
        indata_address0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0,
        indata_ce0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0,
        indata_we0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_we0,
        indata_d0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_d0,
        indata_address1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1,
        indata_ce1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce1,
        indata_q1 => indata_q1,
        zext_ln143 => empty_89_reg_1744);

    mul_16s_16s_32_1_1_U40 : component Gsm_LPC_Analysis_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln107_fu_828_p0,
        din1 => mul_ln107_fu_828_p1,
        dout => mul_ln107_fu_828_p2);

    mul_16s_16s_32_1_1_U41 : component Gsm_LPC_Analysis_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln111_fu_838_p0,
        din1 => mul_ln111_fu_838_p1,
        dout => mul_ln111_fu_838_p2);

    mul_16s_16s_32_1_1_U42 : component Gsm_LPC_Analysis_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln112_fu_847_p0,
        din1 => mul_ln112_fu_847_p1,
        dout => mul_ln112_fu_847_p2);

    mul_16s_16s_32_1_1_U43 : component Gsm_LPC_Analysis_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln116_fu_856_p0,
        din1 => mul_ln116_fu_856_p1,
        dout => mul_ln116_fu_856_p2);

    mul_16s_16s_32_1_1_U44 : component Gsm_LPC_Analysis_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln117_fu_865_p0,
        din1 => mul_ln117_fu_865_p1,
        dout => mul_ln117_fu_865_p2);

    mul_16s_16s_32_1_1_U45 : component Gsm_LPC_Analysis_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln80_fu_876_p0,
        din1 => mul_ln80_fu_876_p1,
        dout => mul_ln80_fu_876_p2);

    mul_16s_16s_32_1_1_U46 : component Gsm_LPC_Analysis_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln82_fu_886_p0,
        din1 => mul_ln82_fu_886_p1,
        dout => mul_ln82_fu_886_p2);

    mul_16s_16s_32_1_1_U47 : component Gsm_LPC_Analysis_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln87_fu_894_p0,
        din1 => mul_ln87_fu_894_p1,
        dout => mul_ln87_fu_894_p2);

    mul_16s_16s_32_1_1_U48 : component Gsm_LPC_Analysis_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln89_fu_899_p0,
        din1 => mul_ln89_fu_899_p1,
        dout => mul_ln89_fu_899_p2);

    mul_16s_16s_32_1_1_U49 : component Gsm_LPC_Analysis_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln98_fu_907_p0,
        din1 => mul_ln98_fu_907_p1,
        dout => mul_ln98_fu_907_p2);

    mul_16s_16s_32_1_1_U50 : component Gsm_LPC_Analysis_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln103_fu_912_p0,
        din1 => mul_ln103_fu_912_p1,
        dout => mul_ln103_fu_912_p2);

    mul_16s_16s_32_1_1_U51 : component Gsm_LPC_Analysis_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln105_fu_916_p0,
        din1 => mul_ln105_fu_916_p1,
        dout => mul_ln105_fu_916_p2);

    mul_16s_16s_32_1_1_U52 : component Gsm_LPC_Analysis_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln113_fu_928_p0,
        din1 => mul_ln113_fu_928_p1,
        dout => mul_ln113_fu_928_p2);

    mul_16s_16s_32_1_1_U53 : component Gsm_LPC_Analysis_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln122_fu_964_p0,
        din1 => mul_ln122_fu_964_p1,
        dout => mul_ln122_fu_964_p2);

    ama_addmuladd_16s_16s_16s_32s_33_4_1_U54 : component Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 32,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1132_p0,
        din1 => sl_4_reg_1421,
        din2 => sl_5_reg_1428,
        din3 => mul_ln116_fu_856_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1132_p4);

    ama_addmuladd_16s_16s_16s_32s_33_4_1_U55 : component Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 32,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1143_p0,
        din1 => reg_417,
        din2 => sl_4_reg_1421,
        din3 => mul_ln117_fu_865_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1143_p4);

    am_addmul_16s_16s_16s_33_4_1_U56 : component Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1154_p0,
        din1 => sl_reg_1395,
        din2 => reg_422,
        ce => ap_const_logic_1,
        dout => grp_fu_1154_p3);

    mac_muladd_16s_16s_32s_33_4_1_U57 : component Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1163_p0,
        din1 => grp_fu_1163_p1,
        din2 => mul_ln107_fu_828_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1163_p3);

    mac_muladd_16s_16s_32s_33_4_1_U58 : component Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1171_p0,
        din1 => reg_422,
        din2 => mul_ln111_fu_838_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1171_p3);

    mac_muladd_16s_16s_32s_33_4_1_U59 : component Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1179_p0,
        din1 => reg_417,
        din2 => mul_ln112_fu_847_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1179_p3);

    mac_muladd_16s_16s_32s_33_4_1_U60 : component Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1188_p0,
        din1 => grp_fu_1188_p1,
        din2 => mul_ln82_fu_886_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1188_p3);

    mac_muladd_16s_16s_32s_33_4_1_U61 : component Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1195_p0,
        din1 => grp_fu_1195_p1,
        din2 => mul_ln89_fu_899_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1195_p3);

    mac_muladd_16s_16s_33s_33_4_1_U62 : component Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 33,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1204_p0,
        din1 => grp_fu_1204_p1,
        din2 => grp_fu_1163_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_1204_p3);

    mac_muladd_16s_16s_33s_33_4_1_U63 : component Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 33,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1213_p0,
        din1 => grp_fu_1213_p1,
        din2 => grp_fu_1171_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_1213_p3);

    ama_addmuladd_16s_16s_16s_33s_34_4_1_U64 : component Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 33,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1222_p0,
        din1 => grp_fu_1222_p1,
        din2 => grp_fu_1222_p2,
        din3 => grp_fu_1132_p4,
        ce => ap_const_logic_1,
        dout => grp_fu_1222_p4);

    am_addmul_16s_16s_16s_33_4_1_U65 : component Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1230_p0,
        din1 => grp_fu_1230_p1,
        din2 => indata_q1,
        ce => ap_const_logic_1,
        dout => grp_fu_1230_p3);

    ama_addmuladd_16s_16s_16s_33s_34_4_1_U66 : component Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 33,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sl_5_reg_1428,
        din1 => grp_fu_1237_p1,
        din2 => grp_fu_1237_p2,
        din3 => grp_fu_1143_p4,
        ce => ap_const_logic_1,
        dout => grp_fu_1237_p4);

    ama_addmuladd_16s_16s_16s_33s_34_4_1_U67 : component Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 33,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_422,
        din1 => grp_fu_1247_p1,
        din2 => grp_fu_1247_p2,
        din3 => grp_fu_1154_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_1247_p4);

    mac_muladd_16s_16s_32s_33_4_1_U68 : component Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1257_p0,
        din1 => grp_fu_1257_p1,
        din2 => mul_ln113_fu_928_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1257_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_ready = ap_const_logic_1)) then 
                    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_ready = ap_const_logic_1)) then 
                    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_ready = ap_const_logic_1)) then 
                    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg <= ap_const_logic_0;
            else
                if (((grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22) and (icmp_ln62_reg_1377 = ap_const_lv1_1))) then 
                    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_ready = ap_const_logic_1)) then 
                    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln62_1_fu_742_p2 = ap_const_lv1_1))) then 
                    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_ready = ap_const_logic_1)) then 
                    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_ready = ap_const_logic_1)) then 
                    grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    reg_417_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                reg_417 <= indata_q0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                reg_417 <= indata_q1;
            end if; 
        end if;
    end process;

    reg_422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                reg_422 <= indata_q1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                reg_422 <= indata_q0;
            end if; 
        end if;
    end process;

    reg_427_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                reg_427 <= L_ACF_q1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                reg_427 <= L_ACF_q0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                L_ACF_load_1_reg_1537 <= L_ACF_q1;
                L_ACF_load_2_reg_1542 <= L_ACF_q0;
                sext_ln100_2_reg_1566 <= sext_ln100_2_fu_817_p1;
                sext_ln82_2_reg_1528 <= sext_ln82_2_fu_807_p1;
                sext_ln94_2_reg_1553 <= sext_ln94_2_fu_811_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                L_ACF_load_3_reg_1576 <= L_ACF_q0;
                L_ACF_load_4_reg_1581 <= L_ACF_q1;
                sext_ln107_2_reg_1592 <= sext_ln107_2_fu_824_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                add_ln115_1_reg_1663 <= add_ln115_1_fu_937_p2;
                add_ln120_reg_1688 <= add_ln120_fu_958_p2;
                mul_ln103_reg_1648 <= mul_ln103_fu_912_p2;
                mul_ln122_reg_1693 <= mul_ln122_fu_964_p2;
                mul_ln87_reg_1633 <= mul_ln87_fu_894_p2;
                mul_ln98_reg_1643 <= mul_ln98_fu_907_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                add_ln115_reg_1709 <= add_ln115_fu_1005_p2;
                add_ln116_reg_1714 <= add_ln116_fu_1020_p2;
                add_ln117_reg_1719 <= add_ln117_fu_1035_p2;
                add_ln118_reg_1724 <= add_ln118_fu_1050_p2;
                add_ln119_reg_1729 <= add_ln119_fu_1065_p2;
                add_ln121_reg_1734 <= add_ln121_fu_1075_p2;
                add_ln122_reg_1739 <= add_ln122_fu_1085_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                and_ln107_8_reg_1356 <= and_ln107_8_fu_617_p2;
                and_ln107_reg_1350 <= and_ln107_fu_587_p2;
                icmp_ln107_reg_1330 <= icmp_ln107_fu_450_p2;
                icmp_ln57_reg_1325 <= icmp_ln57_fu_436_p2;
                or_ln107_reg_1361 <= or_ln107_fu_623_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                b_assign_reg_1385 <= b_assign_fu_756_p2;
                icmp_ln62_1_reg_1381 <= icmp_ln62_1_fu_742_p2;
                icmp_ln62_reg_1377 <= icmp_ln62_fu_720_p2;
                scalauto_2_reg_1372 <= scalauto_2_fu_713_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                empty_89_reg_1744 <= empty_89_fu_1128_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                sext_ln115_1_reg_1511 <= sext_ln115_1_fu_795_p1;
                sext_ln80_reg_1445 <= sext_ln80_fu_763_p1;
                sext_ln85_1_reg_1466 <= sext_ln85_1_fu_770_p1;
                sext_ln85_reg_1460 <= sext_ln85_fu_766_p1;
                sext_ln89_1_reg_1488 <= sext_ln89_1_fu_778_p1;
                sext_ln89_reg_1481 <= sext_ln89_fu_774_p1;
                sext_ln94_1_reg_1501 <= sext_ln94_1_fu_785_p1;
                sext_ln94_reg_1495 <= sext_ln94_fu_782_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                sl_4_reg_1421 <= indata_q0;
                sl_5_reg_1428 <= indata_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                sl_reg_1395 <= indata_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state22, grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_done, grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_done, grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_done, grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_block_state5_on_subcall_done, ap_CS_fsm_state15, ap_CS_fsm_state23, ap_block_state23_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                if (((ap_const_boolean_0 = ap_block_state23_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    L_ACF_addr_2_reg_1455 <= ap_const_lv64_1(4 - 1 downto 0);
    L_ACF_addr_3_reg_1476 <= ap_const_lv64_2(4 - 1 downto 0);
    L_ACF_addr_9_reg_1704 <= ap_const_lv64_8(4 - 1 downto 0);

    L_ACF_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state6, ap_CS_fsm_state9, L_ACF_addr_3_reg_1476, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state22, grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_address0, grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            L_ACF_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            L_ACF_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            L_ACF_address0 <= L_ACF_addr_3_reg_1476;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            L_ACF_address0 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            L_ACF_address0 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            L_ACF_address0 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            L_ACF_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            L_ACF_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            L_ACF_address0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            L_ACF_address0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_address0;
        else 
            L_ACF_address0 <= "XXXX";
        end if; 
    end process;


    L_ACF_address1_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state13, L_ACF_addr_2_reg_1455, ap_CS_fsm_state11, ap_CS_fsm_state12, L_ACF_addr_9_reg_1704, ap_CS_fsm_state22, grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            L_ACF_address1 <= L_ACF_addr_9_reg_1704;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            L_ACF_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            L_ACF_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            L_ACF_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            L_ACF_address1 <= L_ACF_addr_2_reg_1455;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            L_ACF_address1 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            L_ACF_address1 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            L_ACF_address1 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            L_ACF_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            L_ACF_address1 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1;
        else 
            L_ACF_address1 <= "XXXX";
        end if; 
    end process;


    L_ACF_ce0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state22, grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_ce0, grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            L_ACF_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            L_ACF_ce0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            L_ACF_ce0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_ce0;
        else 
            L_ACF_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    L_ACF_ce1_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state22, grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce1, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            L_ACF_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            L_ACF_ce1 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce1;
        else 
            L_ACF_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    L_ACF_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state22, grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_d0, grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2, grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4, grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6, grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8, grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_d0, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            L_ACF_d0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            L_ACF_d0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            L_ACF_d0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            L_ACF_d0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            L_ACF_d0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            L_ACF_d0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_d0;
        else 
            L_ACF_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    L_ACF_d1_assign_proc : process(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out, grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1, grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3, grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5, grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            L_ACF_d1 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            L_ACF_d1 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            L_ACF_d1 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            L_ACF_d1 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            L_ACF_d1 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7;
        else 
            L_ACF_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    L_ACF_we0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state22, grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_we0, grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_we0, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            L_ACF_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            L_ACF_we0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            L_ACF_we0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_we0;
        else 
            L_ACF_we0 <= ap_const_logic_0;
        end if; 
    end process;


    L_ACF_we1_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            L_ACF_we1 <= ap_const_logic_1;
        else 
            L_ACF_we1 <= ap_const_logic_0;
        end if; 
    end process;

    a_assign_s_fu_442_p3 <= (grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_smax_out & ap_const_lv16_0);
    add_ln112_4_fu_639_p2 <= std_logic_vector(unsigned(zext_ln112_fu_629_p1) + unsigned(ap_const_lv5_F));
    add_ln112_5_fu_645_p2 <= std_logic_vector(unsigned(bitoff_q1) + unsigned(ap_const_lv4_7));
    add_ln112_6_fu_655_p2 <= std_logic_vector(unsigned(bitoff_q0) + unsigned(ap_const_lv4_F));
    add_ln112_fu_633_p2 <= std_logic_vector(unsigned(zext_ln112_fu_629_p1) + unsigned(ap_const_lv5_17));
    add_ln115_1_fu_937_p2 <= std_logic_vector(unsigned(reg_427) + unsigned(sext_ln80_2_fu_882_p1));
    add_ln115_3_fu_984_p2 <= std_logic_vector(signed(sext_ln115_3_fu_981_p1) + signed(add_ln115_1_reg_1663));
    add_ln115_7_fu_995_p2 <= std_logic_vector(signed(sext_ln115_5_fu_992_p1) + signed(sext_ln115_4_fu_989_p1));
    add_ln115_fu_1005_p2 <= std_logic_vector(signed(sext_ln115_6_fu_1001_p1) + signed(add_ln115_3_fu_984_p2));
    add_ln116_1_fu_1012_p2 <= std_logic_vector(unsigned(L_ACF_load_1_reg_1537) + unsigned(tmp22_cast_fu_978_p1));
    add_ln116_fu_1020_p2 <= std_logic_vector(signed(sext_ln116_2_fu_1017_p1) + signed(add_ln116_1_fu_1012_p2));
    add_ln117_1_fu_1027_p2 <= std_logic_vector(unsigned(L_ACF_load_2_reg_1542) + unsigned(sext_ln87_1_fu_969_p1));
    add_ln117_fu_1035_p2 <= std_logic_vector(signed(sext_ln117_2_fu_1032_p1) + signed(add_ln117_1_fu_1027_p2));
    add_ln118_1_fu_1042_p2 <= std_logic_vector(unsigned(L_ACF_load_3_reg_1576) + unsigned(sext_ln104_fu_975_p1));
    add_ln118_fu_1050_p2 <= std_logic_vector(signed(sext_ln118_1_fu_1047_p1) + signed(add_ln118_1_fu_1042_p2));
    add_ln119_1_fu_1057_p2 <= std_logic_vector(unsigned(L_ACF_load_4_reg_1581) + unsigned(sext_ln98_1_fu_972_p1));
    add_ln119_fu_1065_p2 <= std_logic_vector(signed(sext_ln119_1_fu_1062_p1) + signed(add_ln119_1_fu_1057_p2));
    add_ln120_1_fu_949_p2 <= std_logic_vector(unsigned(L_ACF_q0) + unsigned(sext_ln105_1_fu_921_p1));
    add_ln120_fu_958_p2 <= std_logic_vector(signed(sext_ln120_1_fu_955_p1) + signed(add_ln120_1_fu_949_p2));
    add_ln121_fu_1075_p2 <= std_logic_vector(signed(sext_ln121_1_fu_1072_p1) + signed(reg_427));
    add_ln122_fu_1085_p2 <= std_logic_vector(unsigned(L_ACF_q0) + unsigned(sext_ln122_fu_1082_p1));
    add_ln62_fu_726_p2 <= std_logic_vector(unsigned(scalauto_2_fu_713_p3) + unsigned(ap_const_lv6_3F));
    and_ln107_5_fu_593_p2 <= (xor_ln107_fu_565_p2 and tmp_26_fu_456_p3);
    and_ln107_6_fu_599_p2 <= (icmp_ln112_fu_514_p2 and and_ln107_5_fu_593_p2);
    and_ln107_7_fu_611_p2 <= (xor_ln112_fu_605_p2 and xor_ln107_fu_565_p2);
    and_ln107_8_fu_617_p2 <= (icmp_ln113_fu_530_p2 and and_ln107_7_fu_611_p2);
    and_ln107_fu_587_p2 <= (xor_ln107_fu_565_p2 and icmp_ln115_fu_581_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_done)
    begin
        if ((grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_done)
    begin
        if ((grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state23_blk_assign_proc : process(ap_block_state23_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state23_on_subcall_done)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_done)
    begin
        if ((grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state5_on_subcall_done)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_done)
    begin
        if ((grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state23_on_subcall_done_assign_proc : process(icmp_ln62_reg_1377, grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_done)
    begin
                ap_block_state23_on_subcall_done <= ((grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_done = ap_const_logic_0) and (icmp_ln62_reg_1377 = ap_const_lv1_1));
    end process;


    ap_block_state5_on_subcall_done_assign_proc : process(icmp_ln62_1_reg_1381, grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_done)
    begin
                ap_block_state5_on_subcall_done <= ((grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_done = ap_const_logic_0) and (icmp_ln62_1_reg_1381 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state23, ap_block_state23_on_subcall_done)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state23_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state23, ap_block_state23_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state23_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    b_assign_fu_756_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv15_4000),to_integer(unsigned('0' & sub24_cast_fu_752_p1(15-1 downto 0)))));
    bitoff_address0 <= zext_ln113_2_fu_560_p1(8 - 1 downto 0);
    bitoff_address1 <= zext_ln114_fu_555_p1(8 - 1 downto 0);
    bitoff_address2 <= select_ln115_fu_536_p3(8 - 1 downto 0);

    bitoff_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bitoff_ce0 <= ap_const_logic_1;
        else 
            bitoff_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bitoff_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bitoff_ce1 <= ap_const_logic_1;
        else 
            bitoff_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bitoff_ce2_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bitoff_ce2 <= ap_const_logic_1;
        else 
            bitoff_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    empty_89_fu_1128_p1 <= scalauto_2_reg_1372(3 - 1 downto 0);
    empty_fu_748_p1 <= add_ln62_fu_726_p2(2 - 1 downto 0);
    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start <= grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start <= grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start <= grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start <= grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start <= grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start <= grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg;
    grp_fu_1132_p0 <= sext_ln107_1_fu_791_p1(16 - 1 downto 0);
    grp_fu_1143_p0 <= sext_ln107_1_fu_791_p1(16 - 1 downto 0);
    grp_fu_1154_p0 <= sext_ln107_1_fu_791_p1(16 - 1 downto 0);
    grp_fu_1163_p0 <= sext_ln115_1_fu_795_p1(16 - 1 downto 0);
    grp_fu_1163_p1 <= sext_ln115_1_fu_795_p1(16 - 1 downto 0);
    grp_fu_1171_p0 <= sext_ln115_1_fu_795_p1(16 - 1 downto 0);
    grp_fu_1179_p0 <= sext_ln115_1_fu_795_p1(16 - 1 downto 0);
    grp_fu_1188_p0 <= sext_ln85_1_reg_1466(16 - 1 downto 0);
    grp_fu_1188_p1 <= sext_ln85_1_reg_1466(16 - 1 downto 0);
    grp_fu_1195_p0 <= sext_ln94_2_fu_811_p1(16 - 1 downto 0);
    grp_fu_1195_p1 <= sext_ln94_2_fu_811_p1(16 - 1 downto 0);
    grp_fu_1204_p0 <= sext_ln100_2_fu_817_p1(16 - 1 downto 0);
    grp_fu_1204_p1 <= sext_ln100_2_fu_817_p1(16 - 1 downto 0);
    grp_fu_1213_p0 <= sext_ln100_2_fu_817_p1(16 - 1 downto 0);
    grp_fu_1213_p1 <= sext_ln82_2_fu_807_p1(16 - 1 downto 0);
    grp_fu_1222_p0 <= sext_ln94_1_reg_1501(16 - 1 downto 0);
    grp_fu_1222_p1 <= sext_ln85_reg_1460(16 - 1 downto 0);
    grp_fu_1222_p2 <= sext_ln89_reg_1481(16 - 1 downto 0);
    grp_fu_1230_p0 <= sext_ln85_reg_1460(16 - 1 downto 0);
    grp_fu_1230_p1 <= sext_ln80_reg_1445(16 - 1 downto 0);
    grp_fu_1237_p1 <= sext_ln82_fu_799_p1(16 - 1 downto 0);
    grp_fu_1237_p2 <= sext_ln89_reg_1481(16 - 1 downto 0);
    grp_fu_1247_p1 <= sext_ln82_fu_799_p1(16 - 1 downto 0);
    grp_fu_1247_p2 <= sext_ln94_reg_1495(16 - 1 downto 0);
    grp_fu_1257_p0 <= sext_ln115_1_reg_1511(16 - 1 downto 0);
    grp_fu_1257_p1 <= sext_ln82_2_fu_807_p1(16 - 1 downto 0);
    icmp_ln107_fu_450_p2 <= "1" when (signed(a_assign_s_fu_442_p3) < signed(ap_const_lv32_C0000001)) else "0";
    icmp_ln112_fu_514_p2 <= "1" when (tmp_27_fu_504_p4 = ap_const_lv16_0) else "0";
    icmp_ln113_fu_530_p2 <= "1" when (tmp_28_fu_520_p4 = ap_const_lv8_0) else "0";
    icmp_ln115_fu_581_p2 <= "1" when (tmp_29_fu_571_p4 = ap_const_lv24_0) else "0";
    icmp_ln57_fu_436_p2 <= "1" when (grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_smax_out = ap_const_lv16_0) else "0";
    icmp_ln62_1_fu_742_p2 <= "1" when (tmp_30_fu_732_p4 = ap_const_lv4_0) else "0";
    icmp_ln62_fu_720_p2 <= "1" when (signed(scalauto_2_fu_713_p3) > signed(ap_const_lv6_0)) else "0";

    indata_address0_assign_proc : process(ap_CS_fsm_state8, icmp_ln62_reg_1377, icmp_ln62_1_reg_1381, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state9, grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0, grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0, grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0, grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state15, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            indata_address0 <= ap_const_lv64_6(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            indata_address0 <= ap_const_lv64_4(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            indata_address0 <= ap_const_lv64_3(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            indata_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln62_reg_1377 = ap_const_lv1_1))) then 
            indata_address0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            indata_address0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln62_1_reg_1381 = ap_const_lv1_1))) then 
            indata_address0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            indata_address0 <= grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0;
        else 
            indata_address0 <= "XXXXXXXX";
        end if; 
    end process;


    indata_address1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state10, icmp_ln62_reg_1377, icmp_ln62_1_reg_1381, ap_CS_fsm_state7, ap_CS_fsm_state9, grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1, grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1, grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1, ap_CS_fsm_state5, ap_CS_fsm_state15, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            indata_address1 <= ap_const_lv64_1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            indata_address1 <= ap_const_lv64_7(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            indata_address1 <= ap_const_lv64_5(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            indata_address1 <= ap_const_lv64_2(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln62_reg_1377 = ap_const_lv1_1))) then 
            indata_address1 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            indata_address1 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln62_1_reg_1381 = ap_const_lv1_1))) then 
            indata_address1 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1;
        else 
            indata_address1 <= "XXXXXXXX";
        end if; 
    end process;


    indata_ce0_assign_proc : process(ap_CS_fsm_state8, icmp_ln62_reg_1377, icmp_ln62_1_reg_1381, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state9, grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_ce0, grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_ce0, grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_done, grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_ce0, grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state15, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            indata_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln62_reg_1377 = ap_const_lv1_1))) then 
            indata_ce0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            indata_ce0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln62_1_reg_1381 = ap_const_lv1_1))) then 
            indata_ce0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            indata_ce0 <= grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_ce0;
        else 
            indata_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    indata_ce1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state10, icmp_ln62_reg_1377, icmp_ln62_1_reg_1381, ap_CS_fsm_state7, ap_CS_fsm_state9, grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_ce1, grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_ce1, grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce1, ap_CS_fsm_state5, ap_CS_fsm_state15, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            indata_ce1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln62_reg_1377 = ap_const_lv1_1))) then 
            indata_ce1 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            indata_ce1 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln62_1_reg_1381 = ap_const_lv1_1))) then 
            indata_ce1 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_ce1;
        else 
            indata_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    indata_d0_assign_proc : process(icmp_ln62_reg_1377, icmp_ln62_1_reg_1381, grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_d0, grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_d0, ap_CS_fsm_state5, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln62_reg_1377 = ap_const_lv1_1))) then 
            indata_d0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln62_1_reg_1381 = ap_const_lv1_1))) then 
            indata_d0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_d0;
        else 
            indata_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    indata_we0_assign_proc : process(icmp_ln62_reg_1377, icmp_ln62_1_reg_1381, grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_we0, grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_we0, ap_CS_fsm_state5, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln62_reg_1377 = ap_const_lv1_1))) then 
            indata_we0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln62_1_reg_1381 = ap_const_lv1_1))) then 
            indata_we0 <= grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_we0;
        else 
            indata_we0 <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln103_fu_912_p0 <= sext_ln100_2_reg_1566(16 - 1 downto 0);
    mul_ln103_fu_912_p1 <= sext_ln85_1_reg_1466(16 - 1 downto 0);
    mul_ln105_fu_916_p0 <= sext_ln100_2_reg_1566(16 - 1 downto 0);
    mul_ln105_fu_916_p1 <= sext_ln80_1_fu_873_p1(16 - 1 downto 0);
    mul_ln107_fu_828_p0 <= sext_ln107_2_fu_824_p1(16 - 1 downto 0);
    mul_ln107_fu_828_p1 <= sext_ln107_2_fu_824_p1(16 - 1 downto 0);
    mul_ln111_fu_838_p0 <= sext_ln107_2_fu_824_p1(16 - 1 downto 0);
    mul_ln111_fu_838_p1 <= sext_ln85_1_reg_1466(16 - 1 downto 0);
    mul_ln112_fu_847_p0 <= sext_ln107_2_fu_824_p1(16 - 1 downto 0);
    mul_ln112_fu_847_p1 <= sext_ln82_2_reg_1528(16 - 1 downto 0);
    mul_ln113_fu_928_p0 <= sext_ln107_2_reg_1592(16 - 1 downto 0);
    mul_ln113_fu_928_p1 <= sext_ln80_1_fu_873_p1(16 - 1 downto 0);
    mul_ln116_fu_856_p0 <= sext_ln115_1_reg_1511(16 - 1 downto 0);
    mul_ln116_fu_856_p1 <= sext_ln107_2_fu_824_p1(16 - 1 downto 0);
    mul_ln117_fu_865_p0 <= sext_ln115_1_reg_1511(16 - 1 downto 0);
    mul_ln117_fu_865_p1 <= sext_ln100_2_reg_1566(16 - 1 downto 0);
    mul_ln122_fu_964_p0 <= sext_ln115_1_reg_1511(16 - 1 downto 0);
    mul_ln122_fu_964_p1 <= sext_ln80_1_fu_873_p1(16 - 1 downto 0);
    mul_ln80_fu_876_p0 <= sext_ln80_1_fu_873_p1(16 - 1 downto 0);
    mul_ln80_fu_876_p1 <= sext_ln80_1_fu_873_p1(16 - 1 downto 0);
    mul_ln82_fu_886_p0 <= sext_ln82_2_reg_1528(16 - 1 downto 0);
    mul_ln82_fu_886_p1 <= sext_ln82_2_reg_1528(16 - 1 downto 0);
    mul_ln87_fu_894_p0 <= sext_ln85_1_reg_1466(16 - 1 downto 0);
    mul_ln87_fu_894_p1 <= sext_ln80_1_fu_873_p1(16 - 1 downto 0);
    mul_ln89_fu_899_p0 <= sext_ln89_1_reg_1488(16 - 1 downto 0);
    mul_ln89_fu_899_p1 <= sext_ln89_1_reg_1488(16 - 1 downto 0);
    mul_ln98_fu_907_p0 <= sext_ln94_2_reg_1553(16 - 1 downto 0);
    mul_ln98_fu_907_p1 <= sext_ln80_1_fu_873_p1(16 - 1 downto 0);
    or_ln107_3_fu_679_p2 <= (icmp_ln107_reg_1330 or and_ln107_reg_1350);
    or_ln107_4_fu_694_p2 <= (or_ln107_reg_1361 or or_ln107_3_fu_679_p2);
    or_ln107_fu_623_p2 <= (and_ln107_8_fu_617_p2 or and_ln107_6_fu_599_p2);
    scalauto_2_fu_713_p3 <= 
        ap_const_lv6_0 when (icmp_ln57_reg_1325(0) = '1') else 
        scalauto_fu_707_p2;
    scalauto_fu_707_p2 <= std_logic_vector(unsigned(ap_const_lv6_4) - unsigned(select_ln107_6_fu_699_p3));
    select_ln105_4_fu_472_p3 <= 
        ap_const_lv24_FFFFFF when (tmp_26_fu_456_p3(0) = '1') else 
        ap_const_lv24_0;
    select_ln105_fu_464_p3 <= 
        ap_const_lv32_FFFFFFFF when (tmp_26_fu_456_p3(0) = '1') else 
        ap_const_lv32_0;
    select_ln107_4_fu_672_p3 <= 
        add_ln112_fu_633_p2 when (and_ln107_reg_1350(0) = '1') else 
        ap_const_lv5_0;
    select_ln107_5_fu_683_p3 <= 
        select_ln107_fu_665_p3 when (or_ln107_reg_1361(0) = '1') else 
        select_ln107_4_fu_672_p3;
    select_ln107_6_fu_699_p3 <= 
        zext_ln107_fu_690_p1 when (or_ln107_4_fu_694_p2(0) = '1') else 
        sext_ln107_fu_661_p1;
    select_ln107_fu_665_p3 <= 
        zext_ln113_fu_651_p1 when (and_ln107_8_reg_1356(0) = '1') else 
        add_ln112_4_fu_639_p2;
    select_ln115_fu_536_p3 <= 
        ap_const_lv64_FF when (tmp_26_fu_456_p3(0) = '1') else 
        ap_const_lv64_0;
        sext_ln100_2_fu_817_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sl_5_reg_1428),32));

        sext_ln104_fu_975_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln103_reg_1648),64));

        sext_ln105_1_fu_921_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln105_fu_916_p2),64));

    sext_ln107_1_fu_791_p0 <= indata_q0;
        sext_ln107_1_fu_791_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln107_1_fu_791_p0),17));

        sext_ln107_2_fu_824_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_417),32));

        sext_ln107_fu_661_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln112_6_fu_655_p2),6));

    sext_ln115_1_fu_795_p0 <= indata_q1;
        sext_ln115_1_fu_795_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln115_1_fu_795_p0),32));

        sext_ln115_3_fu_981_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1188_p3),64));

        sext_ln115_4_fu_989_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1195_p3),34));

        sext_ln115_5_fu_992_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1204_p3),34));

        sext_ln115_6_fu_1001_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln115_7_fu_995_p2),64));

        sext_ln116_2_fu_1017_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1222_p4),64));

        sext_ln117_2_fu_1032_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1237_p4),64));

        sext_ln118_1_fu_1047_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1247_p4),64));

        sext_ln119_1_fu_1062_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1213_p3),64));

        sext_ln120_1_fu_955_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1179_p3),64));

        sext_ln121_1_fu_1072_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1257_p3),64));

        sext_ln122_fu_1082_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln122_reg_1693),64));

        sext_ln80_1_fu_873_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sl_reg_1395),32));

        sext_ln80_2_fu_882_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln80_fu_876_p2),64));

        sext_ln80_fu_763_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sl_reg_1395),17));

    sext_ln82_2_fu_807_p0 <= indata_q1;
        sext_ln82_2_fu_807_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln82_2_fu_807_p0),32));

    sext_ln82_fu_799_p0 <= indata_q1;
        sext_ln82_fu_799_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln82_fu_799_p0),17));

        sext_ln85_1_fu_770_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_417),32));

        sext_ln85_fu_766_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_417),17));

        sext_ln87_1_fu_969_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_reg_1633),64));

        sext_ln89_1_fu_778_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_422),32));

        sext_ln89_fu_774_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_422),33));

        sext_ln94_1_fu_785_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sl_4_reg_1421),17));

        sext_ln94_2_fu_811_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sl_4_reg_1421),32));

        sext_ln94_fu_782_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sl_4_reg_1421),33));

        sext_ln98_1_fu_972_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln98_reg_1643),64));

    sub24_cast_fu_752_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_748_p1),15));
        tmp22_cast_fu_978_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1230_p3),64));

    tmp_26_fu_456_p3 <= grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_smax_out(15 downto 15);
    tmp_27_fu_504_p4 <= xor_ln105_fu_492_p2(31 downto 16);
    tmp_28_fu_520_p4 <= xor_ln105_fu_492_p2(31 downto 24);
    tmp_29_fu_571_p4 <= xor_ln105_fu_492_p2(31 downto 8);
    tmp_30_fu_732_p4 <= add_ln62_fu_726_p2(5 downto 2);
    trunc_ln105_4_fu_484_p3 <= (trunc_ln105_fu_480_p1 & ap_const_lv16_0);
    trunc_ln105_fu_480_p1 <= grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_smax_out(8 - 1 downto 0);
    trunc_ln_fu_545_p4 <= xor_ln70_fu_498_p2(23 downto 16);
    xor_ln105_fu_492_p2 <= (select_ln105_fu_464_p3 xor a_assign_s_fu_442_p3);
    xor_ln107_fu_565_p2 <= (icmp_ln107_fu_450_p2 xor ap_const_lv1_1);
    xor_ln112_fu_605_p2 <= (icmp_ln112_fu_514_p2 xor ap_const_lv1_1);
    xor_ln70_fu_498_p2 <= (trunc_ln105_4_fu_484_p3 xor select_ln105_4_fu_472_p3);
    zext_ln107_fu_690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln107_5_fu_683_p3),6));
    zext_ln112_fu_629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bitoff_q2),5));
    zext_ln113_2_fu_560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_520_p4),64));
    zext_ln113_fu_651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln112_5_fu_645_p2),5));
    zext_ln114_fu_555_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln_fu_545_p4),64));
end behav;
