{
  "design": {
    "design_info": {
      "boundary_crc": "0x49C308F02A8BF6CE",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../intelight.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "PS": {
        "processing_system7_0": "",
        "axi_intc_0": "",
        "rst_ps7_0_50M": "",
        "ps7_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {
            "auto_pc": ""
          },
          "m06_couplers": {
            "auto_pc": ""
          },
          "m07_couplers": {
            "auto_pc": ""
          }
        }
      },
      "AGENT": {
        "PG_0": "",
        "QA_0": ""
      },
      "EV": {
        "RD_0": "",
        "SD_0": "",
        "EG_0": ""
      },
      "RAM_Block": {
        "cnst_0_4bit": "",
        "RAM_2": {
          "Action_RAM_2": "",
          "PL_RAM_2": "",
          "axi_bram_ctrl_0": ""
        },
        "RAM_1": {
          "Action_RAM_1": "",
          "PL_RAM_1": "",
          "axi_bram_ctrl_0": ""
        },
        "RAM_3": {
          "Action_RAM_3": "",
          "PL_RAM_3": "",
          "axi_bram_ctrl_0": ""
        },
        "RAM_0": {
          "PL_RAM_0": "",
          "Action_RAM_0": "",
          "axi_bram_ctrl_0": ""
        }
      },
      "bram_output_interface_0": "",
      "bram_input_interface_0": "",
      "CU_0": "",
      "intelight_mem_v2_0": "",
      "adapt_mem_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "finish": {
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          }
        }
      },
      "start": {
        "direction": "O"
      },
      "read_sig": {
        "direction": "O"
      },
      "finish_adapt": {
        "direction": "O"
      },
      "act_adapt": {
        "direction": "O",
        "left": "1",
        "right": "0"
      }
    },
    "components": {
      "PS": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "FCLK_CLK0": {
            "type": "clk",
            "direction": "O"
          },
          "rst_axi": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "finish": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rtl_rst": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "processing_system7_0": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "xci_name": "system_processing_system7_0_0",
            "xci_path": "ip\\system_processing_system7_0_0\\system_processing_system7_0_0.xci",
            "inst_hier_path": "PS/processing_system7_0",
            "parameters": {
              "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666687"
              },
              "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.158730"
              },
              "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "50.000000"
              },
              "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_CLK0_FREQ": {
                "value": "50000000"
              },
              "PCW_CLK1_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK2_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK3_FREQ": {
                "value": "10000000"
              },
              "PCW_DDR_RAM_HIGHADDR": {
                "value": "0x1FFFFFFF"
              },
              "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              },
              "PCW_IRQ_F2P_INTR": {
                "value": "1"
              },
              "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                "value": "533.333374"
              },
              "PCW_USE_FABRIC_INTERRUPT": {
                "value": "1"
              }
            },
            "interface_ports": {
              "M_AXI_GP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x40000000",
                  "maximum": "0x7FFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32",
                  "local_memory_map": {
                    "name": "Data",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "segment1": {
                        "name": "segment1",
                        "display_name": "segment1",
                        "base_address": "0x00000000",
                        "range": "256K",
                        "width": "18",
                        "usage": "register"
                      },
                      "segment2": {
                        "name": "segment2",
                        "display_name": "segment2",
                        "base_address": "0x00040000",
                        "range": "256K",
                        "width": "19",
                        "usage": "register"
                      },
                      "segment3": {
                        "name": "segment3",
                        "display_name": "segment3",
                        "base_address": "0x00080000",
                        "range": "512K",
                        "width": "20",
                        "usage": "register"
                      },
                      "segment4": {
                        "name": "segment4",
                        "display_name": "segment4",
                        "base_address": "0x00100000",
                        "range": "1023M",
                        "width": "30",
                        "usage": "register"
                      },
                      "M_AXI_GP0": {
                        "name": "M_AXI_GP0",
                        "display_name": "M_AXI_GP0",
                        "base_address": "0x40000000",
                        "range": "1G",
                        "width": "31",
                        "usage": "register"
                      },
                      "M_AXI_GP1": {
                        "name": "M_AXI_GP1",
                        "display_name": "M_AXI_GP1",
                        "base_address": "0x80000000",
                        "range": "1G",
                        "width": "32",
                        "usage": "register"
                      },
                      "IO_Peripheral_Registers": {
                        "name": "IO_Peripheral_Registers",
                        "display_name": "IO Peripheral Registers",
                        "base_address": "0xE0000000",
                        "range": "3M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SMC_Memories": {
                        "name": "SMC_Memories",
                        "display_name": "SMC Memories",
                        "base_address": "0xE1000000",
                        "range": "80M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SLCR_Registers": {
                        "name": "SLCR_Registers",
                        "display_name": "SLCR Registers",
                        "base_address": "0xF8000000",
                        "range": "3K",
                        "width": "32",
                        "usage": "register"
                      },
                      "PS_System_Registers": {
                        "name": "PS_System_Registers",
                        "display_name": "PS System Registers",
                        "base_address": "0xF8001000",
                        "range": "8252K",
                        "width": "32",
                        "usage": "register"
                      },
                      "CPU_Private_Registers": {
                        "name": "CPU_Private_Registers",
                        "display_name": "CPU Private Registers",
                        "base_address": "0xF8900000",
                        "range": "6156K",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment5": {
                        "name": "segment5",
                        "display_name": "segment5",
                        "base_address": "0xFC000000",
                        "range": "32M",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment6": {
                        "name": "segment6",
                        "display_name": "segment6",
                        "base_address": "0xFFFC0000",
                        "range": "256K",
                        "width": "32",
                        "usage": "register"
                      }
                    }
                  }
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "arm > system RAM_Block/RAM_0/axi_bram_ctrl_0 system RAM_Block/RAM_1/axi_bram_ctrl_0 system RAM_Block/RAM_2/axi_bram_ctrl_0 system RAM_Block/RAM_3/axi_bram_ctrl_0",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "axi_intc_0": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "xci_name": "system_axi_intc_0_0",
            "xci_path": "ip\\system_axi_intc_0_0\\system_axi_intc_0_0.xci",
            "inst_hier_path": "PS/axi_intc_0",
            "parameters": {
              "C_DISABLE_SYNCHRONIZERS": {
                "value": "1"
              },
              "C_IRQ_CONNECTION": {
                "value": "1"
              },
              "C_IRQ_IS_LEVEL": {
                "value": "1"
              },
              "C_MB_CLK_NOT_CONNECTED": {
                "value": "1"
              }
            }
          },
          "rst_ps7_0_50M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "system_rst_ps7_0_50M_1",
            "xci_path": "ip\\system_rst_ps7_0_50M_1\\system_rst_ps7_0_50M_1.xci",
            "inst_hier_path": "PS/rst_ps7_0_50M"
          },
          "ps7_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip\\system_ps7_0_axi_periph_1\\system_ps7_0_axi_periph_1.xci",
            "inst_hier_path": "PS/ps7_0_axi_periph",
            "xci_name": "system_ps7_0_axi_periph_1",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "system_xbar_0",
                "xci_path": "ip\\system_xbar_0\\system_xbar_0.xci",
                "inst_hier_path": "PS/ps7_0_axi_periph/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "system_auto_pc_3",
                    "xci_path": "ip\\system_auto_pc_3\\system_auto_pc_3.xci",
                    "inst_hier_path": "PS/ps7_0_axi_periph/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "system_auto_pc_0",
                    "xci_path": "ip\\system_auto_pc_0\\system_auto_pc_0.xci",
                    "inst_hier_path": "PS/ps7_0_axi_periph/m05_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m05_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m05_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "system_auto_pc_1",
                    "xci_path": "ip\\system_auto_pc_1\\system_auto_pc_1.xci",
                    "inst_hier_path": "PS/ps7_0_axi_periph/m06_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m06_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m06_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "system_auto_pc_2",
                    "xci_path": "ip\\system_auto_pc_2\\system_auto_pc_2.xci",
                    "inst_hier_path": "PS/ps7_0_axi_periph/m07_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m07_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m07_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "m04_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "m05_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "m06_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "m07_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              },
              "ps7_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "ps7_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m05_couplers/M_ACLK",
                  "m06_couplers/M_ACLK",
                  "m07_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK"
                ]
              },
              "ps7_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m05_couplers/M_ARESETN",
                  "m06_couplers/M_ARESETN",
                  "m07_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "M06_AXI",
              "ps7_0_axi_periph/M06_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M07_AXI",
              "ps7_0_axi_periph/M07_AXI"
            ]
          },
          "processing_system7_0_DDR": {
            "interface_ports": [
              "DDR",
              "processing_system7_0/DDR"
            ]
          },
          "processing_system7_0_FIXED_IO": {
            "interface_ports": [
              "FIXED_IO",
              "processing_system7_0/FIXED_IO"
            ]
          },
          "processing_system7_0_M_AXI_GP0": {
            "interface_ports": [
              "processing_system7_0/M_AXI_GP0",
              "ps7_0_axi_periph/S00_AXI"
            ]
          },
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "ps7_0_axi_periph/M00_AXI"
            ]
          },
          "ps7_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "M01_AXI",
              "ps7_0_axi_periph/M01_AXI"
            ]
          },
          "ps7_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "M02_AXI",
              "ps7_0_axi_periph/M02_AXI"
            ]
          },
          "ps7_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "M03_AXI",
              "ps7_0_axi_periph/M03_AXI"
            ]
          },
          "ps7_0_axi_periph_M04_AXI": {
            "interface_ports": [
              "M04_AXI",
              "ps7_0_axi_periph/M04_AXI"
            ]
          },
          "ps7_0_axi_periph_M05_AXI": {
            "interface_ports": [
              "axi_intc_0/s_axi",
              "ps7_0_axi_periph/M05_AXI"
            ]
          }
        },
        "nets": {
          "CU_0_finish": {
            "ports": [
              "finish",
              "axi_intc_0/intr"
            ]
          },
          "PS_active_high_rst": {
            "ports": [
              "rst_ps7_0_50M/peripheral_reset",
              "rtl_rst"
            ]
          },
          "axi_intc_0_irq": {
            "ports": [
              "axi_intc_0/irq",
              "processing_system7_0/IRQ_F2P"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "processing_system7_0/FCLK_CLK0",
              "FCLK_CLK0",
              "ps7_0_axi_periph/S00_ACLK",
              "ps7_0_axi_periph/M00_ACLK",
              "ps7_0_axi_periph/ACLK",
              "rst_ps7_0_50M/slowest_sync_clk",
              "ps7_0_axi_periph/M01_ACLK",
              "axi_intc_0/s_axi_aclk",
              "processing_system7_0/M_AXI_GP0_ACLK",
              "ps7_0_axi_periph/M02_ACLK",
              "ps7_0_axi_periph/M03_ACLK",
              "ps7_0_axi_periph/M04_ACLK",
              "ps7_0_axi_periph/M05_ACLK",
              "ps7_0_axi_periph/M06_ACLK",
              "ps7_0_axi_periph/M07_ACLK"
            ]
          },
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "processing_system7_0/FCLK_RESET0_N",
              "rst_ps7_0_50M/ext_reset_in"
            ]
          },
          "rst_ps7_0_50M_peripheral_aresetn": {
            "ports": [
              "rst_ps7_0_50M/peripheral_aresetn",
              "rst_axi",
              "ps7_0_axi_periph/S00_ARESETN",
              "ps7_0_axi_periph/M00_ARESETN",
              "ps7_0_axi_periph/ARESETN",
              "ps7_0_axi_periph/M01_ARESETN",
              "axi_intc_0/s_axi_aresetn",
              "ps7_0_axi_periph/M02_ARESETN",
              "ps7_0_axi_periph/M03_ARESETN",
              "ps7_0_axi_periph/M04_ARESETN",
              "ps7_0_axi_periph/M05_ARESETN",
              "ps7_0_axi_periph/M06_ARESETN",
              "ps7_0_axi_periph/M07_ARESETN"
            ]
          }
        }
      },
      "AGENT": {
        "ports": {
          "sel_act": {
            "direction": "I"
          },
          "act_rand": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "act": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "q_next_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "q_next_1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "q_next_2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "q_next_3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "new_qA": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "alpha": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "gamma": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "reward": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "en_PG": {
            "direction": "I"
          },
          "en_QA": {
            "direction": "I"
          },
          "act_SD": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        },
        "components": {
          "PG_0": {
            "vlnv": "xilinx.com:module_ref:PG:1.0",
            "xci_name": "system_PG_0_3",
            "xci_path": "ip\\system_PG_0_3\\system_PG_0_3.xci",
            "inst_hier_path": "AGENT/PG_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "PG",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "50000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "en": {
                "direction": "I"
              },
              "qA0": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "qA1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "qA2": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "qA3": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "sel": {
                "direction": "I"
              },
              "act_random": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "act": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "act_SD": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "act_greed": {
                "direction": "O",
                "left": "1",
                "right": "0"
              }
            }
          },
          "QA_0": {
            "vlnv": "xilinx.com:module_ref:QA:1.0",
            "xci_name": "system_QA_0_3",
            "xci_path": "ip\\system_QA_0_3\\system_QA_0_3.xci",
            "inst_hier_path": "AGENT/QA_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "QA",
              "boundary_crc": "0x0"
            },
            "ports": {
              "debug_max_next_qA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "debug_chos_curr_qA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "debug_curr_qA0": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "debug_curr_qA1": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "debug_curr_qA2": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "debug_curr_qA3": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "50000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "en": {
                "direction": "I"
              },
              "next_qA0": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "next_qA1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "next_qA2": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "next_qA3": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "new_qA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "act": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "alpha": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "gamma": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "reward": {
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "Action_RAM_q_next_0": {
            "ports": [
              "q_next_0",
              "PG_0/qA0",
              "QA_0/next_qA0"
            ]
          },
          "Action_RAM_q_next_1": {
            "ports": [
              "q_next_1",
              "PG_0/qA1",
              "QA_0/next_qA1"
            ]
          },
          "Action_RAM_q_next_2": {
            "ports": [
              "q_next_2",
              "PG_0/qA2",
              "QA_0/next_qA2"
            ]
          },
          "Action_RAM_q_next_3": {
            "ports": [
              "q_next_3",
              "PG_0/qA3",
              "QA_0/next_qA3"
            ]
          },
          "PG_0_act": {
            "ports": [
              "PG_0/act",
              "act",
              "QA_0/act"
            ]
          },
          "PG_0_act_SD": {
            "ports": [
              "PG_0/act_SD",
              "act_SD"
            ]
          },
          "QA_0_new_qA": {
            "ports": [
              "QA_0/new_qA",
              "new_qA"
            ]
          },
          "act_random_0_1": {
            "ports": [
              "act_rand",
              "PG_0/act_random"
            ]
          },
          "alpha_1": {
            "ports": [
              "alpha",
              "QA_0/alpha"
            ]
          },
          "clk_1": {
            "ports": [
              "clk",
              "PG_0/clk",
              "QA_0/clk"
            ]
          },
          "en_1": {
            "ports": [
              "en_PG",
              "PG_0/en"
            ]
          },
          "en_2": {
            "ports": [
              "en_QA",
              "QA_0/en"
            ]
          },
          "gamma_1": {
            "ports": [
              "gamma",
              "QA_0/gamma"
            ]
          },
          "reg_32bit_0_out0": {
            "ports": [
              "reward",
              "QA_0/reward"
            ]
          },
          "rst_bram_1": {
            "ports": [
              "rst",
              "PG_0/rst",
              "QA_0/rst"
            ]
          },
          "sel_0_1": {
            "ports": [
              "sel_act",
              "PG_0/sel"
            ]
          }
        }
      },
      "EV": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "act": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "delta_t": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "batas_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "batas_1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "batas_2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "state": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "reward_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reward_1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reward_2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "curr_reward": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "goal_sig": {
            "direction": "O"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "en_SD": {
            "direction": "I"
          },
          "en_RD": {
            "direction": "I"
          },
          "debit_out": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "finish": {
            "direction": "I"
          },
          "act_SD": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "batas_3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "batas_4": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "batas_5": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "batas_6": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "state_sim": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "seed_EG0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "seed_EG1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "RD_0": {
            "vlnv": "xilinx.com:module_ref:RD:1.0",
            "xci_name": "system_RD_0_3",
            "xci_path": "ip\\system_RD_0_3\\system_RD_0_3.xci",
            "inst_hier_path": "EV/RD_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "RD",
              "boundary_crc": "0x0"
            },
            "ports": {
              "sel": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "w_min": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "w_max": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "w_act": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "50000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "en": {
                "direction": "I"
              },
              "act": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "state": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "reward_0": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "reward_1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "reward_2": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "reward": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "SD_0": {
            "vlnv": "xilinx.com:module_ref:SD:1.0",
            "xci_name": "system_SD_0_3",
            "xci_path": "ip\\system_SD_0_3\\system_SD_0_3.xci",
            "inst_hier_path": "EV/SD_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "SD",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "50000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "en": {
                "direction": "I"
              },
              "state_sim": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "finish": {
                "direction": "I",
                "parameters": {
                  "PortWidth": {
                    "value": "1",
                    "value_src": "default_prop"
                  }
                }
              },
              "act": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "delta_t": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "debit_out": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "debit_r0": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "debit_r1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "debit_r2": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "debit_r3": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "init_panjang_r0": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "init_panjang_r1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "init_panjang_r2": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "init_panjang_r3": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "batas_0": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "batas_1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "batas_2": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "batas_3": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "batas_4": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "batas_5": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "batas_6": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "state": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "goal_sig": {
                "direction": "O"
              },
              "panjang_r0": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "panjang_r1": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "panjang_r2": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "panjang_r3": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "panjang_r0_temp0": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "panjang_r1_temp0": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "panjang_r2_temp0": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "panjang_r3_temp0": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "level_r0": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "level_r1": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "level_r2": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "level_r3": {
                "direction": "O",
                "left": "2",
                "right": "0"
              }
            }
          },
          "EG_0": {
            "vlnv": "xilinx.com:module_ref:EG:1.0",
            "xci_name": "system_EG_0_0",
            "xci_path": "ip\\system_EG_0_0\\system_EG_0_0.xci",
            "inst_hier_path": "EV/EG_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "EG",
              "boundary_crc": "0x0"
            },
            "ports": {
              "o_lsfr0": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "o_lsfr1": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "50000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "seed0": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "seed1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "init_r0": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "init_r1": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "init_r2": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "init_r3": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "debit_r0": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "debit_r1": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "debit_r2": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "debit_r3": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "EG_0_debit_r0": {
            "ports": [
              "EG_0/debit_r0",
              "SD_0/debit_r0"
            ]
          },
          "EG_0_debit_r1": {
            "ports": [
              "EG_0/debit_r1",
              "SD_0/debit_r1"
            ]
          },
          "EG_0_debit_r2": {
            "ports": [
              "EG_0/debit_r2",
              "SD_0/debit_r2"
            ]
          },
          "EG_0_debit_r3": {
            "ports": [
              "EG_0/debit_r3",
              "SD_0/debit_r3"
            ]
          },
          "EG_0_init_r0": {
            "ports": [
              "EG_0/init_r0",
              "SD_0/init_panjang_r0"
            ]
          },
          "EG_0_init_r1": {
            "ports": [
              "EG_0/init_r1",
              "SD_0/init_panjang_r1"
            ]
          },
          "EG_0_init_r2": {
            "ports": [
              "EG_0/init_r2",
              "SD_0/init_panjang_r2"
            ]
          },
          "EG_0_init_r3": {
            "ports": [
              "EG_0/init_r3",
              "SD_0/init_panjang_r3"
            ]
          },
          "PG_0_act": {
            "ports": [
              "act",
              "RD_0/act"
            ]
          },
          "RD_0_reward": {
            "ports": [
              "RD_0/reward",
              "curr_reward"
            ]
          },
          "SD_0_sig_goal": {
            "ports": [
              "SD_0/goal_sig",
              "goal_sig"
            ]
          },
          "act_0_1": {
            "ports": [
              "act_SD",
              "SD_0/act"
            ]
          },
          "batas_0_0_1": {
            "ports": [
              "batas_0",
              "SD_0/batas_0"
            ]
          },
          "batas_1_0_1": {
            "ports": [
              "batas_1",
              "SD_0/batas_1"
            ]
          },
          "batas_2_0_1": {
            "ports": [
              "batas_2",
              "SD_0/batas_2"
            ]
          },
          "batas_3_0_1": {
            "ports": [
              "batas_3",
              "SD_0/batas_3"
            ]
          },
          "batas_4_0_1": {
            "ports": [
              "batas_4",
              "SD_0/batas_4"
            ]
          },
          "batas_5_0_1": {
            "ports": [
              "batas_5",
              "SD_0/batas_5"
            ]
          },
          "batas_6_0_1": {
            "ports": [
              "batas_6",
              "SD_0/batas_6"
            ]
          },
          "clk_1": {
            "ports": [
              "clk",
              "RD_0/clk",
              "SD_0/clk",
              "EG_0/clk"
            ]
          },
          "debit_out_0_1": {
            "ports": [
              "debit_out",
              "SD_0/debit_out"
            ]
          },
          "delta_t_0_1": {
            "ports": [
              "delta_t",
              "SD_0/delta_t"
            ]
          },
          "en_1": {
            "ports": [
              "en_SD",
              "SD_0/en"
            ]
          },
          "en_2": {
            "ports": [
              "en_RD",
              "RD_0/en"
            ]
          },
          "finish_0_1": {
            "ports": [
              "finish",
              "SD_0/finish"
            ]
          },
          "next_state_1": {
            "ports": [
              "SD_0/state",
              "state",
              "RD_0/state"
            ]
          },
          "reward_0_0_1": {
            "ports": [
              "reward_0",
              "RD_0/reward_0"
            ]
          },
          "reward_1_0_1": {
            "ports": [
              "reward_1",
              "RD_0/reward_1"
            ]
          },
          "reward_2_0_1": {
            "ports": [
              "reward_2",
              "RD_0/reward_2"
            ]
          },
          "rst_1": {
            "ports": [
              "rst",
              "RD_0/rst",
              "SD_0/rst",
              "EG_0/rst"
            ]
          },
          "seed1_0_1": {
            "ports": [
              "seed_EG1",
              "EG_0/seed1"
            ]
          },
          "seed_0_1": {
            "ports": [
              "seed_EG0",
              "EG_0/seed0"
            ]
          },
          "state_sim_0_1": {
            "ports": [
              "state_sim",
              "SD_0/state_sim"
            ]
          }
        }
      },
      "RAM_Block": {
        "interface_ports": {
          "S_AXI_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk_bram": {
            "type": "clk",
            "direction": "I"
          },
          "rst_bram": {
            "type": "rst",
            "direction": "I"
          },
          "wea_3": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "wr_addr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "q_new": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rd_addr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "q_next_3": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "wea_0": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "q_next_0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "wea_1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "q_next_1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "wea_2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "q_next_2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "en0_wr": {
            "direction": "I"
          },
          "en0_rd": {
            "direction": "I"
          },
          "en1_wr": {
            "direction": "I"
          },
          "en1_rd": {
            "direction": "I"
          },
          "en2_wr": {
            "direction": "I"
          },
          "en2_rd": {
            "direction": "I"
          },
          "en3_wr": {
            "direction": "I"
          },
          "en3_rd": {
            "direction": "I"
          },
          "rst_axi": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "cnst_0_4bit": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "system_cnst_0_4bit_3",
            "xci_path": "ip\\system_cnst_0_4bit_3\\system_cnst_0_4bit_3.xci",
            "inst_hier_path": "RAM_Block/cnst_0_4bit",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "RAM_2": {
            "interface_ports": {
              "S_AXI_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "clk_bram": {
                "type": "clk",
                "direction": "I"
              },
              "rst_bram": {
                "type": "rst",
                "direction": "I"
              },
              "wea3": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "addra": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "q_new": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "web": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "addrb": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "q_next_2": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "en2_wr": {
                "direction": "I"
              },
              "en2_rd": {
                "direction": "I"
              },
              "rst_axi": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "Action_RAM_2": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "system_Action_RAM_2_3",
                "xci_path": "ip\\system_Action_RAM_2_3\\system_Action_RAM_2_3.xci",
                "inst_hier_path": "RAM_Block/RAM_2/Action_RAM_2",
                "parameters": {
                  "EN_SAFETY_CKT": {
                    "value": "true"
                  },
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Operating_Mode_B": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Read_Width_A": {
                    "value": "32"
                  },
                  "Read_Width_B": {
                    "value": "32"
                  },
                  "Register_PortA_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Register_PortB_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "Write_Width_A": {
                    "value": "32"
                  },
                  "Write_Width_B": {
                    "value": "32"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "PL_RAM_2": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "system_PL_RAM_2_3",
                "xci_path": "ip\\system_PL_RAM_2_3\\system_PL_RAM_2_3.xci",
                "inst_hier_path": "RAM_Block/RAM_2/PL_RAM_2",
                "parameters": {
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  }
                }
              },
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "system_axi_bram_ctrl_0_4",
                "xci_path": "ip\\system_axi_bram_ctrl_0_4\\system_axi_bram_ctrl_0_4.xci",
                "inst_hier_path": "RAM_Block/RAM_2/axi_bram_ctrl_0",
                "parameters": {
                  "PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x44000000 32 > system RAM_Block/RAM_2/PL_RAM_2",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              }
            },
            "interface_nets": {
              "S_AXI_2_1": {
                "interface_ports": [
                  "S_AXI_2",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              },
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "PL_RAM_2/BRAM_PORTB"
                ]
              }
            },
            "nets": {
              "Action_RAM_2_doutb": {
                "ports": [
                  "Action_RAM_2/doutb",
                  "q_next_2"
                ]
              },
              "bram_interface_0_en2": {
                "ports": [
                  "wea3",
                  "PL_RAM_2/wea",
                  "Action_RAM_2/wea"
                ]
              },
              "bram_interface_0_rd_addr": {
                "ports": [
                  "addrb",
                  "Action_RAM_2/addrb"
                ]
              },
              "clk_0_1": {
                "ports": [
                  "clk_bram",
                  "Action_RAM_2/clkb",
                  "PL_RAM_2/clka",
                  "Action_RAM_2/clka",
                  "axi_bram_ctrl_0/s_axi_aclk"
                ]
              },
              "cnst_0_4bit_dout": {
                "ports": [
                  "web",
                  "Action_RAM_2/web"
                ]
              },
              "dina_0_1": {
                "ports": [
                  "q_new",
                  "PL_RAM_2/dina",
                  "Action_RAM_2/dina"
                ]
              },
              "ena_2_1": {
                "ports": [
                  "en2_wr",
                  "Action_RAM_2/ena",
                  "PL_RAM_2/ena"
                ]
              },
              "enb_2_1": {
                "ports": [
                  "en2_rd",
                  "Action_RAM_2/enb"
                ]
              },
              "reg_32bit_0_out0": {
                "ports": [
                  "addra",
                  "PL_RAM_2/addra",
                  "Action_RAM_2/addra"
                ]
              },
              "rst_axi_1": {
                "ports": [
                  "rst_axi",
                  "axi_bram_ctrl_0/s_axi_aresetn"
                ]
              },
              "rsta_0_1": {
                "ports": [
                  "rst_bram",
                  "Action_RAM_2/rstb",
                  "PL_RAM_2/rsta",
                  "Action_RAM_2/rsta"
                ]
              }
            }
          },
          "RAM_1": {
            "interface_ports": {
              "S_AXI_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "clk_bram": {
                "type": "clk",
                "direction": "I"
              },
              "rst_bram": {
                "type": "rst",
                "direction": "I"
              },
              "wea2": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "addra": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "q_new": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "web": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "addrb": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "q_next_1": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "en1_wr": {
                "direction": "I"
              },
              "en1_rd": {
                "direction": "I"
              },
              "rst_axi": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "Action_RAM_1": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "system_Action_RAM_1_3",
                "xci_path": "ip\\system_Action_RAM_1_3\\system_Action_RAM_1_3.xci",
                "inst_hier_path": "RAM_Block/RAM_1/Action_RAM_1",
                "parameters": {
                  "EN_SAFETY_CKT": {
                    "value": "true"
                  },
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Operating_Mode_B": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Read_Width_A": {
                    "value": "32"
                  },
                  "Read_Width_B": {
                    "value": "32"
                  },
                  "Register_PortA_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Register_PortB_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "Write_Width_A": {
                    "value": "32"
                  },
                  "Write_Width_B": {
                    "value": "32"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "PL_RAM_1": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "system_PL_RAM_1_3",
                "xci_path": "ip\\system_PL_RAM_1_3\\system_PL_RAM_1_3.xci",
                "inst_hier_path": "RAM_Block/RAM_1/PL_RAM_1",
                "parameters": {
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  }
                }
              },
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "system_axi_bram_ctrl_0_1",
                "xci_path": "ip\\system_axi_bram_ctrl_0_1\\system_axi_bram_ctrl_0_1.xci",
                "inst_hier_path": "RAM_Block/RAM_1/axi_bram_ctrl_0",
                "parameters": {
                  "PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x42000000 32 > system RAM_Block/RAM_1/PL_RAM_1",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "S_AXI_1",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              },
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "PL_RAM_1/BRAM_PORTB"
                ]
              }
            },
            "nets": {
              "Action_RAM_1_doutb": {
                "ports": [
                  "Action_RAM_1/doutb",
                  "q_next_1"
                ]
              },
              "bram_interface_0_en1": {
                "ports": [
                  "wea2",
                  "PL_RAM_1/wea",
                  "Action_RAM_1/wea"
                ]
              },
              "bram_interface_0_rd_addr": {
                "ports": [
                  "addrb",
                  "Action_RAM_1/addrb"
                ]
              },
              "clk_0_1": {
                "ports": [
                  "clk_bram",
                  "Action_RAM_1/clkb",
                  "PL_RAM_1/clka",
                  "Action_RAM_1/clka",
                  "axi_bram_ctrl_0/s_axi_aclk"
                ]
              },
              "cnst_0_4bit_dout": {
                "ports": [
                  "web",
                  "Action_RAM_1/web"
                ]
              },
              "dina_0_1": {
                "ports": [
                  "q_new",
                  "PL_RAM_1/dina",
                  "Action_RAM_1/dina"
                ]
              },
              "ena_1_1": {
                "ports": [
                  "en1_wr",
                  "Action_RAM_1/ena",
                  "PL_RAM_1/ena"
                ]
              },
              "enb_1_1": {
                "ports": [
                  "en1_rd",
                  "Action_RAM_1/enb"
                ]
              },
              "reg_32bit_0_out0": {
                "ports": [
                  "addra",
                  "PL_RAM_1/addra",
                  "Action_RAM_1/addra"
                ]
              },
              "rsta_0_1": {
                "ports": [
                  "rst_bram",
                  "Action_RAM_1/rstb",
                  "PL_RAM_1/rsta",
                  "Action_RAM_1/rsta"
                ]
              },
              "s_axi_aresetn_1_1": {
                "ports": [
                  "rst_axi",
                  "axi_bram_ctrl_0/s_axi_aresetn"
                ]
              }
            }
          },
          "RAM_3": {
            "interface_ports": {
              "S_AXI_3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "clk_bram": {
                "type": "clk",
                "direction": "I"
              },
              "rst_bram": {
                "type": "rst",
                "direction": "I"
              },
              "wea": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "addra": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "q_new": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "web": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "addrb": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "q_next_3": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "en3_wr": {
                "direction": "I"
              },
              "en3_rd": {
                "direction": "I"
              },
              "rst_axi": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "Action_RAM_3": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "system_Action_RAM_3_3",
                "xci_path": "ip\\system_Action_RAM_3_3\\system_Action_RAM_3_3.xci",
                "inst_hier_path": "RAM_Block/RAM_3/Action_RAM_3",
                "parameters": {
                  "EN_SAFETY_CKT": {
                    "value": "true"
                  },
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Operating_Mode_B": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Read_Width_A": {
                    "value": "32"
                  },
                  "Read_Width_B": {
                    "value": "32"
                  },
                  "Register_PortA_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Register_PortB_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "Write_Width_A": {
                    "value": "32"
                  },
                  "Write_Width_B": {
                    "value": "32"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "PL_RAM_3": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "system_PL_RAM_3_3",
                "xci_path": "ip\\system_PL_RAM_3_3\\system_PL_RAM_3_3.xci",
                "inst_hier_path": "RAM_Block/RAM_3/PL_RAM_3",
                "parameters": {
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  }
                }
              },
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "system_axi_bram_ctrl_0_3",
                "xci_path": "ip\\system_axi_bram_ctrl_0_3\\system_axi_bram_ctrl_0_3.xci",
                "inst_hier_path": "RAM_Block/RAM_3/axi_bram_ctrl_0",
                "parameters": {
                  "PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x46000000 32 > system RAM_Block/RAM_3/PL_RAM_3",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "S_AXI_3",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              },
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "PL_RAM_3/BRAM_PORTB"
                ]
              }
            },
            "nets": {
              "Action_RAM_3_doutb": {
                "ports": [
                  "Action_RAM_3/doutb",
                  "q_next_3"
                ]
              },
              "bram_interface_0_en3": {
                "ports": [
                  "wea",
                  "PL_RAM_3/wea",
                  "Action_RAM_3/wea"
                ]
              },
              "bram_interface_0_rd_addr": {
                "ports": [
                  "addrb",
                  "Action_RAM_3/addrb"
                ]
              },
              "clk_0_1": {
                "ports": [
                  "clk_bram",
                  "Action_RAM_3/clkb",
                  "PL_RAM_3/clka",
                  "Action_RAM_3/clka",
                  "axi_bram_ctrl_0/s_axi_aclk"
                ]
              },
              "cnst_0_4bit_dout": {
                "ports": [
                  "web",
                  "Action_RAM_3/web"
                ]
              },
              "dina_0_1": {
                "ports": [
                  "q_new",
                  "PL_RAM_3/dina",
                  "Action_RAM_3/dina"
                ]
              },
              "ena_3_1": {
                "ports": [
                  "en3_wr",
                  "Action_RAM_3/ena",
                  "PL_RAM_3/ena"
                ]
              },
              "enb_3_1": {
                "ports": [
                  "en3_rd",
                  "Action_RAM_3/enb"
                ]
              },
              "reg_32bit_0_out0": {
                "ports": [
                  "addra",
                  "PL_RAM_3/addra",
                  "Action_RAM_3/addra"
                ]
              },
              "rsta_0_1": {
                "ports": [
                  "rst_bram",
                  "Action_RAM_3/rstb",
                  "PL_RAM_3/rsta",
                  "Action_RAM_3/rsta"
                ]
              },
              "s_axi_aresetn_3_1": {
                "ports": [
                  "rst_axi",
                  "axi_bram_ctrl_0/s_axi_aresetn"
                ]
              }
            }
          },
          "RAM_0": {
            "interface_ports": {
              "S_AXI_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "clk_bram": {
                "type": "clk",
                "direction": "I"
              },
              "rst_bram": {
                "type": "rst",
                "direction": "I"
              },
              "wea1": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "addra": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "q_new": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "web": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "addrb": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "q_next_0": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "en0_wr": {
                "direction": "I"
              },
              "en0_rd": {
                "direction": "I"
              },
              "rst_axi": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "PL_RAM_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "system_PL_RAM_0_2",
                "xci_path": "ip\\system_PL_RAM_0_2\\system_PL_RAM_0_2.xci",
                "inst_hier_path": "RAM_Block/RAM_0/PL_RAM_0",
                "parameters": {
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  }
                }
              },
              "Action_RAM_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "system_Action_RAM_0_3",
                "xci_path": "ip\\system_Action_RAM_0_3\\system_Action_RAM_0_3.xci",
                "inst_hier_path": "RAM_Block/RAM_0/Action_RAM_0",
                "parameters": {
                  "EN_SAFETY_CKT": {
                    "value": "true"
                  },
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Operating_Mode_B": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Read_Width_A": {
                    "value": "32"
                  },
                  "Read_Width_B": {
                    "value": "32"
                  },
                  "Register_PortA_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Register_PortB_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "Write_Width_A": {
                    "value": "32"
                  },
                  "Write_Width_B": {
                    "value": "32"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "system_axi_bram_ctrl_0_0",
                "xci_path": "ip\\system_axi_bram_ctrl_0_0\\system_axi_bram_ctrl_0_0.xci",
                "inst_hier_path": "RAM_Block/RAM_0/axi_bram_ctrl_0",
                "parameters": {
                  "PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x40000000 32 > system RAM_Block/RAM_0/PL_RAM_0",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "S_AXI_0",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              },
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "PL_RAM_0/BRAM_PORTB"
                ]
              }
            },
            "nets": {
              "Action_RAM_0_doutb": {
                "ports": [
                  "Action_RAM_0/doutb",
                  "q_next_0"
                ]
              },
              "bram_interface_0_en0": {
                "ports": [
                  "wea1",
                  "Action_RAM_0/wea",
                  "PL_RAM_0/wea"
                ]
              },
              "bram_interface_0_rd_addr": {
                "ports": [
                  "addrb",
                  "Action_RAM_0/addrb"
                ]
              },
              "clk_0_1": {
                "ports": [
                  "clk_bram",
                  "Action_RAM_0/clkb",
                  "Action_RAM_0/clka",
                  "PL_RAM_0/clka",
                  "axi_bram_ctrl_0/s_axi_aclk"
                ]
              },
              "cnst_0_4bit_dout": {
                "ports": [
                  "web",
                  "Action_RAM_0/web"
                ]
              },
              "dina_0_1": {
                "ports": [
                  "q_new",
                  "Action_RAM_0/dina",
                  "PL_RAM_0/dina"
                ]
              },
              "ena_0_1": {
                "ports": [
                  "en0_wr",
                  "Action_RAM_0/ena",
                  "PL_RAM_0/ena"
                ]
              },
              "enb_0_1": {
                "ports": [
                  "en0_rd",
                  "Action_RAM_0/enb"
                ]
              },
              "reg_32bit_0_out0": {
                "ports": [
                  "addra",
                  "Action_RAM_0/addra",
                  "PL_RAM_0/addra"
                ]
              },
              "rsta_0_1": {
                "ports": [
                  "rst_bram",
                  "Action_RAM_0/rstb",
                  "Action_RAM_0/rsta",
                  "PL_RAM_0/rsta"
                ]
              },
              "s_axi_aresetn_0_1": {
                "ports": [
                  "rst_axi",
                  "axi_bram_ctrl_0/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI_0",
              "RAM_0/S_AXI_0"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S_AXI_1",
              "RAM_1/S_AXI_1"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "S_AXI_2",
              "RAM_2/S_AXI_2"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "S_AXI_3",
              "RAM_3/S_AXI_3"
            ]
          }
        },
        "nets": {
          "Action_RAM_0_doutb": {
            "ports": [
              "RAM_0/q_next_0",
              "q_next_0"
            ]
          },
          "Action_RAM_1_doutb": {
            "ports": [
              "RAM_1/q_next_1",
              "q_next_1"
            ]
          },
          "Action_RAM_2_doutb": {
            "ports": [
              "RAM_2/q_next_2",
              "q_next_2"
            ]
          },
          "Action_RAM_3_doutb": {
            "ports": [
              "RAM_3/q_next_3",
              "q_next_3"
            ]
          },
          "bram_interface_0_en0": {
            "ports": [
              "wea_0",
              "RAM_0/wea1"
            ]
          },
          "bram_interface_0_en1": {
            "ports": [
              "wea_1",
              "RAM_1/wea2"
            ]
          },
          "bram_interface_0_en2": {
            "ports": [
              "wea_2",
              "RAM_2/wea3"
            ]
          },
          "bram_interface_0_en3": {
            "ports": [
              "wea_3",
              "RAM_3/wea"
            ]
          },
          "bram_interface_0_rd_addr": {
            "ports": [
              "rd_addr",
              "RAM_2/addrb",
              "RAM_1/addrb",
              "RAM_3/addrb",
              "RAM_0/addrb"
            ]
          },
          "clk_0_1": {
            "ports": [
              "clk_bram",
              "RAM_2/clk_bram",
              "RAM_1/clk_bram",
              "RAM_3/clk_bram",
              "RAM_0/clk_bram"
            ]
          },
          "cnst_0_4bit_dout": {
            "ports": [
              "cnst_0_4bit/dout",
              "RAM_2/web",
              "RAM_1/web",
              "RAM_3/web",
              "RAM_0/web"
            ]
          },
          "dina_0_1": {
            "ports": [
              "q_new",
              "RAM_2/q_new",
              "RAM_1/q_new",
              "RAM_3/q_new",
              "RAM_0/q_new"
            ]
          },
          "ena_0_1": {
            "ports": [
              "en0_wr",
              "RAM_0/en0_wr"
            ]
          },
          "ena_1_1": {
            "ports": [
              "en1_wr",
              "RAM_1/en1_wr"
            ]
          },
          "ena_2_1": {
            "ports": [
              "en2_wr",
              "RAM_2/en2_wr"
            ]
          },
          "ena_3_1": {
            "ports": [
              "en3_wr",
              "RAM_3/en3_wr"
            ]
          },
          "enb_0_1": {
            "ports": [
              "en0_rd",
              "RAM_0/en0_rd"
            ]
          },
          "enb_1_1": {
            "ports": [
              "en1_rd",
              "RAM_1/en1_rd"
            ]
          },
          "enb_2_1": {
            "ports": [
              "en2_rd",
              "RAM_2/en2_rd"
            ]
          },
          "enb_3_1": {
            "ports": [
              "en3_rd",
              "RAM_3/en3_rd"
            ]
          },
          "reg_32bit_0_out0": {
            "ports": [
              "wr_addr",
              "RAM_2/addra",
              "RAM_1/addra",
              "RAM_3/addra",
              "RAM_0/addra"
            ]
          },
          "rsta_0_1": {
            "ports": [
              "rst_bram",
              "RAM_2/rst_bram",
              "RAM_1/rst_bram",
              "RAM_3/rst_bram",
              "RAM_0/rst_bram"
            ]
          },
          "s_axi_aresetn_3_1": {
            "ports": [
              "rst_axi",
              "RAM_3/rst_axi",
              "RAM_0/rst_axi",
              "RAM_1/rst_axi",
              "RAM_2/rst_axi"
            ]
          }
        }
      },
      "bram_output_interface_0": {
        "vlnv": "xilinx.com:module_ref:bram_output_interface:1.0",
        "xci_name": "system_bram_output_interface_0_2",
        "xci_path": "ip\\system_bram_output_interface_0_2\\system_bram_output_interface_0_2.xci",
        "inst_hier_path": "bram_output_interface_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bram_output_interface",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "en_rd": {
            "direction": "I"
          },
          "act": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "data0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "q0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "q1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "q2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "q3": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "bram_input_interface_0": {
        "vlnv": "xilinx.com:module_ref:bram_input_interface:1.0",
        "xci_name": "system_bram_input_interface_0_2",
        "xci_path": "ip\\system_bram_input_interface_0_2\\system_bram_input_interface_0_2.xci",
        "inst_hier_path": "bram_input_interface_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bram_input_interface",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "en_wr": {
            "direction": "I"
          },
          "en_rd": {
            "direction": "I"
          },
          "next_state": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rd_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "wr_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "act": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "wen0": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "wen1": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "wen2": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "wen3": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "en0_wr": {
            "direction": "O"
          },
          "en0_rd": {
            "direction": "O"
          },
          "en1_wr": {
            "direction": "O"
          },
          "en1_rd": {
            "direction": "O"
          },
          "en2_wr": {
            "direction": "O"
          },
          "en2_rd": {
            "direction": "O"
          },
          "en3_wr": {
            "direction": "O"
          },
          "en3_rd": {
            "direction": "O"
          }
        }
      },
      "CU_0": {
        "vlnv": "xilinx.com:module_ref:CU:1.0",
        "xci_name": "system_CU_0_3",
        "xci_path": "ip\\system_CU_0_3\\system_CU_0_3.xci",
        "inst_hier_path": "CU_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "start": {
            "direction": "I"
          },
          "read_sig": {
            "direction": "I"
          },
          "max_step": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "max_episode": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "seed": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "goal_sig": {
            "direction": "I"
          },
          "sel_act": {
            "direction": "O"
          },
          "act_random": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BRAM_rd": {
            "direction": "O"
          },
          "BRAM_wr": {
            "direction": "O"
          },
          "PG": {
            "direction": "O"
          },
          "QA": {
            "direction": "O"
          },
          "SD": {
            "direction": "O"
          },
          "RD": {
            "direction": "O"
          },
          "wire_sc": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "wire_ec": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "wire_cs": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "wire_as": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "wire_epsilon": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "finish": {
            "direction": "O",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "finish_adapt": {
            "direction": "O"
          }
        }
      },
      "intelight_mem_v2_0": {
        "vlnv": "xilinx.com:user:intelight_mem_v2:1.0",
        "xci_name": "system_intelight_mem_v2_0_1",
        "xci_path": "ip\\system_intelight_mem_v2_0_1\\system_intelight_mem_v2_0_1.xci",
        "inst_hier_path": "intelight_mem_v2_0"
      },
      "adapt_mem_0": {
        "vlnv": "xilinx.com:user:adapt_mem:1.0",
        "xci_name": "system_adapt_mem_0_0",
        "xci_path": "ip\\system_adapt_mem_0_0\\system_adapt_mem_0_0.xci",
        "inst_hier_path": "adapt_mem_0"
      }
    },
    "interface_nets": {
      "PS_M06_AXI": {
        "interface_ports": [
          "PS/M06_AXI",
          "adapt_mem_0/S00_AXI"
        ]
      },
      "PS_M07_AXI": {
        "interface_ports": [
          "PS/M07_AXI",
          "intelight_mem_v2_0/S00_AXI"
        ]
      },
      "S_AXI_0_1": {
        "interface_ports": [
          "RAM_Block/S_AXI_0",
          "PS/M01_AXI"
        ]
      },
      "S_AXI_1_1": {
        "interface_ports": [
          "RAM_Block/S_AXI_1",
          "PS/M02_AXI"
        ]
      },
      "S_AXI_2_1": {
        "interface_ports": [
          "RAM_Block/S_AXI_2",
          "PS/M03_AXI"
        ]
      },
      "S_AXI_3_1": {
        "interface_ports": [
          "RAM_Block/S_AXI_3",
          "PS/M04_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "PS/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "PS/FIXED_IO"
        ]
      }
    },
    "nets": {
      "AGENT_act": {
        "ports": [
          "AGENT/act",
          "EV/act",
          "bram_output_interface_0/act",
          "bram_input_interface_0/act",
          "act_adapt",
          "adapt_mem_0/act_adapt"
        ]
      },
      "AGENT_act_SD": {
        "ports": [
          "AGENT/act_SD",
          "EV/act_SD"
        ]
      },
      "CU_0_BRAM_rd": {
        "ports": [
          "CU_0/BRAM_rd",
          "bram_output_interface_0/en_rd",
          "bram_input_interface_0/en_rd"
        ]
      },
      "CU_0_BRAM_wr": {
        "ports": [
          "CU_0/BRAM_wr",
          "bram_input_interface_0/en_wr"
        ]
      },
      "CU_0_RD": {
        "ports": [
          "CU_0/RD",
          "EV/en_RD"
        ]
      },
      "CU_0_SD": {
        "ports": [
          "CU_0/SD",
          "EV/en_SD"
        ]
      },
      "CU_0_act_random": {
        "ports": [
          "CU_0/act_random",
          "AGENT/act_rand"
        ]
      },
      "CU_0_finish1": {
        "ports": [
          "CU_0/finish",
          "PS/finish",
          "finish",
          "EV/finish"
        ]
      },
      "CU_0_finish_adapt": {
        "ports": [
          "CU_0/finish_adapt",
          "finish_adapt"
        ]
      },
      "CU_0_sel_act": {
        "ports": [
          "CU_0/sel_act",
          "AGENT/sel_act"
        ]
      },
      "EV_curr_reward": {
        "ports": [
          "EV/curr_reward",
          "AGENT/reward"
        ]
      },
      "EV_goal_sig": {
        "ports": [
          "EV/goal_sig",
          "CU_0/goal_sig"
        ]
      },
      "EV_state": {
        "ports": [
          "EV/state",
          "bram_input_interface_0/next_state"
        ]
      },
      "PS_FCLK_CLK0": {
        "ports": [
          "PS/FCLK_CLK0",
          "RAM_Block/clk_bram",
          "AGENT/clk",
          "EV/clk",
          "bram_output_interface_0/clk",
          "bram_input_interface_0/clk",
          "CU_0/clk",
          "intelight_mem_v2_0/s00_axi_aclk",
          "adapt_mem_0/s00_axi_aclk"
        ]
      },
      "PS_active_high_rst": {
        "ports": [
          "PS/rtl_rst",
          "RAM_Block/rst_bram",
          "AGENT/rst",
          "EV/rst",
          "bram_output_interface_0/rst",
          "bram_input_interface_0/rst",
          "CU_0/rst"
        ]
      },
      "RAM_Block_q_next_0": {
        "ports": [
          "RAM_Block/q_next_0",
          "bram_output_interface_0/data0"
        ]
      },
      "RAM_Block_q_next_1": {
        "ports": [
          "RAM_Block/q_next_1",
          "bram_output_interface_0/data1"
        ]
      },
      "RAM_Block_q_next_2": {
        "ports": [
          "RAM_Block/q_next_2",
          "bram_output_interface_0/data2"
        ]
      },
      "RAM_Block_q_next_3": {
        "ports": [
          "RAM_Block/q_next_3",
          "bram_output_interface_0/data3"
        ]
      },
      "adapt_mem_0_read_sig": {
        "ports": [
          "adapt_mem_0/read_sig",
          "read_sig",
          "CU_0/read_sig"
        ]
      },
      "batas_0_1": {
        "ports": [
          "intelight_mem_v2_0/limit_level_0",
          "EV/batas_0"
        ]
      },
      "batas_1_1": {
        "ports": [
          "intelight_mem_v2_0/limit_level_1",
          "EV/batas_1"
        ]
      },
      "batas_2_1": {
        "ports": [
          "intelight_mem_v2_0/limit_level_2",
          "EV/batas_2"
        ]
      },
      "batas_3_1": {
        "ports": [
          "intelight_mem_v2_0/limit_level_3",
          "EV/batas_3"
        ]
      },
      "batas_4_1": {
        "ports": [
          "intelight_mem_v2_0/limit_level_4",
          "EV/batas_4"
        ]
      },
      "batas_5_1": {
        "ports": [
          "intelight_mem_v2_0/limit_level_5",
          "EV/batas_5"
        ]
      },
      "batas_6_1": {
        "ports": [
          "intelight_mem_v2_0/limit_level_6",
          "EV/batas_6"
        ]
      },
      "bram_input_interface_0_en0_rd": {
        "ports": [
          "bram_input_interface_0/en0_rd",
          "RAM_Block/en0_rd"
        ]
      },
      "bram_input_interface_0_en0_wr": {
        "ports": [
          "bram_input_interface_0/en0_wr",
          "RAM_Block/en0_wr"
        ]
      },
      "bram_input_interface_0_en1_rd": {
        "ports": [
          "bram_input_interface_0/en1_rd",
          "RAM_Block/en1_rd"
        ]
      },
      "bram_input_interface_0_en1_wr": {
        "ports": [
          "bram_input_interface_0/en1_wr",
          "RAM_Block/en1_wr"
        ]
      },
      "bram_input_interface_0_en2_rd": {
        "ports": [
          "bram_input_interface_0/en2_rd",
          "RAM_Block/en2_rd"
        ]
      },
      "bram_input_interface_0_en2_wr": {
        "ports": [
          "bram_input_interface_0/en2_wr",
          "RAM_Block/en2_wr"
        ]
      },
      "bram_input_interface_0_en3_rd": {
        "ports": [
          "bram_input_interface_0/en3_rd",
          "RAM_Block/en3_rd"
        ]
      },
      "bram_input_interface_0_en3_wr": {
        "ports": [
          "bram_input_interface_0/en3_wr",
          "RAM_Block/en3_wr"
        ]
      },
      "bram_interface_0_rd_addr": {
        "ports": [
          "bram_input_interface_0/rd_addr",
          "RAM_Block/rd_addr"
        ]
      },
      "bram_interface_0_wr_addr": {
        "ports": [
          "bram_input_interface_0/wr_addr",
          "RAM_Block/wr_addr"
        ]
      },
      "debit_out_1": {
        "ports": [
          "intelight_mem_v2_0/debit_out",
          "EV/debit_out"
        ]
      },
      "en_PG_1": {
        "ports": [
          "CU_0/PG",
          "AGENT/en_PG"
        ]
      },
      "en_QA_1": {
        "ports": [
          "CU_0/QA",
          "AGENT/en_QA"
        ]
      },
      "intelight_mem_v2_0_alpha": {
        "ports": [
          "intelight_mem_v2_0/alpha",
          "AGENT/alpha"
        ]
      },
      "intelight_mem_v2_0_delta_t": {
        "ports": [
          "intelight_mem_v2_0/delta_t",
          "EV/delta_t"
        ]
      },
      "intelight_mem_v2_0_gamma": {
        "ports": [
          "intelight_mem_v2_0/gamma",
          "AGENT/gamma"
        ]
      },
      "intelight_mem_v2_0_max_episode": {
        "ports": [
          "intelight_mem_v2_0/max_episode",
          "CU_0/max_episode"
        ]
      },
      "intelight_mem_v2_0_max_step": {
        "ports": [
          "intelight_mem_v2_0/max_step",
          "CU_0/max_step"
        ]
      },
      "intelight_mem_v2_0_seed": {
        "ports": [
          "intelight_mem_v2_0/seed",
          "CU_0/seed"
        ]
      },
      "intelight_mem_v2_0_seed_EG0": {
        "ports": [
          "intelight_mem_v2_0/seed_EG0",
          "EV/seed_EG0"
        ]
      },
      "intelight_mem_v2_0_seed_EG1": {
        "ports": [
          "intelight_mem_v2_0/seed_EG1",
          "EV/seed_EG1"
        ]
      },
      "intelight_mem_v2_0_start": {
        "ports": [
          "intelight_mem_v2_0/start",
          "start",
          "CU_0/start"
        ]
      },
      "q_new_1": {
        "ports": [
          "AGENT/new_qA",
          "RAM_Block/q_new"
        ]
      },
      "q_next_0_1": {
        "ports": [
          "bram_output_interface_0/q0",
          "AGENT/q_next_0"
        ]
      },
      "q_next_1_1": {
        "ports": [
          "bram_output_interface_0/q1",
          "AGENT/q_next_1"
        ]
      },
      "q_next_2_1": {
        "ports": [
          "bram_output_interface_0/q2",
          "AGENT/q_next_2"
        ]
      },
      "q_next_3_1": {
        "ports": [
          "bram_output_interface_0/q3",
          "AGENT/q_next_3"
        ]
      },
      "reward_0_1": {
        "ports": [
          "intelight_mem_v2_0/reward_0",
          "EV/reward_0"
        ]
      },
      "reward_1_1": {
        "ports": [
          "intelight_mem_v2_0/reward_1",
          "EV/reward_1"
        ]
      },
      "reward_2_1": {
        "ports": [
          "intelight_mem_v2_0/reward_2",
          "EV/reward_2"
        ]
      },
      "rst_ps7_0_50M_peripheral_aresetn": {
        "ports": [
          "PS/rst_axi",
          "RAM_Block/rst_axi",
          "intelight_mem_v2_0/s00_axi_aresetn",
          "adapt_mem_0/s00_axi_aresetn"
        ]
      },
      "state_sim_1": {
        "ports": [
          "adapt_mem_0/state_adapt",
          "EV/state_sim"
        ]
      },
      "wea_0_1": {
        "ports": [
          "bram_input_interface_0/wen0",
          "RAM_Block/wea_0"
        ]
      },
      "wea_1_1": {
        "ports": [
          "bram_input_interface_0/wen1",
          "RAM_Block/wea_1"
        ]
      },
      "wea_2_1": {
        "ports": [
          "bram_input_interface_0/wen2",
          "RAM_Block/wea_2"
        ]
      },
      "wea_3_1": {
        "ports": [
          "bram_input_interface_0/wen3",
          "RAM_Block/wea_3"
        ]
      }
    },
    "addressing": {
      "/PS/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_adapt_mem_0_S00_AXI_reg": {
                "address_block": "/adapt_mem_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/RAM_Block/RAM_0/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_1": {
                "address_block": "/RAM_Block/RAM_1/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x42000000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_2": {
                "address_block": "/RAM_Block/RAM_2/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x44000000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_3": {
                "address_block": "/RAM_Block/RAM_3/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x46000000",
                "range": "64K"
              },
              "SEG_axi_intc_0_Reg": {
                "address_block": "/PS/axi_intc_0/S_AXI/Reg",
                "offset": "0x41800000",
                "range": "64K"
              },
              "SEG_intelight_mem_v2_0_S00_AXI_reg": {
                "address_block": "/intelight_mem_v2_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C20000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}