# Reading pref.tcl
# do ProcesadorVectorial_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ExtremeTech/Documents/GitHub/ComputerArchitecture2.Project2 {C:/Users/ExtremeTech/Documents/GitHub/ComputerArchitecture2.Project2/alu_6lanes.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:27:53 on Oct 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ExtremeTech/Documents/GitHub/ComputerArchitecture2.Project2" C:/Users/ExtremeTech/Documents/GitHub/ComputerArchitecture2.Project2/alu_6lanes.sv 
# -- Compiling module alu_6lanes
# 
# Top level modules:
# 	alu_6lanes
# End time: 21:27:53 on Oct 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ExtremeTech/Documents/GitHub/ComputerArchitecture2.Project2 {C:/Users/ExtremeTech/Documents/GitHub/ComputerArchitecture2.Project2/alu_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:27:53 on Oct 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ExtremeTech/Documents/GitHub/ComputerArchitecture2.Project2" C:/Users/ExtremeTech/Documents/GitHub/ComputerArchitecture2.Project2/alu_tb.sv 
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 21:27:53 on Oct 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.alu_tb
# vsim work.alu_tb 
# Start time: 21:28:02 on Oct 25,2022
# Loading sv_std.std
# Loading work.alu_tb
# Loading work.alu_6lanes
add wave -r /*
run -all
run
run
# End time: 21:29:46 on Oct 25,2022, Elapsed time: 0:01:44
# Errors: 0, Warnings: 0
