{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743540344530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743540344531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  1 16:45:44 2025 " "Processing started: Tue Apr  1 16:45:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743540344531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743540344531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV-CNN -c RV-CNN " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV-CNN -c RV-CNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743540344531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743540345025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743540345025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv-cnn.sv 10 10 " "Found 10 design units, including 10 entities, in source file rv-cnn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_alu " "Found entity 1: riscv_alu" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743540351296 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file " "Found entity 2: reg_file" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743540351296 ""} { "Info" "ISGN_ENTITY_NAME" "3 imm_gen " "Found entity 3: imm_gen" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743540351296 ""} { "Info" "ISGN_ENTITY_NAME" "4 control_unit " "Found entity 4: control_unit" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743540351296 ""} { "Info" "ISGN_ENTITY_NAME" "5 hazard_unit " "Found entity 5: hazard_unit" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743540351296 ""} { "Info" "ISGN_ENTITY_NAME" "6 if_id_reg " "Found entity 6: if_id_reg" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743540351296 ""} { "Info" "ISGN_ENTITY_NAME" "7 id_ex_reg " "Found entity 7: id_ex_reg" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743540351296 ""} { "Info" "ISGN_ENTITY_NAME" "8 ex_mem_reg " "Found entity 8: ex_mem_reg" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743540351296 ""} { "Info" "ISGN_ENTITY_NAME" "9 mem_wb_reg " "Found entity 9: mem_wb_reg" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743540351296 ""} { "Info" "ISGN_ENTITY_NAME" "10 riscv_pipelined_core " "Found entity 10: riscv_pipelined_core" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743540351296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743540351296 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_ADD RV-CNN.sv(775) " "Verilog HDL Implicit Net warning at RV-CNN.sv(775): created implicit net for \"ALU_ADD\"" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 775 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743540351297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WB_MUX_ALU RV-CNN.sv(775) " "Verilog HDL Implicit Net warning at RV-CNN.sv(775): created implicit net for \"WB_MUX_ALU\"" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 775 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743540351297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_SRC_IMM RV-CNN.sv(775) " "Verilog HDL Implicit Net warning at RV-CNN.sv(775): created implicit net for \"ALU_SRC_IMM\"" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 775 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743540351297 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "RV-CNN " "Top-level design entity \"RV-CNN\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1743540351370 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743540351450 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr  1 16:45:51 2025 " "Processing ended: Tue Apr  1 16:45:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743540351450 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743540351450 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743540351450 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743540351450 ""}
