library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;

entity decoder is
port(
	clock : in std_logic;
	number : in std_logic_vector(15 downto 0);
	display1, display2, display3, display4 : out std_logic_vector(6 downto 0)
);
end decoder;

architecture arc_decoder of decoder is

signal firstnum, secondnum, zeronum : std_logic_vector(15 downto 0);

component module is
	port(
		clk : in std_logic;
		main, other : in std_logic_vector(15 downto 0);
		modl : out std_logic_vector(15 downto 0)
	);
end component;

component identifier is
port(
	num1, num2, num3 : in integer;
	d1, d2, d3, d4 : out std_logic_vector(6 downto 0)
);
end component;

begin

First: module
	port map(
		clk => clock,
		main => number,
		other => "0000000001100100",
		modl => firstnum
	);

Second: module
	port map(
		clk => clock,
		main => number,
		other => "0000000000001010",
		modl => secondnum
	);
	
Identificador : identifier
	port map(
		num1 => zeronum,
		num2 => firstnum,
		num3 => secondnum,
		d1 => display1,
		d2 => display2,
		d3 => display3,
		d4 => display4
	);
	
	zeronum <= std_logic_vector(to_unsigned((to_integer(unsigned((number-firstnum)-secondnum)))/100), zeronum'length);
	
end arc_decoder;