digraph "CFG for '_Z12shared4R1W1GPfS_S_i' function" {
	label="CFG for '_Z12shared4R1W1GPfS_S_i' function";

	Node0x461f040 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = icmp slt i32 %13, %3\l  br i1 %14, label %15, label %39\l|{<s0>T|<s1>F}}"];
	Node0x461f040:s0 -> Node0x4620f50;
	Node0x461f040:s1 -> Node0x4620fe0;
	Node0x4620f50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%15:\l15:                                               \l  %16 = sitofp i32 %13 to float\l  %17 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ12shared4R1W1GPfS_S_iE4Smem, i32 0, i32 %12\l  store float %16, float addrspace(3)* %17, align 4, !tbaa !7\l  %18 = add nuw nsw i32 %12, 1\l  %19 = and i32 %18, 511\l  %20 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ12shared4R1W1GPfS_S_iE4Smem, i32 0, i32 %19\l  %21 = load float, float addrspace(3)* %20, align 4, !tbaa !7\l  %22 = add nuw nsw i32 %12, 2\l  %23 = and i32 %22, 511\l  %24 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ12shared4R1W1GPfS_S_iE4Smem, i32 0, i32 %23\l  %25 = load float, float addrspace(3)* %24, align 4, !tbaa !7\l  %26 = fadd contract float %21, %25\l  %27 = add nuw nsw i32 %12, 3\l  %28 = and i32 %27, 511\l  %29 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ12shared4R1W1GPfS_S_iE4Smem, i32 0, i32 %28\l  %30 = load float, float addrspace(3)* %29, align 4, !tbaa !7\l  %31 = fadd contract float %26, %30\l  %32 = add nuw nsw i32 %12, 4\l  %33 = and i32 %32, 511\l  %34 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ12shared4R1W1GPfS_S_iE4Smem, i32 0, i32 %33\l  %35 = load float, float addrspace(3)* %34, align 4, !tbaa !7\l  %36 = fadd contract float %31, %35\l  %37 = sext i32 %13 to i64\l  %38 = getelementptr inbounds float, float addrspace(1)* %2, i64 %37\l  store float %36, float addrspace(1)* %38, align 4, !tbaa !7\l  br label %39\l}"];
	Node0x4620f50 -> Node0x4620fe0;
	Node0x4620fe0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%39:\l39:                                               \l  ret void\l}"];
}
