<section class="sixteen columns">
    <h1>Education</h1>
    <article>
        <header>
            <h1>PhD in Automation and Systems Engineering (Expect to finish by the end of 2016)</h1>
            <span>Universidade Federal de Santa Catarina - UFSC</span>
            <span><address>Florianópolis - SC, Brazil</address><time>2013 to now</time></span>
        </header>
        <p>
            <em><strong>Thesis:</strong> Timing Optimization During the Physical Synthesis of VLSI circuits</em>
        </p>
    </article>
    <article>
        <header>
            <h1>MSc in Computer Science</h1>
            <span>Universidade Federal de Santa Catarina - UFSC</span>
            <span><address>Florianópolis - SC, Brazil</address><time>2010 to 2013</time></span>
        </header>
        <p>
            <em><strong>Dissertation:</strong> &quot;<a href="https://drive.google.com/file/d/0B_fC_3cMFKXnQ2N1TGdudXZqaGs/view?usp=sharing"><span style="color:#0000FF;">Discrete Gate Sizing Based on Lagrangian Relaxation for Leakage Power Minimization of Digital Circuits</span></a>&quot; </em>
        </p>
    </article>
    <article>
        <header>
            <h1>BSc in Computer Science</h1>
            <span>Universidade Federal de Santa Catarina - UFSC</span>
            <span><address>Florianópolis - SC, Brazil</address><time>2004 to 2008</time></span>
        </header>
        <p>
            <em><strong>Course completion assignment:</strong> &quot;<a href="https://drive.google.com/file/d/0B_fC_3cMFKXnbW13U21YNHk0a0E/view?usp=sharing"><span style="color:#0000FF;">Modeling of Processor DSP TMS 320C4x for SoC Platforms</span></a>&quot; </em>
        </p>
    </article>
</section>
