; LARGE page 256KB page
; in this test PTEs are 256KB (64 4KB pages) in size
; meaning that bits 0..17 of the VA are actually part of the page offset
; and not the PTB selector

; add 0xF to bits 12..15 of the VA to trip up invalid PDE/PTE selector selection
; if the PTB selector reads in bits 12..15 it will try to read the PTE from the wrong
; offset

; mmGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32=0x0
; mmGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32=0x0
; mmGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32=0xfe551001
; mmGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32=0x1
; mmGCVM_CONTEXT3_CNTL=0x7
; mmVGA_MEMORY_BASE_ADDRESS=0x0
; mmVGA_MEMORY_BASE_ADDRESS_HIGH=0x0
; mmMC_VM_FB_OFFSET=0x0
; mmGCMC_VM_MX_L1_TLB_CNTL=0x0
; mmGCMC_VM_SYSTEM_APERTURE_LOW_ADDR=0x0
; mmGCMC_VM_SYSTEM_APERTURE_HIGH_ADDR=0x0
; mmGCMC_VM_FB_LOCATION_BASE=0x0
; mmGCMC_VM_FB_LOCATION_TOP=0x0

MMIO@0xA618={0x0}     ; mmGCMC_VM_SYSTEM_APERTURE_HIGH_ADDR
MMIO@0xA614={0x0}     ; mmGCMC_VM_SYSTEM_APERTURE_LOW_ADDR
MMIO@0xA600={0x0}       ; mmGCMC_VM_FB_LOCATION_BASE
MMIO@0xA604={0x0}       ; mmGCMC_VM_FB_LOCATION_TOP
MMIO@0xA444={0x0}          ; mmGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32
MMIO@0xA448={0x0}          ; mmGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32
MMIO@0xA4C4={0xFFFFFFFF}  ; mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32=0xFFFFFFFF
MMIO@0xA4C8={0xFFFFFFFF}  ; mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32=0xFFFFFFFF
MMIO@0xA20C={0x7}     ; mmGCVM_CONTEXT3_CNTL
MMIO@0x0310={0x0}            ; mmVGA_MEMORY_BASE_ADDRESS
MMIO@0x0324={0x0}            ; mmVGA_MEMORY_BASE_ADDRESS_HIGH=0xf4
MMIO@0xA5AC={0x0}          ; mmGCMC_VM_FB_OFFSET
MMIO@0xA61C={0x0}       ; mmGCMC_VM_MX_L1_TLB_CNTL
MMIO@0xA3C4={0xfe551001}          ; mmGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32
MMIO@0xA3C8={0x1}          ; mmGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32

; PDE2
VRAM@0x1FE551000={010055fe01000000}

; PDE1
VRAM@0x1FE550060={01004bfe01000000}

; PDE0
VRAM@0x1fe4b0128={015044fe01000030}

; PTE
VRAM@0x1fe445000={7103741d00000000}

; DATA
VRAM@0x1d74f000={0001020304050607}
