<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>OpenWSN Smartgrid TSCH testbed: /home/lkn/offCloud/Smartgrid-code/GitHub/openwsn-fw/bsp/boards/OpenMote-CC2538/headers/hw_soc_adc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Smartgrid TSCH testbed
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_3c5459f7c179b79c90e2565474bb2856.html">bsp</a></li><li class="navelem"><a class="el" href="dir_f726804c1fa01777ab9a86062ade5870.html">boards</a></li><li class="navelem"><a class="el" href="dir_bfc322bd0ac2c642e65618c9cc3a2b25.html">OpenMote-CC2538</a></li><li class="navelem"><a class="el" href="dir_4f9452142f8dcd52e51eee2c1456ebc5.html">headers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_soc_adc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__soc__adc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_soc_adc.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        $Date: 2013-04-30 17:13:44 +0200 (Tue, 30 Apr 2013) $</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       $Revision: 9943 $</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">*  Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">*  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">*  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*  are met:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*    from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">*  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __HW_SOC_ADC_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __HW_SOC_ADC_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// The following are defines for the SOC_ADC register offsets.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#aec223d6ae6e9baf21756a19a5e56ac18">   46</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON1         0x400D7000  // This register controls the ADC. </span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a484c04856d450bfcce526f12fa9e5954">   47</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON2         0x400D7004  // This register controls the ADC. </span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#af65a07a4ba7c5d39f4b49818442c75be">   48</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON3         0x400D7008  // This register controls the ADC. </span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a62f4fb33bf88d010f161905893a2d81d">   49</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCL            0x400D700C  // This register contains the </span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                                            <span class="comment">// least-significant part of ADC </span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                                            <span class="comment">// conversion result. </span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a02b5dc57b9696acc0b7a8465eb9b5029">   52</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCH            0x400D7010  // This register contains the </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                                            <span class="comment">// most-significant part of ADC </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                            <span class="comment">// conversion result. </span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a490b4286236790aa8cf8fb0eb72375ff">   55</a></span>&#160;<span class="preprocessor">#define SOC_ADC_RNDL            0x400D7014  // This registers contains </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                            <span class="comment">// random-number-generator data; </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                            <span class="comment">// low byte. </span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a76e935b97285d0dacff26e56eb0377fd">   58</a></span>&#160;<span class="preprocessor">#define SOC_ADC_RNDH            0x400D7018  // This register contains </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                                            <span class="comment">// random-number-generator data; </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                            <span class="comment">// high byte. </span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a771f98bd6e4ced5f4e5c6cca4935483c">   61</a></span>&#160;<span class="preprocessor">#define SOC_ADC_CMPCTL          0x400D7024  // Analog comparator control and </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                            <span class="comment">// status register. </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">// SOC_ADC_ADCCON1 register.</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a159dc788785de863e00d298c1d18234c">   71</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON1_EOC     0x00000080  // End of conversion. Cleared when </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                            <span class="comment">// ADCH has been read. If a new </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                                            <span class="comment">// conversion is completed before </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                                            <span class="comment">// the previous data has been read, </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                                            <span class="comment">// the EOC bit remains high. 0: </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                            <span class="comment">// Conversion not complete 1: </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                            <span class="comment">// Conversion completed </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a74f93d26517c2109615e76acffcc993e">   78</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON1_EOC_M   0x00000080</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#ac81bf5bbe75ef225e5e036eeeda1ccd6">   79</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON1_EOC_S   7</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#aeb4fef872911f4a049a2cbdd2dbe80de">   80</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON1_ST      0x00000040  // Start conversion Read as 1 </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                            <span class="comment">// until conversion completes 0: No </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                            <span class="comment">// conversion in progress. 1: Start </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                            <span class="comment">// a conversion sequence if </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                            <span class="comment">// ADCCON1.STSEL = 11 and no </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                            <span class="comment">// sequence is running. </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a1b3fde33796b01a984703cacd90028cf">   86</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON1_ST_M    0x00000040</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a74ae166e6d5b979a843e92215ca597c5">   87</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON1_ST_S    6</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#ac21e8d0019ba0cb41b415b914468756d">   88</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON1_STSEL_M 0x00000030  // Start select Selects the event </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                            <span class="comment">// that starts a new conversion </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                            <span class="comment">// sequence 00: Not implemented 01: </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                            <span class="comment">// Full speed. Do not wait for </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                            <span class="comment">// triggers 10: Timer 1 channel 0 </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                            <span class="comment">// compare event 11: ADCCON1.ST = 1 </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#aab46cd0e49bf5eab03051149637032d5">   94</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON1_STSEL_S 4</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a01d8584c51d579622904cceb2b27c5e0">   95</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON1_RCTRL_M 0x0000000C  // Controls the 16-bit </span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                            <span class="comment">// random-number generator (see </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                            <span class="comment">// User Guide Chapter 16) When 01 </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                                            <span class="comment">// is written, the setting </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                            <span class="comment">// automatically returns to 00 when </span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                            <span class="comment">// the operation completes. 00: </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                            <span class="comment">// Normal operation (13x unrolling) </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                            <span class="comment">// 01: Clock the LFSR once (13x </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                            <span class="comment">// unrolling) 10: Reserved 11: </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                                            <span class="comment">// Stopped. The random-number </span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                            <span class="comment">// generator is turned off. </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a526592f6116f7f3b4d8e0e8dcdca902c">  106</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON1_RCTRL_S 2</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">// SOC_ADC_ADCCON2 register.</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#ad8ed7e62ecce0a1ea2591ff467e69933">  113</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON2_SREF_M  0x000000C0  // Selects reference voltage used </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                            <span class="comment">// for the sequence of conversions </span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                            <span class="comment">// 00: Internal reference 01: </span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                            <span class="comment">// External reference on AIN7 pin </span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                            <span class="comment">// 10: AVDD5 pin 11: External </span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                            <span class="comment">// reference on AIN6-AIN7 </span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                                            <span class="comment">// differential input </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#ab743c6e6c7e700b12e08a78ebb73efd7">  120</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON2_SREF_S  6</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a78e556bce092921c1fddb5afb9a6f044">  121</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON2_SDIV_M  0x00000030  // Sets the decimation rate for </span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                            <span class="comment">// channels included in the </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                            <span class="comment">// sequence of conversions. The </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                            <span class="comment">// decimation rate also determines </span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                            <span class="comment">// the resolution and time required </span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                            <span class="comment">// to complete a conversion. 00: 64 </span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                            <span class="comment">// decimation rate (7 bits ENOB </span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                                            <span class="comment">// setting) 01: 128 decimation rate </span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                            <span class="comment">// (9 bits ENOB setting) 10: 256 </span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                            <span class="comment">// decimation rate (10 bits ENOB </span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                                            <span class="comment">// setting) 11: 512 decimation rate </span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                            <span class="comment">// (12 bits ENOB setting) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a256c49c1be865e26101fe55780a2fbc8">  133</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON2_SDIV_S  4</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a243e8a815d6118a71b36e93ec162e62a">  134</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON2_SCH_M   0x0000000F  // Sequence channel select Selects </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                            <span class="comment">// the end of the sequence A </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                            <span class="comment">// sequence can either be from AIN0 </span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                                            <span class="comment">// to AIN7 (SCH &lt;= 7) or from </span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                                            <span class="comment">// differential input AIN0-AIN1 to </span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                            <span class="comment">// AIN6-AIN7 (8 &lt;= SCH &lt;= 11). For </span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                            <span class="comment">// other settings, only one </span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                            <span class="comment">// conversions is performed. When </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                            <span class="comment">// read, these bits indicate the </span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                            <span class="comment">// channel number on which a </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                            <span class="comment">// conversion is ongoing: 0000: </span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                            <span class="comment">// AIN0 0001: AIN1 0010: AIN2 0011: </span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                            <span class="comment">// AIN3 0100: AIN4 0101: AIN5 0110: </span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                            <span class="comment">// AIN6 0111: AIN7 1000: AIN0-AIN1 </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                            <span class="comment">// 1001: AIN2-AIN3 1010: AIN4-AIN5 </span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                                            <span class="comment">// 1011: AIN6-AIN7 1100: GND 1101: </span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                            <span class="comment">// Reserved 1110: Temperature </span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                            <span class="comment">// sensor 1111: VDD/3 </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a89ce5cb96e8494fe9860b3481cff7458">  152</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON2_SCH_S   0</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">// SOC_ADC_ADCCON3 register.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a40ed63eb6863fd05500dc78e3b11c176">  159</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON3_EREF_M  0x000000C0  // Selects reference voltage used </span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                            <span class="comment">// for the extra conversion 00: </span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                                            <span class="comment">// Internal reference 01: External </span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                                            <span class="comment">// reference on AIN7 pin 10: AVDD5 </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                            <span class="comment">// pin 11: External reference on </span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                                            <span class="comment">// AIN6-AIN7 differential input </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a1a71bdc9d1d5615b5f733efdecb1cb32">  165</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON3_EREF_S  6</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a33c480bc906547ec1156ea77ad7970a3">  166</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON3_EDIV_M  0x00000030  // Sets the decimation rate used </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                            <span class="comment">// for the extra conversion The </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                            <span class="comment">// decimation rate also determines </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                                            <span class="comment">// the resolution and the time </span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                                            <span class="comment">// required to complete the </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                                            <span class="comment">// conversion. 00: 64 decimation </span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                            <span class="comment">// rate (7 bits ENOB) 01: 128 </span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                                            <span class="comment">// decimation rate (9 bits ENOB) </span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                            <span class="comment">// 10: 256 decimation rate (10 bits </span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                            <span class="comment">// ENOB) 11: 512 decimation rate </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                            <span class="comment">// (12 bits ENOB) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a06b3e0eb836bfe45eec6786ef460506a">  177</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON3_EDIV_S  4</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#abb445d0dacd49509ff1140c9ff0598e4">  178</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON3_ECH_M   0x0000000F  // Single channel select. Selects </span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                                            <span class="comment">// the channel number of the single </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                                            <span class="comment">// conversion that is triggered by </span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                                            <span class="comment">// writing to ADCCON3. 0000: AIN0 </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                                            <span class="comment">// 0001: AIN1 0010: AIN2 0011: AIN3 </span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                                            <span class="comment">// 0100: AIN4 0101: AIN5 0110: AIN6 </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                                            <span class="comment">// 0111: AIN7 1000: AIN0-AIN1 1001: </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                                            <span class="comment">// AIN2-AIN3 1010: AIN4-AIN5 1011: </span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                                            <span class="comment">// AIN6-AIN7 1100: GND 1101: </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                                            <span class="comment">// Reserved 1110: Temperature </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                            <span class="comment">// sensor 1111: VDD/3 </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a8d1ff8c837cdbaa67efb185000d63916">  189</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON3_ECH_S   0</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">// The following are defines for the bit fields in the SOC_ADC_ADCL register.</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#ab206239e5fa1e9af33da233e8637eac5">  195</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCL_ADC_M      0x000000FC  // Least-significant part of ADC </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                                            <span class="comment">// conversion result </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a48e44f292a9dc8867bc22c852ed5b84d">  197</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCL_ADC_S      2</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">// The following are defines for the bit fields in the SOC_ADC_ADCH register.</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a794ca72ecb635dcbb80b5f00082afa4e">  203</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCH_ADC_M      0x000000FF  // Most-significant part of ADC </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                                            <span class="comment">// conversion result </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a5bd7e9f0f3d492c86eca450d54200803">  205</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCH_ADC_S      0</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">// The following are defines for the bit fields in the SOC_ADC_RNDL register.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#afe6e539d332214943d7b381f3b7e9cc0">  211</a></span>&#160;<span class="preprocessor">#define SOC_ADC_RNDL_RNDL_M     0x000000FF  // Random value/seed or CRC </span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                                            <span class="comment">// result, low byte When used for </span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                            <span class="comment">// random-number generation, </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                                            <span class="comment">// writing to this register twice </span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                                            <span class="comment">// seeds the random-number </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                                            <span class="comment">// generator. Writing to this </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                                            <span class="comment">// register copies the 8 LSBs of </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                            <span class="comment">// the LFSR to the 8 MSBs and </span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                                            <span class="comment">// replaces the 8 LSBs with the </span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                            <span class="comment">// data value written. The value </span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                                            <span class="comment">// returned when reading from this </span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                                            <span class="comment">// register is the 8 LSBs of the </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                                            <span class="comment">// LFSR. When used for </span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                                            <span class="comment">// random-number generation, </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                            <span class="comment">// reading this register returns </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                            <span class="comment">// the 8 LSBs of the random number. </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                                            <span class="comment">// When used for CRC calculations, </span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                                            <span class="comment">// reading this register returns </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                                            <span class="comment">// the 8 LSBs of the CRC result. </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a486601c47651d0fc1bc3be4766d4b976">  230</a></span>&#160;<span class="preprocessor">#define SOC_ADC_RNDL_RNDL_S     0</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">// The following are defines for the bit fields in the SOC_ADC_RNDH register.</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a08c0ac1149fac8c52287b15160b50398">  236</a></span>&#160;<span class="preprocessor">#define SOC_ADC_RNDH_RNDH_M     0x000000FF  // Random value or CRC </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                                            <span class="comment">// result/input data, high byte </span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                                            <span class="comment">// When written, a CRC16 </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                                            <span class="comment">// calculation is triggered, and </span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                                            <span class="comment">// the data value written is </span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                                            <span class="comment">// processed starting with the MSB. </span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                                            <span class="comment">// The value returned when reading </span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                                            <span class="comment">// from this register is the 8 MSBs </span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                            <span class="comment">// of the LFSR. When used for </span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                                            <span class="comment">// random-number generation, </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                            <span class="comment">// reading this register returns </span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                                            <span class="comment">// the 8 MSBs of the random number. </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                                            <span class="comment">// When used for CRC calculations, </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                            <span class="comment">// reading this register returns </span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                                            <span class="comment">// the 8 MSBs of the CRC result. </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a52fe885927c3171abc5f90f6406cc071">  251</a></span>&#160;<span class="preprocessor">#define SOC_ADC_RNDH_RNDH_S     0</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">// SOC_ADC_CMPCTL register.</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#af6627c49144939ed8ec97f0ae106afaf">  258</a></span>&#160;<span class="preprocessor">#define SOC_ADC_CMPCTL_EN       0x00000002  // Comparator enable </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a18a8e6a0c1da9693357132fd3b857559">  259</a></span>&#160;<span class="preprocessor">#define SOC_ADC_CMPCTL_EN_M     0x00000002</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a0d8e83b909f1530f4d1a3b38b7aa3056">  260</a></span>&#160;<span class="preprocessor">#define SOC_ADC_CMPCTL_EN_S     1</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a01471fd97b7612e475bf397112393e7f">  261</a></span>&#160;<span class="preprocessor">#define SOC_ADC_CMPCTL_OUTPUT   0x00000001  // Comparator output </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#a604b42c07bb656fbd2d8c5d35c189963">  262</a></span>&#160;<span class="preprocessor">#define SOC_ADC_CMPCTL_OUTPUT_M 0x00000001</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="hw__soc__adc_8h.html#aac4d74f891b9d9bbe6c10710f4d7567b">  263</a></span>&#160;<span class="preprocessor">#define SOC_ADC_CMPCTL_OUTPUT_S 0</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#endif // __HW_SOC_ADC_H__</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Feb 22 2016 17:23:10 for OpenWSN Smartgrid TSCH testbed by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
