<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Group :: soc_ifc_reg__intr_block_t__intr_count_t_cnt_916ab5df_bit_cg</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Group : soc_ifc_reg__intr_block_t__intr_count_t_cnt_916ab5df_bit_cg</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group : <a href="#"  onclick="showContent('soc_ifc_reg__intr_block_t__intr_count_t_cnt_916ab5df_bit_cg')">soc_ifc_reg__intr_block_t__intr_count_t_cnt_916ab5df_bit_cg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>INSTANCES</td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>PER INSTANCE</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s2 cl rt"> 28.91</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/pure_scratch/caliptra/pipelines/workspaces/.cache/083715a58de7fe08/1139a539c90d456e87bdc64dbd51771e/chipsalliance/caliptra-rtl/src/soc_ifc/rtl/soc_ifc_reg_covergroups.svh')">/home/pure_scratch/caliptra/pipelines/workspaces/.cache/083715a58de7fe08/1139a539c90d456e87bdc64dbd51771e/chipsalliance/caliptra-rtl/src/soc_ifc/rtl/soc_ifc_reg_covergroups.svh</a><br clear=all>
<br clear=all>
<span class=repname>64 Instances:</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(1)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(1)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(15)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(15)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(15)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(15)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(15)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(15)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(15)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(15)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(15)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(15)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(15)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(15)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(15)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(15)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(15)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(15)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(15)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(15)</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(15)</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(15)</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(15)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(15)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(15)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(15)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(15)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(15)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(15)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(15)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(15)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(15)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(15)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp399.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(15)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(15)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group   soc_ifc_reg__intr_block_t__intr_count_t_cnt_916ab5df_bit_cg
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_soc_ifc_reg__intr_block_t__intr_count_t_cnt_916ab5df_bit_cg" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_soc_ifc_reg__intr_block_t__intr_count_t_cnt_916ab5df_bit_cg">Variables for Group  soc_ifc_reg__intr_block_t__intr_count_t_cnt_916ab5df_bit_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_reg__intr_block_t__intr_count_t_cnt_916ab5df_bit_cg.reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_reg__intr_block_t__intr_count_t_cnt_916ab5df_bit_cg.reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(1)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s7">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s7">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s7">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(15)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='soc_ifc_reg__intr_block_t__intr_count_t_cnt_916ab5df_bit_cg'>
<br clear=all>
<a name="inst_tag_soc_ifc_reg__intr_block_t__intr_count_t_cnt_916ab5df_bit_cg.reg_bit_cp"></a><span class="repname" id="inst_tag_soc_ifc_reg__intr_block_t__intr_count_t_cnt_916ab5df_bit_cg.reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">3233783</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">328457</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_reg__intr_block_t__intr_count_t_cnt_916ab5df_bit_cg.reg_bit_edge_cp"></a><span class="repname" id="inst_tag_soc_ifc_reg__intr_block_t__intr_count_t_cnt_916ab5df_bit_cg.reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">63041</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">67691</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">111320</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">111320</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">111320</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">111320</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">111320</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">111320</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">111320</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">111320</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">111320</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">111320</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">111320</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">111320</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">111320</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">111320</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">111320</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">111320</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">111320</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">104103</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">7217</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>rise</td>
<td class="rt">11</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">111225</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">95</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>rise</td>
<td class="rt">6</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">111221</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">99</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>rise</td>
<td class="rt">5</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">63628</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">47692</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">33492</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">32486</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">102988</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">8332</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">6</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">38</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">104155</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">7165</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">9</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">67919</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">43401</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">16017</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">17723</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">72522</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">38798</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">7507</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">8662</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">72541</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">38779</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">3414</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">4311</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">80121</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">31199</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">1460</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">2165</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">83327</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">27993</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">654</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">997</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">86176</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">25144</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">300</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">556</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">89895</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">21425</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">123</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">351</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">92971</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">18349</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">46</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">224</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">98551</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">12769</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">20</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">147</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="soc_ifc_reg__intr_block_t__intr_count_t_cnt_916ab5df_bit_cg">
    <li>
      <a href="#inst_tag_soc_ifc_reg__intr_block_t__intr_count_t_cnt_916ab5df_bit_cg.reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_reg__intr_block_t__intr_count_t_cnt_916ab5df_bit_cg.reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
