Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\fpga\workspace\fpga-exps\HT6221\proj\ip\issp.qsys --block-symbol-file --output-directory=C:\fpga\workspace\fpga-exps\HT6221\proj\ip\issp --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading ip/issp.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 17.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\fpga\workspace\fpga-exps\HT6221\proj\ip\issp.qsys --synthesis=VERILOG --output-directory=C:\fpga\workspace\fpga-exps\HT6221\proj\ip\issp\synthesis --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading ip/issp.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 17.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: issp: Generating issp "issp" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "issp" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: issp: Done "issp" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
