Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Feb 14 15:38:18 2025
| Host         : DESKTOP-BGLR1M6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file decoder_timing_summary_routed.rpt -pb decoder_timing_summary_routed.pb -rpx decoder_timing_summary_routed.rpx -warn_on_violation
| Design       : decoder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e
                            (input port)
  Destination:            d0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.983ns  (logic 5.334ns (41.088%)  route 7.648ns (58.912%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  e (IN)
                         net (fo=0)                   0.000     0.000    e
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  e_IBUF_inst/O
                         net (fo=8, routed)           4.002     5.461    e_IBUF
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.152     5.613 r  d0_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.646     9.259    d0_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.723    12.983 r  d0_OBUF_inst/O
                         net (fo=0)                   0.000    12.983    d0
    L1                                                                r  d0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e
                            (input port)
  Destination:            d3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.582ns  (logic 5.337ns (42.416%)  route 7.245ns (57.584%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  e (IN)
                         net (fo=0)                   0.000     0.000    e
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  e_IBUF_inst/O
                         net (fo=8, routed)           4.004     5.463    e_IBUF
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.152     5.615 r  d3_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.242     8.856    d3_OBUF
    P3                   OBUF (Prop_obuf_I_O)         3.726    12.582 r  d3_OBUF_inst/O
                         net (fo=0)                   0.000    12.582    d3
    P3                                                                r  d3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e
                            (input port)
  Destination:            d2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.216ns  (logic 5.090ns (41.670%)  route 7.126ns (58.330%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  e (IN)
                         net (fo=0)                   0.000     0.000    e
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  e_IBUF_inst/O
                         net (fo=8, routed)           4.004     5.463    e_IBUF
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.124     5.587 r  d2_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.122     8.708    d2_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.216 r  d2_OBUF_inst/O
                         net (fo=0)                   0.000    12.216    d2
    N3                                                                r  d2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e
                            (input port)
  Destination:            d1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.527ns  (logic 5.098ns (44.228%)  route 6.429ns (55.772%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  e (IN)
                         net (fo=0)                   0.000     0.000    e
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  e_IBUF_inst/O
                         net (fo=8, routed)           4.002     5.461    e_IBUF
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.124     5.585 r  d1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.427     8.012    d1_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515    11.527 r  d1_OBUF_inst/O
                         net (fo=0)                   0.000    11.527    d1
    P1                                                                r  d1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            d5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.373ns  (logic 5.344ns (46.987%)  route 6.029ns (53.013%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  b_IBUF_inst/O
                         net (fo=8, routed)           4.122     5.583    b_IBUF
    SLICE_X65Y31         LUT4 (Prop_lut4_I1_O)        0.154     5.737 r  d5_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.907     7.644    d5_OBUF
    W3                   OBUF (Prop_obuf_I_O)         3.728    11.373 r  d5_OBUF_inst/O
                         net (fo=0)                   0.000    11.373    d5
    W3                                                                r  d5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e
                            (input port)
  Destination:            d7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.259ns  (logic 5.317ns (47.223%)  route 5.942ns (52.777%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  e (IN)
                         net (fo=0)                   0.000     0.000    e
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  e_IBUF_inst/O
                         net (fo=8, routed)           2.868     4.327    e_IBUF
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.150     4.477 r  d7_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.074     7.551    d7_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.708    11.259 r  d7_OBUF_inst/O
                         net (fo=0)                   0.000    11.259    d7
    V13                                                               r  d7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e
                            (input port)
  Destination:            d6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.979ns  (logic 5.091ns (46.372%)  route 5.888ns (53.628%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  e (IN)
                         net (fo=0)                   0.000     0.000    e
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  e_IBUF_inst/O
                         net (fo=8, routed)           2.868     4.327    e_IBUF
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.451 r  d6_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.019     7.471    d6_OBUF
    V3                   OBUF (Prop_obuf_I_O)         3.508    10.979 r  d6_OBUF_inst/O
                         net (fo=0)                   0.000    10.979    d6
    V3                                                                r  d6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            d4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.881ns  (logic 5.089ns (46.768%)  route 5.792ns (53.232%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  b_IBUF_inst/O
                         net (fo=8, routed)           4.122     5.583    b_IBUF
    SLICE_X65Y31         LUT4 (Prop_lut4_I1_O)        0.124     5.707 r  d4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.670     7.378    d4_OBUF
    U3                   OBUF (Prop_obuf_I_O)         3.504    10.881 r  d4_OBUF_inst/O
                         net (fo=0)                   0.000    10.881    d4
    U3                                                                r  d4 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e
                            (input port)
  Destination:            d4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.482ns  (logic 1.477ns (42.411%)  route 2.005ns (57.589%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  e (IN)
                         net (fo=0)                   0.000     0.000    e
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  e_IBUF_inst/O
                         net (fo=8, routed)           1.681     1.908    e_IBUF
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.045     1.953 r  d4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.324     2.277    d4_OBUF
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.482 r  d4_OBUF_inst/O
                         net (fo=0)                   0.000     3.482    d4
    U3                                                                r  d4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            d6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.573ns  (logic 1.486ns (41.594%)  route 2.087ns (58.406%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  a_IBUF_inst/O
                         net (fo=8, routed)           1.072     1.304    a_IBUF
    SLICE_X38Y22         LUT4 (Prop_lut4_I2_O)        0.045     1.349 r  d6_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.014     2.364    d6_OBUF
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.573 r  d6_OBUF_inst/O
                         net (fo=0)                   0.000     3.573    d6
    V3                                                                r  d6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            d7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.659ns  (logic 1.549ns (42.331%)  route 2.110ns (57.669%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  a_IBUF_inst/O
                         net (fo=8, routed)           1.072     1.304    a_IBUF
    SLICE_X38Y22         LUT4 (Prop_lut4_I2_O)        0.046     1.350 r  d7_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.038     2.388    d7_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.271     3.659 r  d7_OBUF_inst/O
                         net (fo=0)                   0.000     3.659    d7
    V13                                                               r  d7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e
                            (input port)
  Destination:            d5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.676ns  (logic 1.569ns (42.685%)  route 2.107ns (57.315%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  e (IN)
                         net (fo=0)                   0.000     0.000    e
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  e_IBUF_inst/O
                         net (fo=8, routed)           1.681     1.908    e_IBUF
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.051     1.959 r  d5_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.426     2.385    d5_OBUF
    W3                   OBUF (Prop_obuf_I_O)         1.291     3.676 r  d5_OBUF_inst/O
                         net (fo=0)                   0.000     3.676    d5
    W3                                                                r  d5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            d1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.803ns  (logic 1.493ns (39.262%)  route 2.310ns (60.738%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  a_IBUF_inst/O
                         net (fo=8, routed)           1.679     1.911    a_IBUF
    SLICE_X65Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.956 r  d1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.631     2.587    d1_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.803 r  d1_OBUF_inst/O
                         net (fo=0)                   0.000     3.803    d1
    P1                                                                r  d1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            d2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.104ns  (logic 1.474ns (35.930%)  route 2.629ns (64.070%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  c (IN)
                         net (fo=0)                   0.000     0.000    c
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  c_IBUF_inst/O
                         net (fo=8, routed)           1.671     1.892    c_IBUF
    SLICE_X65Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.937 r  d2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.959     2.895    d2_OBUF
    N3                   OBUF (Prop_obuf_I_O)         1.208     4.104 r  d2_OBUF_inst/O
                         net (fo=0)                   0.000     4.104    d2
    N3                                                                r  d2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            d3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.243ns  (logic 1.556ns (36.672%)  route 2.687ns (63.328%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  c (IN)
                         net (fo=0)                   0.000     0.000    c
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  c_IBUF_inst/O
                         net (fo=8, routed)           1.671     1.892    c_IBUF
    SLICE_X65Y31         LUT4 (Prop_lut4_I2_O)        0.049     1.941 r  d3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.017     2.957    d3_OBUF
    P3                   OBUF (Prop_obuf_I_O)         1.286     4.243 r  d3_OBUF_inst/O
                         net (fo=0)                   0.000     4.243    d3
    P3                                                                r  d3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            d0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.433ns  (logic 1.564ns (35.282%)  route 2.869ns (64.718%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  a_IBUF_inst/O
                         net (fo=8, routed)           1.679     1.911    a_IBUF
    SLICE_X65Y31         LUT4 (Prop_lut4_I3_O)        0.048     1.959 r  d0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.190     3.149    d0_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.284     4.433 r  d0_OBUF_inst/O
                         net (fo=0)                   0.000     4.433    d0
    L1                                                                r  d0 (OUT)
  -------------------------------------------------------------------    -------------------





