

================================================================
== Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2'
================================================================
* Date:           Sat Nov 12 22:03:26 2022

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:53:37 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   393232|   393232|  3.932 ms|  3.932 ms|  393232|  393232|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_12_1_VITIS_LOOP_18_2  |   393230|   393230|        21|          6|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    171|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    752|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    257|    -|
|Register         |        -|    -|     854|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    5|    1202|   1308|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    2|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |mul_8s_8s_8_1_1_U3                     |mul_8s_8s_8_1_1                     |        0|   0|    0|   41|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|   5|  348|  752|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |                                      Module                                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_coefficients_table_U  |dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_cos_coefficients_table_ROM_AUTO_1R  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |sin_coefficients_table_U  |dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_sin_coefficients_table_ROM_AUTO_1R  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +--------------------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                                                                 |        2|  0|   0|    0|   512|   64|     2|        16384|
    +--------------------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln12_1_fu_240_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln12_fu_214_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln18_fu_297_p2       |         +|   0|  0|  14|           9|           1|
    |icmp_ln12_fu_208_p2      |      icmp|   0|  0|  13|          17|          18|
    |icmp_ln18_fu_226_p2      |      icmp|   0|  0|  11|           9|          10|
    |ifzero_fu_302_p2         |      icmp|   0|  0|  11|           9|          10|
    |select_ln12_1_fu_316_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln12_2_fu_326_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln12_3_fu_246_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln12_fu_232_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 171|          75|          55|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |add15_fu_66                       |   9|          2|   32|         64|
    |add3324_fu_62                     |   9|          2|   32|         64|
    |ap_NS_fsm                         |  37|          7|    1|          7|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_add15_load       |   9|          2|   32|         64|
    |ap_sig_allocacmp_add3324_load     |   9|          2|   32|         64|
    |grp_fu_160_opcode                 |  14|          3|    2|          6|
    |grp_fu_160_p0                     |  25|          5|   32|        160|
    |grp_fu_160_p1                     |  25|          5|   32|        160|
    |grp_fu_164_p0                     |  25|          5|   32|        160|
    |grp_fu_164_p1                     |  14|          3|   32|         96|
    |i_fu_74                           |   9|          2|    9|         18|
    |indvar_flatten_fu_78              |   9|          2|   17|         34|
    |j_fu_70                           |   9|          2|    9|         18|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 257|         54|  300|        927|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add15_fu_66                       |  32|   0|   32|          0|
    |add3324_fu_62                     |  32|   0|   32|          0|
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |bitcast_ln25_1_reg_452            |  32|   0|   32|          0|
    |bitcast_ln25_reg_447              |  32|   0|   32|          0|
    |c_reg_437                         |  32|   0|   32|          0|
    |i_fu_74                           |   9|   0|    9|          0|
    |icmp_ln12_reg_382                 |   1|   0|    1|          0|
    |icmp_ln18_reg_386                 |   1|   0|    1|          0|
    |ifzero_reg_457                    |   1|   0|    1|          0|
    |imag_sample_load_reg_432          |  32|   0|   32|          0|
    |indvar_flatten_fu_78              |  17|   0|   17|          0|
    |j_fu_70                           |   9|   0|    9|          0|
    |mul1_reg_466                      |  32|   0|   32|          0|
    |mul2_reg_471                      |  32|   0|   32|          0|
    |mul3_reg_476                      |  32|   0|   32|          0|
    |mul_ln22_reg_402                  |   8|   0|    8|          0|
    |mul_reg_461                       |  32|   0|   32|          0|
    |real_sample_load_reg_427          |  32|   0|   32|          0|
    |reg_168                           |  32|   0|   32|          0|
    |reg_174                           |  32|   0|   32|          0|
    |s_reg_442                         |  32|   0|   32|          0|
    |select_ln12_1_reg_481             |  32|   0|   32|          0|
    |select_ln12_2_reg_486             |  32|   0|   32|          0|
    |select_ln12_3_reg_397             |   9|   0|    9|          0|
    |select_ln12_reg_392               |   9|   0|    9|          0|
    |zext_ln12_reg_491                 |   9|   0|   64|         55|
    |icmp_ln12_reg_382                 |  64|  32|    1|          0|
    |icmp_ln18_reg_386                 |  64|  32|    1|          0|
    |ifzero_reg_457                    |  64|  32|    1|          0|
    |select_ln12_3_reg_397             |  64|  32|    9|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 854| 128|  665|         55|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2|  return value|
|real_sample_address0  |  out|    8|   ap_memory|                                   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|                                   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|                                   real_sample|         array|
|imag_sample_address0  |  out|    8|   ap_memory|                                   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|                                   imag_sample|         array|
|imag_sample_q0        |   in|   32|   ap_memory|                                   imag_sample|         array|
|temp_real_address0    |  out|    8|   ap_memory|                                     temp_real|         array|
|temp_real_ce0         |  out|    1|   ap_memory|                                     temp_real|         array|
|temp_real_we0         |  out|    1|   ap_memory|                                     temp_real|         array|
|temp_real_d0          |  out|   32|   ap_memory|                                     temp_real|         array|
|temp_imag_address0    |  out|    8|   ap_memory|                                     temp_imag|         array|
|temp_imag_ce0         |  out|    1|   ap_memory|                                     temp_imag|         array|
|temp_imag_we0         |  out|    1|   ap_memory|                                     temp_imag|         array|
|temp_imag_d0          |  out|   32|   ap_memory|                                     temp_imag|         array|
+----------------------+-----+-----+------------+----------------------------------------------+--------------+

