mem 1 + 1 store
debug
mem 1 + load
debug