#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Sep  4 18:00:19 2022
# Process ID: 45262
# Current directory: /home/trevor/Documents/xilinx/basys3_pong2/vivado
# Command line: vivado
# Log file: /home/trevor/Documents/xilinx/basys3_pong2/vivado/vivado.log
# Journal file: /home/trevor/Documents/xilinx/basys3_pong2/vivado/vivado.jou
# Running On: ubuntu-dev2, OS: Linux, CPU Frequency: 3193.980 MHz, CPU Physical cores: 4, Host memory: 16778 MB
#-----------------------------------------------------------
start_gui
create_project project_1 /home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1 -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
set_property  ip_repo_paths  /home/trevor/Documents/xilinx/basys3_pong2/wrk [current_project]
update_ip_catalog
open_bd_design {/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild
update_ip_catalog -rebuild
update_ip_catalog -rebuild -repo_path /home/trevor/Documents/xilinx/basys3_pong2/wrk
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/trevor/Documents/xilinx/basys3_pong2/wrk [current_project]
update_ip_catalog
open_bd_design {/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -add_ip /home/trevor/Documents/xilinx/basys3_pong2/wrk/hud1.zip -repo_path /home/trevor/Documents/xilinx/basys3_pong2/wrk
create_ip -name extractEFrames_accel -vendor trevor -library test1 -version 1.0 -module_name extractEFrames_accel_0
generate_target {instantiation_template} [get_files /home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.srcs/sources_1/ip/extractEFrames_accel_0/extractEFrames_accel_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.srcs/sources_1/ip/extractEFrames_accel_0/extractEFrames_accel_0.xci]
catch { config_ip_cache -export [get_ips -all extractEFrames_accel_0] }
export_ip_user_files -of_objects [get_files /home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.srcs/sources_1/ip/extractEFrames_accel_0/extractEFrames_accel_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.srcs/sources_1/ip/extractEFrames_accel_0/extractEFrames_accel_0.xci]
launch_runs extractEFrames_accel_0_synth_1 -jobs 4
wait_on_run extractEFrames_accel_0_synth_1
export_simulation -of_objects [get_files /home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.srcs/sources_1/ip/extractEFrames_accel_0/extractEFrames_accel_0.xci] -directory /home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/trevor/Documents/xilinx/basys3_pong2/vivado/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
startgroup
create_bd_cell -type ip -vlnv trevor:test1:extractEFrames_accel:1.0 extractEFrames_accel_0
endgroup
save_bd_design
