Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4518ca74077640aeae3a21ca2af87405 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] lfsr remains a black-box since it has no binding entity [C:/Users/Wout/Documents/School/3digitaleElektronica/opdracht4_2/opdracht4_2.srcs/sources_1/new/top.vhd:115]
ERROR: [VRFC 10-2666] formal port sw has no actual or default value [C:/Users/Wout/Documents/School/3digitaleElektronica/opdracht4_2/opdracht4_2.srcs/sources_1/new/top.vhd:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
