{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696959415158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696959415158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 14:36:55 2023 " "Processing started: Tue Oct 10 14:36:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696959415158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696959415158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tricolor -c tricolor " "Command: quartus_map --read_settings_files=on --write_settings_files=off tricolor -c tricolor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696959415158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696959415547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696959415548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tricolor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tricolor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tricolor " "Found entity 1: tricolor" {  } { { "tricolor.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696959422978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696959422978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tricolor " "Elaborating entity \"tricolor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696959423133 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/display/aula04.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/display/aula04.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula04 " "Found entity 1: aula04" {  } { { "aula04.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/display/aula04.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696959423175 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696959423175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula04 aula04:inst9 " "Elaborating entity \"aula04\" for hierarchy \"aula04:inst9\"" {  } { { "tricolor.bdf" "inst9" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 120 1400 1528 280 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959423175 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/registrador/dependencies/registrador.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/registrador/dependencies/registrador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/registrador/dependencies/registrador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696959423190 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696959423190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:inst3 " "Elaborating entity \"registrador\" for hierarchy \"registrador:inst3\"" {  } { { "tricolor.bdf" "inst3" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 312 744 840 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959423191 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/registrador/dependencies/mux2x1.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/registrador/dependencies/mux2x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2x1 " "Found entity 1: MUX2x1" {  } { { "mux2x1.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/registrador/dependencies/mux2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696959423204 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696959423204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2x1 registrador:inst3\|MUX2x1:inst5 " "Elaborating entity \"MUX2x1\" for hierarchy \"registrador:inst3\|MUX2x1:inst5\"" {  } { { "registrador.bdf" "inst5" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/registrador/dependencies/registrador.bdf" { { 192 232 328 288 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959423205 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/ula/dependencies/ula.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/ula/dependencies/ula.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696959423219 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696959423219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:inst5 " "Elaborating entity \"ula\" for hierarchy \"ula:inst5\"" {  } { { "tricolor.bdf" "inst5" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 152 808 976 280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959423220 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/unidadecontrole/dependencies/muxbarula.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/unidadecontrole/dependencies/muxbarula.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 muxbarula " "Found entity 1: muxbarula" {  } { { "muxbarula.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/unidadecontrole/dependencies/muxbarula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696959423233 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696959423233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxbarula ula:inst5\|muxbarula:inst " "Elaborating entity \"muxbarula\" for hierarchy \"ula:inst5\|muxbarula:inst\"" {  } { { "ula.bdf" "inst" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/ula.bdf" { { 280 1344 1480 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959423234 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/ula/dependencies/aula06.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/ula/dependencies/aula06.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula06 " "Found entity 1: aula06" {  } { { "aula06.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula06.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696959423247 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696959423247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula06 ula:inst5\|aula06:inst100 " "Elaborating entity \"aula06\" for hierarchy \"ula:inst5\|aula06:inst100\"" {  } { { "ula.bdf" "inst100" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/ula.bdf" { { 64 872 992 256 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959423248 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/ula/dependencies/aula05.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/ula/dependencies/aula05.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula05 " "Found entity 1: aula05" {  } { { "aula05.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula05.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696959423260 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696959423260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula05 ula:inst5\|aula06:inst100\|aula05:inst6 " "Elaborating entity \"aula05\" for hierarchy \"ula:inst5\|aula06:inst100\|aula05:inst6\"" {  } { { "aula06.bdf" "inst6" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula06.bdf" { { 528 640 736 624 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959423261 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/ula/dependencies/aula10.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/ula/dependencies/aula10.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula10 " "Found entity 1: aula10" {  } { { "aula10.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696959423276 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696959423276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula10 ula:inst5\|aula10:inst3 " "Elaborating entity \"aula10\" for hierarchy \"ula:inst5\|aula10:inst3\"" {  } { { "ula.bdf" "inst3" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/ula.bdf" { { 496 872 1000 688 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959423278 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/ula/dependencies/aula08.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/ula/dependencies/aula08.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula08 " "Found entity 1: aula08" {  } { { "aula08.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula08.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696959423301 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696959423301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula08 ula:inst5\|aula08:inst2 " "Elaborating entity \"aula08\" for hierarchy \"ula:inst5\|aula08:inst2\"" {  } { { "ula.bdf" "inst2" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/ula.bdf" { { 280 872 1008 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959423302 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/ula/dependencies/aula07.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/ula/dependencies/aula07.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula07 " "Found entity 1: aula07" {  } { { "aula07.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula07.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696959423315 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696959423315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula07 ula:inst5\|aula08:inst2\|aula07:inst5 " "Elaborating entity \"aula07\" for hierarchy \"ula:inst5\|aula08:inst2\|aula07:inst5\"" {  } { { "aula08.bdf" "inst5" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula08.bdf" { { 520 616 784 616 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959423317 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/ula/dependencies/aula11.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/ula/dependencies/aula11.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula11 " "Found entity 1: aula11" {  } { { "aula11.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula11.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696959423332 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696959423332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula11 ula:inst5\|aula11:inst4 " "Elaborating entity \"aula11\" for hierarchy \"ula:inst5\|aula11:inst4\"" {  } { { "ula.bdf" "inst4" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/ula.bdf" { { 704 888 984 896 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959423333 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/ula/dependencies/mux2.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/ula/dependencies/mux2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/mux2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696959423347 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696959423347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 ula:inst5\|aula11:inst4\|mux2:inst29 " "Elaborating entity \"mux2\" for hierarchy \"ula:inst5\|aula11:inst4\|mux2:inst29\"" {  } { { "aula11.bdf" "inst29" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula11.bdf" { { 1024 504 616 1120 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959423348 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/unidadecontrole/dependencies/unidadecontrole.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/unidadecontrole/dependencies/unidadecontrole.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "unidadecontrole.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/unidadecontrole/dependencies/unidadecontrole.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696959423378 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696959423378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:inst2 " "Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:inst2\"" {  } { { "tricolor.bdf" "inst2" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 144 416 632 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959423379 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/unidadecontrole/dependencies/extract.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/unidadecontrole/dependencies/extract.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 extract " "Found entity 1: extract" {  } { { "extract.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/unidadecontrole/dependencies/extract.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696959423392 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696959423392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extract UnidadeControle:inst2\|extract:inst " "Elaborating entity \"extract\" for hierarchy \"UnidadeControle:inst2\|extract:inst\"" {  } { { "unidadecontrole.bdf" "inst" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/unidadecontrole/dependencies/unidadecontrole.bdf" { { 8 272 488 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959423393 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/rom/dependencies/rom2.v 1 1 " "Using design file /users/14559479/documents/github/processador/rom/dependencies/rom2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rom2 " "Found entity 1: rom2" {  } { { "rom2.v" "" { Text "C:/Users/14559479/Documents/GitHub/Processador/rom/dependencies/rom2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696959423410 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696959423410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom2 rom2:inst16 " "Elaborating entity \"rom2\" for hierarchy \"rom2:inst16\"" {  } { { "tricolor.bdf" "inst16" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 624 840 120 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959423411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom2:inst16\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom2:inst16\|altsyncram:altsyncram_component\"" {  } { { "rom2.v" "altsyncram_component" { Text "C:/Users/14559479/Documents/GitHub/Processador/rom/dependencies/rom2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959423452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom2:inst16\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom2:inst16\|altsyncram:altsyncram_component\"" {  } { { "rom2.v" "" { Text "C:/Users/14559479/Documents/GitHub/Processador/rom/dependencies/rom2.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959423453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom2:inst16\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom2:inst16\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696959423453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696959423453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696959423453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../ROM/Mem02.mif " "Parameter \"init_file\" = \"../../ROM/Mem02.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696959423453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696959423453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696959423453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696959423453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696959423453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696959423453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696959423453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696959423453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696959423453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696959423453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696959423453 ""}  } { { "rom2.v" "" { Text "C:/Users/14559479/Documents/GitHub/Processador/rom/dependencies/rom2.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696959423453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8kg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8kg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8kg1 " "Found entity 1: altsyncram_8kg1" {  } { { "db/altsyncram_8kg1.tdf" "" { Text "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/db/altsyncram_8kg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696959423498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696959423498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8kg1 rom2:inst16\|altsyncram:altsyncram_component\|altsyncram_8kg1:auto_generated " "Elaborating entity \"altsyncram_8kg1\" for hierarchy \"rom2:inst16\|altsyncram:altsyncram_component\|altsyncram_8kg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959423498 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/debouncer/debouncer.v 1 1 " "Using design file /users/14559479/documents/github/processador/debouncer/debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/14559479/Documents/GitHub/Processador/debouncer/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696959423515 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696959423515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst15 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst15\"" {  } { { "tricolor.bdf" "inst15" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -192 200 392 -80 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959423515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/14559479/Documents/GitHub/Processador/debouncer/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696959423516 "|tricolor|debouncer:inst15"}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/contador/dependencies/contador.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/contador/dependencies/contador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "contador.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/contador/dependencies/contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696959423528 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696959423528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:inst1 " "Elaborating entity \"Contador\" for hierarchy \"Contador:inst1\"" {  } { { "tricolor.bdf" "inst1" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 248 384 120 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959423529 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/contador/dependencies/jump.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/contador/dependencies/jump.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Jump " "Found entity 1: Jump" {  } { { "jump.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/contador/dependencies/jump.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696959423541 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696959423541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jump Contador:inst1\|Jump:inst14 " "Elaborating entity \"Jump\" for hierarchy \"Contador:inst1\|Jump:inst14\"" {  } { { "contador.bdf" "inst14" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/contador/dependencies/contador.bdf" { { 72 440 536 184 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959423542 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"UnidadeControle:inst2\|muxbarula:inst2\|o\[3\]\" " "Converted tri-state node \"UnidadeControle:inst2\|muxbarula:inst2\|o\[3\]\" into a selector" {  } { { "aula05.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula05.bdf" { { 112 440 504 160 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696959423799 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"UnidadeControle:inst2\|muxbarula:inst2\|o\[2\]\" " "Converted tri-state node \"UnidadeControle:inst2\|muxbarula:inst2\|o\[2\]\" into a selector" {  } { { "aula05.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula05.bdf" { { 112 440 504 160 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696959423799 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"UnidadeControle:inst2\|muxbarula:inst2\|o\[1\]\" " "Converted tri-state node \"UnidadeControle:inst2\|muxbarula:inst2\|o\[1\]\" into a selector" {  } { { "aula05.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula05.bdf" { { 112 440 504 160 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696959423799 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"UnidadeControle:inst2\|muxbarula:inst2\|o\[0\]\" " "Converted tri-state node \"UnidadeControle:inst2\|muxbarula:inst2\|o\[0\]\" into a selector" {  } { { "aula05.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula05.bdf" { { 112 440 504 160 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696959423799 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ula:inst5\|muxbarula:inst\|o\[3\]\" " "Converted tri-state node \"ula:inst5\|muxbarula:inst\|o\[3\]\" into a selector" {  } { { "mux2x1.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/registrador/dependencies/mux2x1.bdf" { { 280 544 608 328 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696959423799 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ula:inst5\|muxbarula:inst\|o\[2\]\" " "Converted tri-state node \"ula:inst5\|muxbarula:inst\|o\[2\]\" into a selector" {  } { { "mux2x1.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/registrador/dependencies/mux2x1.bdf" { { 280 544 608 328 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696959423799 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ula:inst5\|muxbarula:inst\|o\[1\]\" " "Converted tri-state node \"ula:inst5\|muxbarula:inst\|o\[1\]\" into a selector" {  } { { "mux2x1.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/registrador/dependencies/mux2x1.bdf" { { 280 544 608 328 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696959423799 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ula:inst5\|muxbarula:inst\|o\[0\]\" " "Converted tri-state node \"ula:inst5\|muxbarula:inst\|o\[0\]\" into a selector" {  } { { "mux2x1.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/registrador/dependencies/mux2x1.bdf" { { 280 544 608 328 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696959423799 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1696959423799 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst1\|inst5 Contador:inst1\|inst5~_emulated Contador:inst1\|inst5~1 " "Register \"Contador:inst1\|inst5\" is converted into an equivalent circuit using register \"Contador:inst1\|inst5~_emulated\" and latch \"Contador:inst1\|inst5~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/contador/dependencies/contador.bdf" { { 368 808 872 448 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1696959423973 "|tricolor|Contador:inst1|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst1\|inst3 Contador:inst1\|inst3~_emulated Contador:inst1\|inst3~1 " "Register \"Contador:inst1\|inst3\" is converted into an equivalent circuit using register \"Contador:inst1\|inst3~_emulated\" and latch \"Contador:inst1\|inst3~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/contador/dependencies/contador.bdf" { { 376 640 704 456 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1696959423973 "|tricolor|Contador:inst1|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst1\|inst1 Contador:inst1\|inst1~_emulated Contador:inst1\|inst1~1 " "Register \"Contador:inst1\|inst1\" is converted into an equivalent circuit using register \"Contador:inst1\|inst1~_emulated\" and latch \"Contador:inst1\|inst1~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/contador/dependencies/contador.bdf" { { 384 472 536 464 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1696959423973 "|tricolor|Contador:inst1|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst1\|inst3183278 Contador:inst1\|inst3183278~_emulated Contador:inst1\|inst3183278~1 " "Register \"Contador:inst1\|inst3183278\" is converted into an equivalent circuit using register \"Contador:inst1\|inst3183278~_emulated\" and latch \"Contador:inst1\|inst3183278~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/contador/dependencies/contador.bdf" { { 384 360 424 464 "inst3183278" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1696959423973 "|tricolor|Contador:inst1|inst3183278"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1696959423973 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696959424089 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696959424381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696959424381 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696959424440 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696959424440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Implemented 123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696959424440 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1696959424440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696959424440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696959424454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 10 14:37:04 2023 " "Processing ended: Tue Oct 10 14:37:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696959424454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696959424454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696959424454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696959424454 ""}
