Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto d81afc4688c94356aafa0c927639d527 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_5 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_26 -L axi_sg_v4_1_13 -L axi_dma_v7_1_25 -L xlconstant_v1_1_7 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L axi_vip_v1_1_10 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_6 -L processing_system7_vip_v1_0_12 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_wrapper_behav xil_defaultlib.test_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2021.1.1_0728_1534/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_12_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5546]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5564]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2021.1.1_0728_1534/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_12_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2021.1.1_0728_1534/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_12_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2021.1.1_0728_1534/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_12_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10256]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2021.1.1_0728_1534/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_12_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2021.1.1_0728_1534/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_12_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2021.1.1_0728_1534/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_12_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2021.1.1_0728_1534/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_12_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2021.1.1_0728_1534/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_12_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2021.1.1_0728_1534/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_12_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7157]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7176]
WARNING: [VRFC 10-5021] port 's2mm_prmry_reset_out_n' is not connected on this instance [C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/sim/test.v:235]
WARNING: [VRFC 10-5021] port 'mm2s_prmry_reset_out_n' is not connected on this instance [C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/sim/test.v:276]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/sim/test.v:640]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/sim/bd_0eb6.v:486]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_1_0/bd_0/sim/bd_809f.v:402]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/sim/bd_806f.v:1347]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_processing_system7_0_0/sim/test_processing_system7_0_0.v:365]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3809]
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_dma_v7_1_25.axi_dma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling architecture implementation of entity axi_dma_v7_1_25.axi_dma_smple_sm [\axi_dma_smple_sm(c_sg_length_wi...]
Compiling architecture implementation of entity axi_dma_v7_1_25.axi_dma_s2mm_cmdsts_if [\axi_dma_s2mm_cmdsts_if(c_dm_sta...]
Compiling architecture implementation of entity axi_dma_v7_1_25.axi_dma_s2mm_sts_mngr [axi_dma_s2mm_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_25.axi_dma_s2mm_mngr [\axi_dma_s2mm_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_25.axi_dma_sofeof_gen [axi_dma_sofeof_gen_default]
Compiling architecture implementation of entity axi_dma_v7_1_25.axi_dma_reset [\axi_dma_reset(c_include_sg=0,c_...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture implementation of entity axi_dma_v7_1_25.axi_dma_rst_module [\axi_dma_rst_module(c_include_mm...]
Compiling architecture implementation of entity axi_dma_v7_1_25.axi_dma_lite_if [\axi_dma_lite_if(c_num_ce=23,c_s...]
Compiling architecture implementation of entity axi_dma_v7_1_25.axi_dma_register_s2mm [\axi_dma_register_s2mm(c_num_reg...]
Compiling architecture implementation of entity axi_dma_v7_1_25.axi_dma_reg_module [\axi_dma_reg_module(c_include_mm...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_mm2s_omit_wrap [\axi_datamover_mm2s_omit_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_mssai_skid_buf [\axi_datamover_mssai_skid_buf(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_26.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=6,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=6,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_26.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=6,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=37,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=37,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_26.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=37,...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_26.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_26.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_26.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=35,...]
Compiling architecture imp of entity axi_datamover_v5_1_26.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=33,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=33,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_26.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=33,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_26.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_26.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_26.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover [\axi_datamover(c_include_mm2s=0,...]
Compiling architecture implementation of entity axi_dma_v7_1_25.axi_dma [\axi_dma(c_include_sg=0,c_sg_inc...]
Compiling architecture test_axi_dma_from_pl_to_ps_0_arch of entity xil_defaultlib.test_axi_dma_from_pl_to_ps_0 [test_axi_dma_from_pl_to_ps_0_def...]
Compiling architecture implementation of entity axi_dma_v7_1_25.axi_dma_mm2s_cmdsts_if [\axi_dma_mm2s_cmdsts_if(c_extra=...]
Compiling architecture implementation of entity axi_dma_v7_1_25.axi_dma_mm2s_sts_mngr [axi_dma_mm2s_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_25.axi_dma_mm2s_mngr [\axi_dma_mm2s_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_25.axi_dma_rst_module [\axi_dma_rst_module(c_include_s2...]
Compiling architecture implementation of entity axi_dma_v7_1_25.axi_dma_register [\axi_dma_register(c_num_register...]
Compiling architecture implementation of entity axi_dma_v7_1_25.axi_dma_reg_module [\axi_dma_reg_module(c_include_s2...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_26.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_26.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture imp of entity axi_datamover_v5_1_26.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_26.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover_s2mm_omit_wrap [\axi_datamover_s2mm_omit_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_26.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_dma_v7_1_25.axi_dma [\axi_dma(c_include_sg=0,c_sg_inc...]
Compiling architecture test_axi_dma_from_ps_to_pl_0_arch of entity xil_defaultlib.test_axi_dma_from_ps_to_pl_0 [test_axi_dma_from_ps_to_pl_0_def...]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.bd_0eb6_one_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_0eb6_psr_aclk_0_arch of entity xil_defaultlib.bd_0eb6_psr_aclk_0 [bd_0eb6_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_3VFIY4
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_0eb6_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1W2RED3
Compiling module xil_defaultlib.bd_0eb6_m00s2a_0
Compiling module xil_defaultlib.bd_0eb6_s00a2s_0
Compiling module xil_defaultlib.bd_0eb6_s00mmu_0
Compiling module xil_defaultlib.bd_0eb6_s00sic_0
Compiling module xil_defaultlib.bd_0eb6_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_WV6LX0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=50...
Compiling module xil_defaultlib.bd_0eb6_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=76...
Compiling module xil_defaultlib.bd_0eb6_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=33...
Compiling module xil_defaultlib.bd_0eb6_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_ROSXV2
Compiling module xil_defaultlib.bd_0eb6
Compiling module xil_defaultlib.test_axi_smc_0
Compiling module xil_defaultlib.bd_809f_one_0
Compiling architecture bd_809f_psr_aclk_0_arch of entity xil_defaultlib.bd_809f_psr_aclk_0 [bd_809f_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_13Z3E5V
Compiling module xil_defaultlib.bd_809f_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_T27MAW
Compiling module xil_defaultlib.bd_809f_m00s2a_0
Compiling module xil_defaultlib.bd_809f_s00a2s_0
Compiling module xil_defaultlib.bd_809f_s00mmu_0
Compiling module xil_defaultlib.bd_809f_s00sic_0
Compiling module xil_defaultlib.bd_809f_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1TD5D4B
Compiling module xil_defaultlib.bd_809f_sarn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xil_defaultlib.bd_809f_srn_0
Compiling module xil_defaultlib.s00_nodes_imp_1YIXE41
Compiling module xil_defaultlib.bd_809f
Compiling module xil_defaultlib.test_axi_smc_1_0
Compiling module xil_defaultlib.bd_806f_one_0
Compiling architecture bd_806f_psr_aclk_0_arch of entity xil_defaultlib.bd_806f_psr_aclk_0 [bd_806f_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_6J55FG
Compiling module xil_defaultlib.bd_806f_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1UCRG4N
Compiling module xil_defaultlib.bd_806f_m00arn_0
Compiling module xil_defaultlib.bd_806f_m00awn_0
Compiling module xil_defaultlib.bd_806f_m00bn_0
Compiling module xil_defaultlib.bd_806f_m00rn_0
Compiling module xil_defaultlib.bd_806f_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1H0H8WB
Compiling module xil_defaultlib.bd_806f_m00s2a_0
Compiling module xil_defaultlib.bd_806f_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1WTPVVR
Compiling module xil_defaultlib.bd_806f_m01arn_0
Compiling module xil_defaultlib.bd_806f_m01awn_0
Compiling module xil_defaultlib.bd_806f_m01bn_0
Compiling module xil_defaultlib.bd_806f_m01rn_0
Compiling module xil_defaultlib.bd_806f_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_9GUXQ5
Compiling module xil_defaultlib.bd_806f_m01s2a_0
Compiling module xil_defaultlib.bd_806f_s00a2s_0
Compiling module xil_defaultlib.bd_806f_s00mmu_0
Compiling module xil_defaultlib.bd_806f_s00sic_0
Compiling module xil_defaultlib.bd_806f_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_TZA1R8
Compiling module xil_defaultlib.bd_806f_sarn_0
Compiling module xil_defaultlib.bd_806f_sawn_0
Compiling module xil_defaultlib.bd_806f_sbn_0
Compiling module xil_defaultlib.bd_806f_srn_0
Compiling module xil_defaultlib.bd_806f_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_XRQG72
Compiling module xil_defaultlib.bd_806f_arinsw_0
Compiling module xil_defaultlib.bd_806f_aroutsw_0
Compiling module xil_defaultlib.bd_806f_awinsw_0
Compiling module xil_defaultlib.bd_806f_awoutsw_0
Compiling module xil_defaultlib.bd_806f_binsw_0
Compiling module xil_defaultlib.bd_806f_boutsw_0
Compiling module xil_defaultlib.bd_806f_arni_0
Compiling module xil_defaultlib.bd_806f_awni_0
Compiling module xil_defaultlib.bd_806f_bni_0
Compiling module xil_defaultlib.bd_806f_rni_0
Compiling module xil_defaultlib.bd_806f_wni_0
Compiling module xil_defaultlib.i_nodes_imp_1NHIS7M
Compiling module xil_defaultlib.bd_806f_rinsw_0
Compiling module xil_defaultlib.bd_806f_routsw_0
Compiling module xil_defaultlib.bd_806f_winsw_0
Compiling module xil_defaultlib.bd_806f_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_52E3CA
Compiling module xil_defaultlib.bd_806f
Compiling module xil_defaultlib.test_axi_smc_2_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_6.axis_data_fifo_v2_0_6_top(C_FAMI...
Compiling module xil_defaultlib.test_axis_data_fifo_0
Compiling module xil_defaultlib.test_axis_data_fifo_0_0
Compiling module xil_defaultlib.conv2D
Compiling module xil_defaultlib.test_conv2D_0_0
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_g...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_g...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_f...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_s...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_i...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_s...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_d...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_o...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_o...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_r...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_r...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_PROTOC...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_PROTOC...
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_PROTOC...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_i...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_PROTOC...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12(C...
Compiling module xil_defaultlib.test_processing_system7_0_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture test_rst_ps7_0_50m_0_arch of entity xil_defaultlib.test_rst_ps7_0_50M_0 [test_rst_ps7_0_50m_0_default]
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.test_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_wrapper_behav
