--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraint_switch.ucf -ucf constraint_rgbLed.ucf -ucf constraint_pushbtn.ucf
-ucf constraint_led.ucf -ucf constraints.ucf -ucf constraint_clk.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clkgen/DCM_SP_INST/CLKIN
  Logical resource: clkgen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkgen/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clkgen/DCM_SP_INST/CLKIN
  Logical resource: clkgen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkgen/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: clkgen/DCM_SP_INST/CLKIN
  Logical resource: clkgen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkgen/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen/CLKFX_BUF" derived from  NET 
"clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  multiplied by 1.56 to 62.500 nS 
and duty cycle corrected to HIGH 31.250 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 175 paths analyzed, 54 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.516ns.
--------------------------------------------------------------------------------

Paths for end point sender/curr_state_FSM_FFd2 (SLICE_X10Y12.G2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     57.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/curr_state_FSM_FFd4 (FF)
  Destination:          sender/curr_state_FSM_FFd2 (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.483ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.211 - 0.244)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/curr_state_FSM_FFd4 to sender/curr_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.XQ      Tcko                  0.631   sender/curr_state_FSM_FFd4
                                                       sender/curr_state_FSM_FFd4
    SLICE_X11Y14.G2      net (fanout=15)       1.303   sender/curr_state_FSM_FFd4
    SLICE_X11Y14.Y       Tilo                  0.648   sender/curr_state_FSM_FFd2-In15
                                                       sender/curr_state_FSM_FFd2-In6
    SLICE_X11Y14.F3      net (fanout=1)        0.043   sender/curr_state_FSM_FFd2-In6/O
    SLICE_X11Y14.X       Tilo                  0.643   sender/curr_state_FSM_FFd2-In15
                                                       sender/curr_state_FSM_FFd2-In15
    SLICE_X10Y12.G2      net (fanout=1)        0.398   sender/curr_state_FSM_FFd2-In15
    SLICE_X10Y12.CLK     Tgck                  0.817   sender/curr_state_FSM_FFd2
                                                       sender/curr_state_FSM_FFd2-In26
                                                       sender/curr_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.483ns (2.739ns logic, 1.744ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/ps2_clk_sig_q (FF)
  Destination:          sender/curr_state_FSM_FFd2 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.846ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.006 - 0.004)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/ps2_clk_sig_q to sender/curr_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.YQ      Tcko                  0.676   sender/ps2_clk_sig_q
                                                       sender/ps2_clk_sig_q
    SLICE_X11Y14.G1      net (fanout=5)        0.621   sender/ps2_clk_sig_q
    SLICE_X11Y14.Y       Tilo                  0.648   sender/curr_state_FSM_FFd2-In15
                                                       sender/curr_state_FSM_FFd2-In6
    SLICE_X11Y14.F3      net (fanout=1)        0.043   sender/curr_state_FSM_FFd2-In6/O
    SLICE_X11Y14.X       Tilo                  0.643   sender/curr_state_FSM_FFd2-In15
                                                       sender/curr_state_FSM_FFd2-In15
    SLICE_X10Y12.G2      net (fanout=1)        0.398   sender/curr_state_FSM_FFd2-In15
    SLICE_X10Y12.CLK     Tgck                  0.817   sender/curr_state_FSM_FFd2
                                                       sender/curr_state_FSM_FFd2-In26
                                                       sender/curr_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.846ns (2.784ns logic, 1.062ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/curr_state_FSM_FFd3 (FF)
  Destination:          sender/curr_state_FSM_FFd2 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.827ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.006 - 0.004)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/curr_state_FSM_FFd3 to sender/curr_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.YQ      Tcko                  0.580   sender/curr_state_FSM_FFd3
                                                       sender/curr_state_FSM_FFd3
    SLICE_X11Y14.F1      net (fanout=13)       1.389   sender/curr_state_FSM_FFd3
    SLICE_X11Y14.X       Tilo                  0.643   sender/curr_state_FSM_FFd2-In15
                                                       sender/curr_state_FSM_FFd2-In15
    SLICE_X10Y12.G2      net (fanout=1)        0.398   sender/curr_state_FSM_FFd2-In15
    SLICE_X10Y12.CLK     Tgck                  0.817   sender/curr_state_FSM_FFd2
                                                       sender/curr_state_FSM_FFd2-In26
                                                       sender/curr_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.827ns (2.040ns logic, 1.787ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point sender/curr_state_FSM_FFd2 (SLICE_X10Y12.G4), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     58.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/ps2_clk_sig_q (FF)
  Destination:          sender/curr_state_FSM_FFd2 (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.445ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.006 - 0.004)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/ps2_clk_sig_q to sender/curr_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.YQ      Tcko                  0.676   sender/ps2_clk_sig_q
                                                       sender/ps2_clk_sig_q
    SLICE_X10Y16.F2      net (fanout=5)        0.544   sender/ps2_clk_sig_q
    SLICE_X10Y16.X       Tilo                  0.692   N31
                                                       sender/curr_state_FSM_FFd4-In31
    SLICE_X11Y17.F3      net (fanout=3)        0.697   N31
    SLICE_X11Y17.X       Tilo                  0.643   sender/curr_state_FSM_FFd2-In25
                                                       sender/curr_state_FSM_FFd2-In25
    SLICE_X10Y12.G4      net (fanout=1)        0.376   sender/curr_state_FSM_FFd2-In25
    SLICE_X10Y12.CLK     Tgck                  0.817   sender/curr_state_FSM_FFd2
                                                       sender/curr_state_FSM_FFd2-In26
                                                       sender/curr_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.445ns (2.828ns logic, 1.617ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/clk_counter_10 (FF)
  Destination:          sender/curr_state_FSM_FFd2 (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.379ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.211 - 0.251)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/clk_counter_10 to sender/curr_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.XQ      Tcko                  0.591   sender/clk_counter<10>
                                                       sender/clk_counter_10
    SLICE_X10Y16.F1      net (fanout=6)        0.563   sender/clk_counter<10>
    SLICE_X10Y16.X       Tilo                  0.692   N31
                                                       sender/curr_state_FSM_FFd4-In31
    SLICE_X11Y17.F3      net (fanout=3)        0.697   N31
    SLICE_X11Y17.X       Tilo                  0.643   sender/curr_state_FSM_FFd2-In25
                                                       sender/curr_state_FSM_FFd2-In25
    SLICE_X10Y12.G4      net (fanout=1)        0.376   sender/curr_state_FSM_FFd2-In25
    SLICE_X10Y12.CLK     Tgck                  0.817   sender/curr_state_FSM_FFd2
                                                       sender/curr_state_FSM_FFd2-In26
                                                       sender/curr_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (2.743ns logic, 1.636ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/curr_state_FSM_FFd2 (FF)
  Destination:          sender/curr_state_FSM_FFd2 (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.370ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/curr_state_FSM_FFd2 to sender/curr_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.YQ      Tcko                  0.676   sender/curr_state_FSM_FFd2
                                                       sender/curr_state_FSM_FFd2
    SLICE_X11Y17.G2      net (fanout=12)       1.124   sender/curr_state_FSM_FFd2
    SLICE_X11Y17.Y       Tilo                  0.648   sender/curr_state_FSM_FFd2-In25
                                                       sender/curr_state_FSM_FFd2-In210
    SLICE_X11Y17.F4      net (fanout=2)        0.086   N6
    SLICE_X11Y17.X       Tilo                  0.643   sender/curr_state_FSM_FFd2-In25
                                                       sender/curr_state_FSM_FFd2-In25
    SLICE_X10Y12.G4      net (fanout=1)        0.376   sender/curr_state_FSM_FFd2-In25
    SLICE_X10Y12.CLK     Tgck                  0.817   sender/curr_state_FSM_FFd2
                                                       sender/curr_state_FSM_FFd2-In26
                                                       sender/curr_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.370ns (2.784ns logic, 1.586ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Paths for end point sender/curr_state_FSM_FFd4 (SLICE_X10Y17.F3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     58.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/curr_state_FSM_FFd2 (FF)
  Destination:          sender/curr_state_FSM_FFd4 (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.207ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.207 - 0.249)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/curr_state_FSM_FFd2 to sender/curr_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.YQ      Tcko                  0.676   sender/curr_state_FSM_FFd2
                                                       sender/curr_state_FSM_FFd2
    SLICE_X11Y17.G2      net (fanout=12)       1.124   sender/curr_state_FSM_FFd2
    SLICE_X11Y17.Y       Tilo                  0.648   sender/curr_state_FSM_FFd2-In25
                                                       sender/curr_state_FSM_FFd2-In210
    SLICE_X10Y17.G1      net (fanout=2)        0.207   N6
    SLICE_X10Y17.Y       Tilo                  0.707   sender/curr_state_FSM_FFd4
                                                       sender/curr_state_FSM_FFd4-In32_SW0
    SLICE_X10Y17.F3      net (fanout=1)        0.043   sender/curr_state_FSM_FFd4-In32_SW0/O
    SLICE_X10Y17.CLK     Tfck                  0.802   sender/curr_state_FSM_FFd4
                                                       sender/curr_state_FSM_FFd4-In32
                                                       sender/curr_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.207ns (2.833ns logic, 1.374ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/curr_state_FSM_FFd1 (FF)
  Destination:          sender/curr_state_FSM_FFd4 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.652ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.207 - 0.246)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/curr_state_FSM_FFd1 to sender/curr_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.XQ      Tcko                  0.631   sender/curr_state_FSM_FFd1
                                                       sender/curr_state_FSM_FFd1
    SLICE_X11Y17.G4      net (fanout=11)       0.614   sender/curr_state_FSM_FFd1
    SLICE_X11Y17.Y       Tilo                  0.648   sender/curr_state_FSM_FFd2-In25
                                                       sender/curr_state_FSM_FFd2-In210
    SLICE_X10Y17.G1      net (fanout=2)        0.207   N6
    SLICE_X10Y17.Y       Tilo                  0.707   sender/curr_state_FSM_FFd4
                                                       sender/curr_state_FSM_FFd4-In32_SW0
    SLICE_X10Y17.F3      net (fanout=1)        0.043   sender/curr_state_FSM_FFd4-In32_SW0/O
    SLICE_X10Y17.CLK     Tfck                  0.802   sender/curr_state_FSM_FFd4
                                                       sender/curr_state_FSM_FFd4-In32
                                                       sender/curr_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.652ns (2.788ns logic, 0.864ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     59.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/curr_state_FSM_FFd3 (FF)
  Destination:          sender/curr_state_FSM_FFd4 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.160ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.207 - 0.246)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/curr_state_FSM_FFd3 to sender/curr_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.YQ      Tcko                  0.580   sender/curr_state_FSM_FFd3
                                                       sender/curr_state_FSM_FFd3
    SLICE_X10Y17.G4      net (fanout=13)       1.028   sender/curr_state_FSM_FFd3
    SLICE_X10Y17.Y       Tilo                  0.707   sender/curr_state_FSM_FFd4
                                                       sender/curr_state_FSM_FFd4-In32_SW0
    SLICE_X10Y17.F3      net (fanout=1)        0.043   sender/curr_state_FSM_FFd4-In32_SW0/O
    SLICE_X10Y17.CLK     Tfck                  0.802   sender/curr_state_FSM_FFd4
                                                       sender/curr_state_FSM_FFd4-In32
                                                       sender/curr_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.160ns (2.089ns logic, 1.071ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clkgen/CLKFX_BUF" derived from
 NET "clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 multiplied by 1.56 to 62.500 nS and duty cycle corrected to HIGH 31.250 nS 

--------------------------------------------------------------------------------

Paths for end point sender/start_xmit_temp (SLICE_X12Y20.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sender/clk_counter_15 (FF)
  Destination:          sender/start_xmit_temp (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.014ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sender/clk_counter_15 to sender/start_xmit_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.YQ      Tcko                  0.464   sender/clk_counter<14>
                                                       sender/clk_counter_15
    SLICE_X12Y20.CE      net (fanout=2)        0.550   sender/clk_counter<15>
    SLICE_X12Y20.CLK     Tckce       (-Th)     0.000   sender/start_xmit_temp
                                                       sender/start_xmit_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.014ns (0.464ns logic, 0.550ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point sender/ps2_clk_sig_q (SLICE_X10Y15.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sender/clk_counter_10 (FF)
  Destination:          sender/ps2_clk_sig_q (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.297ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.246 - 0.213)
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sender/clk_counter_10 to sender/ps2_clk_sig_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.XQ      Tcko                  0.473   sender/clk_counter<10>
                                                       sender/clk_counter_10
    SLICE_X10Y15.BY      net (fanout=6)        0.651   sender/clk_counter<10>
    SLICE_X10Y15.CLK     Tckdi       (-Th)    -0.173   sender/ps2_clk_sig_q
                                                       sender/ps2_clk_sig_q
    -------------------------------------------------  ---------------------------
    Total                                      1.297ns (0.646ns logic, 0.651ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point sender/curr_state_FSM_FFd1 (SLICE_X10Y14.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sender/curr_state_FSM_FFd1 (FF)
  Destination:          sender/curr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sender/curr_state_FSM_FFd1 to sender/curr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.XQ      Tcko                  0.505   sender/curr_state_FSM_FFd1
                                                       sender/curr_state_FSM_FFd1
    SLICE_X10Y14.F2      net (fanout=11)       0.435   sender/curr_state_FSM_FFd1
    SLICE_X10Y14.CLK     Tckf        (-Th)    -0.505   sender/curr_state_FSM_FFd1
                                                       sender/curr_state_FSM_FFd1-In27
                                                       sender/curr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.445ns (1.010ns logic, 0.435ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen/CLKFX_BUF" derived from
 NET "clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 multiplied by 1.56 to 62.500 nS and duty cycle corrected to HIGH 31.250 nS 

--------------------------------------------------------------------------------
Slack: 59.498ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: clkgen/DCM_SP_INST/CLKFX
  Logical resource: clkgen/DCM_SP_INST/CLKFX
  Location pin: DCM_X1Y0.CLKFX
  Clock network: clkgen/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 60.898ns (period - (min low pulse limit / (low pulse / period)))
  Period: 62.500ns
  Low pulse: 31.250ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: sender/curr_state_FSM_FFd4/CLK
  Logical resource: sender/curr_state_FSM_FFd4/CK
  Location pin: SLICE_X10Y17.CLK
  Clock network: CLK16
--------------------------------------------------------------------------------
Slack: 60.898ns (period - (min high pulse limit / (high pulse / period)))
  Period: 62.500ns
  High pulse: 31.250ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: sender/curr_state_FSM_FFd4/CLK
  Logical resource: sender/curr_state_FSM_FFd4/CK
  Location pin: SLICE_X10Y17.CLK
  Clock network: CLK16
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clkgen/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clkgen/CLKIN_IBUFG             |     40.000ns|     10.000ns|      2.890ns|            0|            0|            0|          175|
| clkgen/CLKFX_BUF              |     62.500ns|      4.516ns|          N/A|            0|            0|          175|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.516|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 175 paths, 0 nets, and 87 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr 21 23:50:59 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



