
<html><head><title>Inherited Connections in R2L/L2R Connect Modules</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668945" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Inherited Connections in R2L/L2R Connect Modules" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="Real Number Modeling, Real Number Modeling," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668945" />
<meta name="NextFile" content="Aliasing_Nets_to_Hierarchical_Nets_in_L2R_R2L_Interface_Elements.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Port_Connections_through_Real-to-Logic_Connect_Modules.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Inherited Connections in R2L/L2R Connect Modules" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />
<script type="text/javascript" src="styles/shCore1.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shCore.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushCpp.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushJava.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushXml.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushPython.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushPowerShell.js">/*<![CDATA[*//*]]>*/</script><link rel="stylesheet" href="styles/shCoreDefault.css" type="text/css" /><link rel="stylesheet" href="styles/shCoreMidnight.css" type="text/css" /><script type="text/javascript">/*<![CDATA[*/
SyntaxHighlighter.all();
/*]]>*/</script>
        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Port_Connections_through_Real-to-Logic_Connect_Modules.html" title="Port_Connections_through_Real-to-Logic_Connect_Modules">Port_Connections_through_Real- ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Aliasing_Nets_to_Hierarchical_Nets_in_L2R_R2L_Interface_Elements.html" title="Aliasing_Nets_to_Hierarchical_Nets_in_L2R_R2L_Interface_Elements">Aliasing_Nets_to_Hierarchical_ ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Inherited Connections in R2L/L2R Connect Modules</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="inline-comment-marker" data-ref="9655a1ba-25a3-4bca-970a-82b8f136495a">You can create Real-to-Logic (R2L)/Logic-to-Real (L2R) connect modules</span> that use inherited connections to read global power and ground values, so that you can use a dynamic supply to control the wreal/logic conversion threshold. Similarly, appropriate connect rules are created along with the new connect modules.</p>

<p>Here is an example of an L2R connect module that uses inherited connection:</p>
<div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">`include &quot;disciplines.vams&quot;
`timescale 1ns / 1ps

connectmodule L2R_inhconn(Rout, Lin);
input Lin;
output Rout; wreal Rout;

// Inherited vdd! and vss!
wreal
(* integer inh_conn_prop_name=&quot;vdd&quot;;
integer inh_conn_def_value=&quot;cds_globals.\\vdd! &quot;; *) \vdd! ;

wreal
(* integer inh_conn_prop_name=&quot;vss&quot;;
integer inh_conn_def_value=&quot;cds_globals.\\vss! &quot;; *) \vss! ;
parameter real vsup_min=0.5 from (0:inf); // min supply for normal operation
parameter real vlo = 0; // logic low voltage
reg supOK;
real L_conv;

initial begin
L_conv = `wrealZState;
end

always begin
if ( \vdd! - \vss! &gt; vsup_min) supOK = 1&#39;b1;
else supOK = 1&#39;b0;
@(\vdd! , \vss! );
end

// Determine the value of L and convert to a real value
always begin
if ( supOK ) begin
case (Lin)
1&#39;b0:
L_conv = \vss! ;
1&#39;b1:
L_conv = \vdd! ;
1&#39;bz:
L_conv = `wrealZState;
default:
L_conv = `wrealXState;
endcase // case(L_code)
end
else
L_conv = `wrealXState;
@(Lin, supOK);
end

// drive the converted value back onto the output R pin
assign Rout = L_conv;
endmodule</pre>
</div>
</div>

<p><br /></p>

<p>Here is an example R2L connect module that uses inherited connection:</p>
<div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">`include &quot;disciplines.vams&quot;
`timescale 1ns / 1ps

connectmodule R2L_inhconn(Rin, Lout);
output Lout;
input Rin; wreal Rin;

// Inherited vdd! and vss!
wreal
(* integer inh_conn_prop_name=&quot;vdd&quot;;
integer inh_conn_def_value=&quot;cds_globals.\\vdd! &quot;; *) \vdd! ;

wreal
(* integer inh_conn_prop_name=&quot;vss&quot;;
integer inh_conn_def_value=&quot;cds_globals.\\vss! &quot;; *) \vss! ;
parameter real vsup_min=0.5 from (0:inf); // min supply for normal operation
parameter real vthi=1/1.5 from (0:1); // frac. for high thres (def=2/3)
parameter real vtlo=vthi/2 from (0:vthi); // frac. for low thres (def=1/3)
parameter real txdel=0.8n from (0:1m); // time midrange til output X
real vsup, vtl, vth, txdig=txdel/1n;
reg supOK, Xin=0, R_conv = 1&#39;bz;

always begin
vsup = \vdd! - \vss! ;
if ( vsup &gt; vsup_min)
begin
supOK &lt;= 1&#39;b1 ;
vtl &lt;= vsup * vtlo + \vss! ;
vth &lt;= vsup * vthi + \vss! ;
end
else begin
supOK &lt;= 1&#39;b0 ;
end
@(\vdd! , \vss! );
end

// Determine the value of R and convert to a logic value
always begin
if ( supOK ) begin
if(Rin &gt;= vth)
begin R_conv = 1&#39;b1; Xin = 0; disable GoToX; end
else if (Rin &lt;= vtl)
begin R_conv = 1&#39;b0; Xin = 0; disable GoToX; end
else if(Rin === `wrealZState)
begin R_conv = 1&#39;bz; Xin = 0; disable GoToX; end
else
Xin = 1;
end
else
Xin= 1;
@(Rin, supOK, vth, vtl);
end

// see if it is a stable X
always @ (posedge(Xin)) begin: GoToX
#(txdig)
if (Xin == 1 ) R_conv = 1&#39;bx;
end

// drive the converted value back onto the output L pin
assign Lout = R_conv;
endmodule</pre>
</div>
</div>

<p>For L2R/R2L connect modules that use inherited connection:</p>
<ul><li>The two global nets<code> cds_globals.vdd! </code>and<code> cds_globals.vss! </code>must be wreal.</li></ul><ul><li>It is an error if the two global nets are not wreal and need IE insertion again.</li></ul><h5 id="InheritedConnectionsinR2L/L2RConnectModules-RelatedTopics">Related Topics</h5><ul><li><a href="L2R_and_R2L_Connect_Modules.html">L2R and R2L Connect Modules</a></li><li><a href="Port_Connections_through_Real-to-Logic_Connect_Modules.html">Port Connections through Real-to-Logic Connect Modules</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Port_Connections_through_Real-to-Logic_Connect_Modules.html" id="prev" title="Port_Connections_through_Real-to-Logic_Connect_Modules">Port_Connections_through_Real- ...</a></em></b><b><em><a href="Aliasing_Nets_to_Hierarchical_Nets_in_L2R_R2L_Interface_Elements.html" id="nex" title="Aliasing_Nets_to_Hierarchical_Nets_in_L2R_R2L_Interface_Elements">Aliasing_Nets_to_Hierarchical_ ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>