---
title: "æ•¸ä½é›»å­ä¹™ç´š"
description: ""
date: 2025-09-27
tags: ["cpp"]
---

## å­¸ç§‘

[ä¹™ç´šå­¸ç§‘é¡Œåº«ç·šä¸Šæ¸¬é©—](https://onlinetest3-1.onlinetest.tw/bestcontent.asp?examid=t11700)

<hr>

## è¡“ç§‘

### ğŸ”¹ æ¸¬è©¦è³‡æ–™

- [è¡“ç§‘ç°¡ç« ](https://owinform.wdasec.gov.tw/owInform/DLowFile/117002B13.pdf?13)
- [è¡“ç§‘è³‡æ–™ (Library & ç‡’éŒ„æª”)](https://owinform.wdasec.gov.tw/owInform/DLowFile/117002B14.7z?13)
- [KiCad](https://www.kicad.org/)
- [Quartus](https://www.intel.com.tw/content/www/tw/zh/software-kit/711791/intel-quartus-ii-web-edition-design-software-version-13-0sp1-for-windows.html)

### ğŸ”¸ è©¦é¡Œä¸€ã€å››ä½æ•¸é¡¯ç¤º

```verilog
module XX_CPLD(clk, scan, seg);
input clk;

output [3:0]scan;
reg [3:0]scan;

output [7:0]seg;
reg [7:0]seg;

reg [11:0]div;
always @(posedge clk) begin div <= div + 1'b1; end

always @(posedge div[11]) begin
    case(scan)
        4'b0001: begin scan <= 4'b0010; seg <= 8'b11111111; end
        4'b0010: begin scan <= 4'b0100; seg <= 8'b11111111; end
        4'b0100: begin scan <= 4'b1000; seg <= 8'b11111111; end
        default: begin scan <= 4'b0001; seg <= 8'b11111111; end
    endcase
end

endmodule
```

### ğŸ”¸ è©¦é¡ŒäºŒã€éµç›¤è¼¸å…¥é¡¯ç¤º

```verilog
module XX_CPLD(clk, scan, receive, seg);

input clk;
input [2:0]receive;
output [3:0]scan;
output [6:0]seg;

wire [2:0]receive;
reg [3:0]scan;
reg [6:0]seg;

always @(posedge clk) begin
    case(scan)
        4'b1110: begin
                scan <= 4'b1101;
                if     (receive == 3'b110) seg <= 7'b1111001;
                else if(receive == 3'b101) seg <= 7'b1110100;
                else if(receive == 3'b011) seg <= 7'b0110000;
        end
            
        4'b1101: begin
                scan <= 4'b1011;
                if     (receive == 3'b110) seg <= 7'b0011001;
                else if(receive == 3'b101) seg <= 7'b0010010;
                else if(receive == 3'b011) seg <= 7'b0000010;
        end
            
        4'b1011: begin
                scan <= 4'b0111;
                if     (receive == 3'b110) seg <= 7'b1011000;
                else if(receive == 3'b101) seg <= 7'b0000000;
                else if(receive == 3'b011) seg <= 7'b0011000;
        end
            
        default: begin
                scan <= 4'b1110;
                if     (receive == 3'b110) seg <= 7'b1111111;
                else if(receive == 3'b101) seg <= 7'b1000000;
                else if(receive == 3'b011) seg <= 7'b1111111;
        end
    endcase
end

endmodule
```
