
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F4)
	S7= FU.OutID1=>A_EX.In                                      Premise(F5)
	S8= LIMMEXT.Out=>B_EX.In                                    Premise(F6)
	S9= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit               Premise(F7)
	S10= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F8)
	S11= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F9)
	S12= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F10)
	S13= FU.Bub_ID=>CU_ID.Bub                                   Premise(F11)
	S14= FU.Halt_ID=>CU_ID.Halt                                 Premise(F12)
	S15= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F13)
	S16= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F14)
	S17= FU.Bub_IF=>CU_IF.Bub                                   Premise(F15)
	S18= FU.Halt_IF=>CU_IF.Halt                                 Premise(F16)
	S19= ICache.Hit=>CU_IF.ICacheHit                            Premise(F17)
	S20= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F18)
	S21= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F19)
	S22= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F20)
	S23= ICache.Hit=>FU.ICacheHit                               Premise(F21)
	S24= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F22)
	S25= IR_ID.Out=>FU.IR_ID                                    Premise(F23)
	S26= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F24)
	S27= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F25)
	S28= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F26)
	S29= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F27)
	S30= GPR.Rdata1=>FU.InID1                                   Premise(F28)
	S31= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F29)
	S32= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F30)
	S33= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F31)
	S34= IR_ID.Out25_21=>GPR.RReg1                              Premise(F32)
	S35= IR_WB.Out20_16=>GPR.WReg                               Premise(F33)
	S36= IMMU.Addr=>IAddrReg.In                                 Premise(F34)
	S37= PC.Out=>ICache.IEA                                     Premise(F35)
	S38= ICache.IEA=addr                                        Path(S5,S37)
	S39= ICache.Hit=ICacheHit(addr)                             ICache-Search(S38)
	S40= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S38,S3)
	S41= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S39,S19)
	S42= FU.ICacheHit=ICacheHit(addr)                           Path(S39,S23)
	S43= ICache.Out=>ICacheReg.In                               Premise(F36)
	S44= ICacheReg.In={12,rS,rD,UIMM}                           Path(S40,S43)
	S45= PC.Out=>IMMU.IEA                                       Premise(F37)
	S46= IMMU.IEA=addr                                          Path(S5,S45)
	S47= CP0.ASID=>IMMU.PID                                     Premise(F38)
	S48= IMMU.PID=pid                                           Path(S4,S47)
	S49= IMMU.Addr={pid,addr}                                   IMMU-Search(S48,S46)
	S50= IAddrReg.In={pid,addr}                                 Path(S49,S36)
	S51= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S48,S46)
	S52= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S51,S20)
	S53= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F39)
	S54= IR_ID.Out=>IR_EX.In                                    Premise(F40)
	S55= ICache.Out=>IR_ID.In                                   Premise(F41)
	S56= IR_ID.In={12,rS,rD,UIMM}                               Path(S40,S55)
	S57= ICache.Out=>IR_IMMU.In                                 Premise(F42)
	S58= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S40,S57)
	S59= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F43)
	S60= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F44)
	S61= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F45)
	S62= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F46)
	S63= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F47)
	S64= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F48)
	S65= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F49)
	S66= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F50)
	S67= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F51)
	S68= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F52)
	S69= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F53)
	S70= IR_EX.Out31_26=>CU_EX.Op                               Premise(F54)
	S71= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F55)
	S72= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F56)
	S73= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F57)
	S74= IR_ID.Out31_26=>CU_ID.Op                               Premise(F58)
	S75= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F59)
	S76= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F60)
	S77= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F61)
	S78= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F62)
	S79= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F63)
	S80= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F64)
	S81= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F65)
	S82= IR_WB.Out31_26=>CU_WB.Op                               Premise(F66)
	S83= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F67)
	S84= CtrlA_EX=0                                             Premise(F68)
	S85= CtrlB_EX=0                                             Premise(F69)
	S86= CtrlALUOut_MEM=0                                       Premise(F70)
	S87= CtrlALUOut_DMMU1=0                                     Premise(F71)
	S88= CtrlALUOut_DMMU2=0                                     Premise(F72)
	S89= CtrlALUOut_WB=0                                        Premise(F73)
	S90= CtrlA_MEM=0                                            Premise(F74)
	S91= CtrlA_WB=0                                             Premise(F75)
	S92= CtrlB_MEM=0                                            Premise(F76)
	S93= CtrlB_WB=0                                             Premise(F77)
	S94= CtrlICache=0                                           Premise(F78)
	S95= ICache[addr]={12,rS,rD,UIMM}                           ICache-Hold(S3,S94)
	S96= CtrlIMMU=0                                             Premise(F79)
	S97= CtrlIR_DMMU1=0                                         Premise(F80)
	S98= CtrlIR_DMMU2=0                                         Premise(F81)
	S99= CtrlIR_EX=0                                            Premise(F82)
	S100= CtrlIR_ID=1                                           Premise(F83)
	S101= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S56,S100)
	S102= CtrlIR_IMMU=0                                         Premise(F84)
	S103= CtrlIR_MEM=0                                          Premise(F85)
	S104= CtrlIR_WB=0                                           Premise(F86)
	S105= CtrlGPR=0                                             Premise(F87)
	S106= CtrlIAddrReg=0                                        Premise(F88)
	S107= CtrlPC=0                                              Premise(F89)
	S108= CtrlPCInc=1                                           Premise(F90)
	S109= PC[Out]=addr+4                                        PC-Inc(S1,S107,S108)
	S110= PC[CIA]=addr                                          PC-Inc(S1,S107,S108)
	S111= CtrlIMem=0                                            Premise(F91)
	S112= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S111)
	S113= CtrlICacheReg=0                                       Premise(F92)
	S114= CtrlASIDIn=0                                          Premise(F93)
	S115= CtrlCP0=0                                             Premise(F94)
	S116= CP0[ASID]=pid                                         CP0-Hold(S0,S115)
	S117= CtrlEPCIn=0                                           Premise(F95)
	S118= CtrlExCodeIn=0                                        Premise(F96)
	S119= CtrlIRMux=0                                           Premise(F97)
	S120= GPR[rS]=a                                             Premise(F98)

ID	S121= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S101)
	S122= IR_ID.Out31_26=12                                     IR-Out(S101)
	S123= IR_ID.Out25_21=rS                                     IR-Out(S101)
	S124= IR_ID.Out20_16=rD                                     IR-Out(S101)
	S125= IR_ID.Out15_0=UIMM                                    IR-Out(S101)
	S126= PC.Out=addr+4                                         PC-Out(S109)
	S127= PC.CIA=addr                                           PC-Out(S110)
	S128= PC.CIA31_28=addr[31:28]                               PC-Out(S110)
	S129= CP0.ASID=pid                                          CP0-Read-ASID(S116)
	S130= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F193)
	S131= FU.OutID1=>A_EX.In                                    Premise(F194)
	S132= LIMMEXT.Out=>B_EX.In                                  Premise(F195)
	S133= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F196)
	S134= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F197)
	S135= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F198)
	S136= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F199)
	S137= FU.Bub_ID=>CU_ID.Bub                                  Premise(F200)
	S138= FU.Halt_ID=>CU_ID.Halt                                Premise(F201)
	S139= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F202)
	S140= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F203)
	S141= FU.Bub_IF=>CU_IF.Bub                                  Premise(F204)
	S142= FU.Halt_IF=>CU_IF.Halt                                Premise(F205)
	S143= ICache.Hit=>CU_IF.ICacheHit                           Premise(F206)
	S144= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F207)
	S145= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F208)
	S146= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F209)
	S147= ICache.Hit=>FU.ICacheHit                              Premise(F210)
	S148= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F211)
	S149= IR_ID.Out=>FU.IR_ID                                   Premise(F212)
	S150= FU.IR_ID={12,rS,rD,UIMM}                              Path(S121,S149)
	S151= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F213)
	S152= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F214)
	S153= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F215)
	S154= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F216)
	S155= GPR.Rdata1=>FU.InID1                                  Premise(F217)
	S156= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F218)
	S157= FU.InID1_RReg=rS                                      Path(S123,S156)
	S158= FU.InID2_RReg=5'b00000                                Premise(F219)
	S159= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F220)
	S160= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F221)
	S161= IR_ID.Out25_21=>GPR.RReg1                             Premise(F222)
	S162= GPR.RReg1=rS                                          Path(S123,S161)
	S163= GPR.Rdata1=a                                          GPR-Read(S162,S120)
	S164= FU.InID1=a                                            Path(S163,S155)
	S165= FU.OutID1=FU(a)                                       FU-Forward(S164)
	S166= A_EX.In=FU(a)                                         Path(S165,S131)
	S167= IR_WB.Out20_16=>GPR.WReg                              Premise(F223)
	S168= IMMU.Addr=>IAddrReg.In                                Premise(F224)
	S169= PC.Out=>ICache.IEA                                    Premise(F225)
	S170= ICache.IEA=addr+4                                     Path(S126,S169)
	S171= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S170)
	S172= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S171,S143)
	S173= FU.ICacheHit=ICacheHit(addr+4)                        Path(S171,S147)
	S174= ICache.Out=>ICacheReg.In                              Premise(F226)
	S175= PC.Out=>IMMU.IEA                                      Premise(F227)
	S176= IMMU.IEA=addr+4                                       Path(S126,S175)
	S177= CP0.ASID=>IMMU.PID                                    Premise(F228)
	S178= IMMU.PID=pid                                          Path(S129,S177)
	S179= IMMU.Addr={pid,addr+4}                                IMMU-Search(S178,S176)
	S180= IAddrReg.In={pid,addr+4}                              Path(S179,S168)
	S181= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S178,S176)
	S182= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S181,S144)
	S183= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F229)
	S184= IR_ID.Out=>IR_EX.In                                   Premise(F230)
	S185= IR_EX.In={12,rS,rD,UIMM}                              Path(S121,S184)
	S186= ICache.Out=>IR_ID.In                                  Premise(F231)
	S187= ICache.Out=>IR_IMMU.In                                Premise(F232)
	S188= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F233)
	S189= LIMMEXT.In=UIMM                                       Path(S125,S188)
	S190= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S189)
	S191= B_EX.In={16{0},UIMM}                                  Path(S190,S132)
	S192= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F234)
	S193= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F235)
	S194= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F236)
	S195= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F237)
	S196= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F238)
	S197= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F239)
	S198= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F240)
	S199= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F241)
	S200= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F242)
	S201= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F243)
	S202= IR_EX.Out31_26=>CU_EX.Op                              Premise(F244)
	S203= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F245)
	S204= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F246)
	S205= CU_ID.IRFunc1=rD                                      Path(S124,S204)
	S206= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F247)
	S207= CU_ID.IRFunc2=rS                                      Path(S123,S206)
	S208= IR_ID.Out31_26=>CU_ID.Op                              Premise(F248)
	S209= CU_ID.Op=12                                           Path(S122,S208)
	S210= CU_ID.Func=alu_add                                    CU_ID(S209)
	S211= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F249)
	S212= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F250)
	S213= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F251)
	S214= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F252)
	S215= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F253)
	S216= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F254)
	S217= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F255)
	S218= IR_WB.Out31_26=>CU_WB.Op                              Premise(F256)
	S219= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F257)
	S220= CtrlA_EX=1                                            Premise(F258)
	S221= [A_EX]=FU(a)                                          A_EX-Write(S166,S220)
	S222= CtrlB_EX=1                                            Premise(F259)
	S223= [B_EX]={16{0},UIMM}                                   B_EX-Write(S191,S222)
	S224= CtrlALUOut_MEM=0                                      Premise(F260)
	S225= CtrlALUOut_DMMU1=0                                    Premise(F261)
	S226= CtrlALUOut_DMMU2=0                                    Premise(F262)
	S227= CtrlALUOut_WB=0                                       Premise(F263)
	S228= CtrlA_MEM=0                                           Premise(F264)
	S229= CtrlA_WB=0                                            Premise(F265)
	S230= CtrlB_MEM=0                                           Premise(F266)
	S231= CtrlB_WB=0                                            Premise(F267)
	S232= CtrlICache=0                                          Premise(F268)
	S233= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S95,S232)
	S234= CtrlIMMU=0                                            Premise(F269)
	S235= CtrlIR_DMMU1=0                                        Premise(F270)
	S236= CtrlIR_DMMU2=0                                        Premise(F271)
	S237= CtrlIR_EX=1                                           Premise(F272)
	S238= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S185,S237)
	S239= CtrlIR_ID=0                                           Premise(F273)
	S240= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S101,S239)
	S241= CtrlIR_IMMU=0                                         Premise(F274)
	S242= CtrlIR_MEM=0                                          Premise(F275)
	S243= CtrlIR_WB=0                                           Premise(F276)
	S244= CtrlGPR=0                                             Premise(F277)
	S245= GPR[rS]=a                                             GPR-Hold(S120,S244)
	S246= CtrlIAddrReg=0                                        Premise(F278)
	S247= CtrlPC=0                                              Premise(F279)
	S248= CtrlPCInc=0                                           Premise(F280)
	S249= PC[CIA]=addr                                          PC-Hold(S110,S248)
	S250= PC[Out]=addr+4                                        PC-Hold(S109,S247,S248)
	S251= CtrlIMem=0                                            Premise(F281)
	S252= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S112,S251)
	S253= CtrlICacheReg=0                                       Premise(F282)
	S254= CtrlASIDIn=0                                          Premise(F283)
	S255= CtrlCP0=0                                             Premise(F284)
	S256= CP0[ASID]=pid                                         CP0-Hold(S116,S255)
	S257= CtrlEPCIn=0                                           Premise(F285)
	S258= CtrlExCodeIn=0                                        Premise(F286)
	S259= CtrlIRMux=0                                           Premise(F287)

EX	S260= A_EX.Out=FU(a)                                        A_EX-Out(S221)
	S261= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S221)
	S262= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S221)
	S263= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S223)
	S264= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S223)
	S265= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S223)
	S266= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S238)
	S267= IR_EX.Out31_26=12                                     IR_EX-Out(S238)
	S268= IR_EX.Out25_21=rS                                     IR_EX-Out(S238)
	S269= IR_EX.Out20_16=rD                                     IR_EX-Out(S238)
	S270= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S238)
	S271= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S240)
	S272= IR_ID.Out31_26=12                                     IR-Out(S240)
	S273= IR_ID.Out25_21=rS                                     IR-Out(S240)
	S274= IR_ID.Out20_16=rD                                     IR-Out(S240)
	S275= IR_ID.Out15_0=UIMM                                    IR-Out(S240)
	S276= PC.CIA=addr                                           PC-Out(S249)
	S277= PC.CIA31_28=addr[31:28]                               PC-Out(S249)
	S278= PC.Out=addr+4                                         PC-Out(S250)
	S279= CP0.ASID=pid                                          CP0-Read-ASID(S256)
	S280= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F288)
	S281= FU.OutID1=>A_EX.In                                    Premise(F289)
	S282= LIMMEXT.Out=>B_EX.In                                  Premise(F290)
	S283= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F291)
	S284= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F292)
	S285= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F293)
	S286= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F294)
	S287= FU.Bub_ID=>CU_ID.Bub                                  Premise(F295)
	S288= FU.Halt_ID=>CU_ID.Halt                                Premise(F296)
	S289= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F297)
	S290= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F298)
	S291= FU.Bub_IF=>CU_IF.Bub                                  Premise(F299)
	S292= FU.Halt_IF=>CU_IF.Halt                                Premise(F300)
	S293= ICache.Hit=>CU_IF.ICacheHit                           Premise(F301)
	S294= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F302)
	S295= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F303)
	S296= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F304)
	S297= ICache.Hit=>FU.ICacheHit                              Premise(F305)
	S298= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F306)
	S299= IR_ID.Out=>FU.IR_ID                                   Premise(F307)
	S300= FU.IR_ID={12,rS,rD,UIMM}                              Path(S271,S299)
	S301= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F308)
	S302= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F309)
	S303= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F310)
	S304= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F311)
	S305= FU.InEX_WReg=rD                                       Path(S269,S304)
	S306= GPR.Rdata1=>FU.InID1                                  Premise(F312)
	S307= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F313)
	S308= FU.InID1_RReg=rS                                      Path(S273,S307)
	S309= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F314)
	S310= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F315)
	S311= IR_ID.Out25_21=>GPR.RReg1                             Premise(F316)
	S312= GPR.RReg1=rS                                          Path(S273,S311)
	S313= GPR.Rdata1=a                                          GPR-Read(S312,S245)
	S314= FU.InID1=a                                            Path(S313,S306)
	S315= FU.OutID1=FU(a)                                       FU-Forward(S314)
	S316= A_EX.In=FU(a)                                         Path(S315,S281)
	S317= IR_WB.Out20_16=>GPR.WReg                              Premise(F317)
	S318= IMMU.Addr=>IAddrReg.In                                Premise(F318)
	S319= PC.Out=>ICache.IEA                                    Premise(F319)
	S320= ICache.IEA=addr+4                                     Path(S278,S319)
	S321= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S320)
	S322= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S321,S293)
	S323= FU.ICacheHit=ICacheHit(addr+4)                        Path(S321,S297)
	S324= ICache.Out=>ICacheReg.In                              Premise(F320)
	S325= PC.Out=>IMMU.IEA                                      Premise(F321)
	S326= IMMU.IEA=addr+4                                       Path(S278,S325)
	S327= CP0.ASID=>IMMU.PID                                    Premise(F322)
	S328= IMMU.PID=pid                                          Path(S279,S327)
	S329= IMMU.Addr={pid,addr+4}                                IMMU-Search(S328,S326)
	S330= IAddrReg.In={pid,addr+4}                              Path(S329,S318)
	S331= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S328,S326)
	S332= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S331,S294)
	S333= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F323)
	S334= IR_ID.Out=>IR_EX.In                                   Premise(F324)
	S335= IR_EX.In={12,rS,rD,UIMM}                              Path(S271,S334)
	S336= ICache.Out=>IR_ID.In                                  Premise(F325)
	S337= ICache.Out=>IR_IMMU.In                                Premise(F326)
	S338= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F327)
	S339= LIMMEXT.In=UIMM                                       Path(S275,S338)
	S340= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S339)
	S341= B_EX.In={16{0},UIMM}                                  Path(S340,S282)
	S342= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F328)
	S343= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F329)
	S344= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F330)
	S345= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F331)
	S346= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F332)
	S347= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F333)
	S348= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F334)
	S349= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F335)
	S350= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F336)
	S351= CU_EX.IRFunc1=rD                                      Path(S269,S350)
	S352= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F337)
	S353= CU_EX.IRFunc2=rS                                      Path(S268,S352)
	S354= IR_EX.Out31_26=>CU_EX.Op                              Premise(F338)
	S355= CU_EX.Op=12                                           Path(S267,S354)
	S356= CU_EX.Func=alu_add                                    CU_EX(S355)
	S357= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F339)
	S358= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F340)
	S359= CU_ID.IRFunc1=rD                                      Path(S274,S358)
	S360= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F341)
	S361= CU_ID.IRFunc2=rS                                      Path(S273,S360)
	S362= IR_ID.Out31_26=>CU_ID.Op                              Premise(F342)
	S363= CU_ID.Op=12                                           Path(S272,S362)
	S364= CU_ID.Func=alu_add                                    CU_ID(S363)
	S365= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F343)
	S366= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F344)
	S367= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F345)
	S368= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F346)
	S369= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F347)
	S370= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F348)
	S371= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F349)
	S372= IR_WB.Out31_26=>CU_WB.Op                              Premise(F350)
	S373= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F351)
	S374= CtrlA_EX=0                                            Premise(F352)
	S375= [A_EX]=FU(a)                                          A_EX-Hold(S221,S374)
	S376= CtrlB_EX=0                                            Premise(F353)
	S377= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S223,S376)
	S378= CtrlALUOut_MEM=1                                      Premise(F354)
	S379= CtrlALUOut_DMMU1=0                                    Premise(F355)
	S380= CtrlALUOut_DMMU2=0                                    Premise(F356)
	S381= CtrlALUOut_WB=0                                       Premise(F357)
	S382= CtrlA_MEM=0                                           Premise(F358)
	S383= CtrlA_WB=0                                            Premise(F359)
	S384= CtrlB_MEM=0                                           Premise(F360)
	S385= CtrlB_WB=0                                            Premise(F361)
	S386= CtrlICache=0                                          Premise(F362)
	S387= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S233,S386)
	S388= CtrlIMMU=0                                            Premise(F363)
	S389= CtrlIR_DMMU1=0                                        Premise(F364)
	S390= CtrlIR_DMMU2=0                                        Premise(F365)
	S391= CtrlIR_EX=0                                           Premise(F366)
	S392= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S238,S391)
	S393= CtrlIR_ID=0                                           Premise(F367)
	S394= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S240,S393)
	S395= CtrlIR_IMMU=0                                         Premise(F368)
	S396= CtrlIR_MEM=1                                          Premise(F369)
	S397= CtrlIR_WB=0                                           Premise(F370)
	S398= CtrlGPR=0                                             Premise(F371)
	S399= GPR[rS]=a                                             GPR-Hold(S245,S398)
	S400= CtrlIAddrReg=0                                        Premise(F372)
	S401= CtrlPC=0                                              Premise(F373)
	S402= CtrlPCInc=0                                           Premise(F374)
	S403= PC[CIA]=addr                                          PC-Hold(S249,S402)
	S404= PC[Out]=addr+4                                        PC-Hold(S250,S401,S402)
	S405= CtrlIMem=0                                            Premise(F375)
	S406= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S252,S405)
	S407= CtrlICacheReg=0                                       Premise(F376)
	S408= CtrlASIDIn=0                                          Premise(F377)
	S409= CtrlCP0=0                                             Premise(F378)
	S410= CP0[ASID]=pid                                         CP0-Hold(S256,S409)
	S411= CtrlEPCIn=0                                           Premise(F379)
	S412= CtrlExCodeIn=0                                        Premise(F380)
	S413= CtrlIRMux=0                                           Premise(F381)

MEM	S414= A_EX.Out=FU(a)                                        A_EX-Out(S375)
	S415= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S375)
	S416= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S375)
	S417= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S377)
	S418= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S377)
	S419= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S377)
	S420= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S392)
	S421= IR_EX.Out31_26=12                                     IR_EX-Out(S392)
	S422= IR_EX.Out25_21=rS                                     IR_EX-Out(S392)
	S423= IR_EX.Out20_16=rD                                     IR_EX-Out(S392)
	S424= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S392)
	S425= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S394)
	S426= IR_ID.Out31_26=12                                     IR-Out(S394)
	S427= IR_ID.Out25_21=rS                                     IR-Out(S394)
	S428= IR_ID.Out20_16=rD                                     IR-Out(S394)
	S429= IR_ID.Out15_0=UIMM                                    IR-Out(S394)
	S430= PC.CIA=addr                                           PC-Out(S403)
	S431= PC.CIA31_28=addr[31:28]                               PC-Out(S403)
	S432= PC.Out=addr+4                                         PC-Out(S404)
	S433= CP0.ASID=pid                                          CP0-Read-ASID(S410)
	S434= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F382)
	S435= FU.OutID1=>A_EX.In                                    Premise(F383)
	S436= LIMMEXT.Out=>B_EX.In                                  Premise(F384)
	S437= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F385)
	S438= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F386)
	S439= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F387)
	S440= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F388)
	S441= FU.Bub_ID=>CU_ID.Bub                                  Premise(F389)
	S442= FU.Halt_ID=>CU_ID.Halt                                Premise(F390)
	S443= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F391)
	S444= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F392)
	S445= FU.Bub_IF=>CU_IF.Bub                                  Premise(F393)
	S446= FU.Halt_IF=>CU_IF.Halt                                Premise(F394)
	S447= ICache.Hit=>CU_IF.ICacheHit                           Premise(F395)
	S448= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F396)
	S449= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F397)
	S450= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F398)
	S451= ICache.Hit=>FU.ICacheHit                              Premise(F399)
	S452= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F400)
	S453= IR_ID.Out=>FU.IR_ID                                   Premise(F401)
	S454= FU.IR_ID={12,rS,rD,UIMM}                              Path(S425,S453)
	S455= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F402)
	S456= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F403)
	S457= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F404)
	S458= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F405)
	S459= FU.InEX_WReg=rD                                       Path(S423,S458)
	S460= GPR.Rdata1=>FU.InID1                                  Premise(F406)
	S461= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F407)
	S462= FU.InID1_RReg=rS                                      Path(S427,S461)
	S463= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F408)
	S464= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F409)
	S465= IR_ID.Out25_21=>GPR.RReg1                             Premise(F410)
	S466= GPR.RReg1=rS                                          Path(S427,S465)
	S467= GPR.Rdata1=a                                          GPR-Read(S466,S399)
	S468= FU.InID1=a                                            Path(S467,S460)
	S469= FU.OutID1=FU(a)                                       FU-Forward(S468)
	S470= A_EX.In=FU(a)                                         Path(S469,S435)
	S471= IR_WB.Out20_16=>GPR.WReg                              Premise(F411)
	S472= IMMU.Addr=>IAddrReg.In                                Premise(F412)
	S473= PC.Out=>ICache.IEA                                    Premise(F413)
	S474= ICache.IEA=addr+4                                     Path(S432,S473)
	S475= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S474)
	S476= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S475,S447)
	S477= FU.ICacheHit=ICacheHit(addr+4)                        Path(S475,S451)
	S478= ICache.Out=>ICacheReg.In                              Premise(F414)
	S479= PC.Out=>IMMU.IEA                                      Premise(F415)
	S480= IMMU.IEA=addr+4                                       Path(S432,S479)
	S481= CP0.ASID=>IMMU.PID                                    Premise(F416)
	S482= IMMU.PID=pid                                          Path(S433,S481)
	S483= IMMU.Addr={pid,addr+4}                                IMMU-Search(S482,S480)
	S484= IAddrReg.In={pid,addr+4}                              Path(S483,S472)
	S485= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S482,S480)
	S486= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S485,S448)
	S487= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F417)
	S488= IR_ID.Out=>IR_EX.In                                   Premise(F418)
	S489= IR_EX.In={12,rS,rD,UIMM}                              Path(S425,S488)
	S490= ICache.Out=>IR_ID.In                                  Premise(F419)
	S491= ICache.Out=>IR_IMMU.In                                Premise(F420)
	S492= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F421)
	S493= LIMMEXT.In=UIMM                                       Path(S429,S492)
	S494= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S493)
	S495= B_EX.In={16{0},UIMM}                                  Path(S494,S436)
	S496= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F422)
	S497= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F423)
	S498= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F424)
	S499= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F425)
	S500= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F426)
	S501= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F427)
	S502= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F428)
	S503= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F429)
	S504= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F430)
	S505= CU_EX.IRFunc1=rD                                      Path(S423,S504)
	S506= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F431)
	S507= CU_EX.IRFunc2=rS                                      Path(S422,S506)
	S508= IR_EX.Out31_26=>CU_EX.Op                              Premise(F432)
	S509= CU_EX.Op=12                                           Path(S421,S508)
	S510= CU_EX.Func=alu_add                                    CU_EX(S509)
	S511= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F433)
	S512= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F434)
	S513= CU_ID.IRFunc1=rD                                      Path(S428,S512)
	S514= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F435)
	S515= CU_ID.IRFunc2=rS                                      Path(S427,S514)
	S516= IR_ID.Out31_26=>CU_ID.Op                              Premise(F436)
	S517= CU_ID.Op=12                                           Path(S426,S516)
	S518= CU_ID.Func=alu_add                                    CU_ID(S517)
	S519= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F437)
	S520= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F438)
	S521= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F439)
	S522= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F440)
	S523= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F441)
	S524= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F442)
	S525= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F443)
	S526= IR_WB.Out31_26=>CU_WB.Op                              Premise(F444)
	S527= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F445)
	S528= CtrlA_EX=0                                            Premise(F446)
	S529= [A_EX]=FU(a)                                          A_EX-Hold(S375,S528)
	S530= CtrlB_EX=0                                            Premise(F447)
	S531= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S377,S530)
	S532= CtrlALUOut_MEM=0                                      Premise(F448)
	S533= CtrlALUOut_DMMU1=1                                    Premise(F449)
	S534= CtrlALUOut_DMMU2=0                                    Premise(F450)
	S535= CtrlALUOut_WB=1                                       Premise(F451)
	S536= CtrlA_MEM=0                                           Premise(F452)
	S537= CtrlA_WB=1                                            Premise(F453)
	S538= CtrlB_MEM=0                                           Premise(F454)
	S539= CtrlB_WB=1                                            Premise(F455)
	S540= CtrlICache=0                                          Premise(F456)
	S541= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S387,S540)
	S542= CtrlIMMU=0                                            Premise(F457)
	S543= CtrlIR_DMMU1=1                                        Premise(F458)
	S544= CtrlIR_DMMU2=0                                        Premise(F459)
	S545= CtrlIR_EX=0                                           Premise(F460)
	S546= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S392,S545)
	S547= CtrlIR_ID=0                                           Premise(F461)
	S548= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S394,S547)
	S549= CtrlIR_IMMU=0                                         Premise(F462)
	S550= CtrlIR_MEM=0                                          Premise(F463)
	S551= CtrlIR_WB=1                                           Premise(F464)
	S552= CtrlGPR=0                                             Premise(F465)
	S553= GPR[rS]=a                                             GPR-Hold(S399,S552)
	S554= CtrlIAddrReg=0                                        Premise(F466)
	S555= CtrlPC=0                                              Premise(F467)
	S556= CtrlPCInc=0                                           Premise(F468)
	S557= PC[CIA]=addr                                          PC-Hold(S403,S556)
	S558= PC[Out]=addr+4                                        PC-Hold(S404,S555,S556)
	S559= CtrlIMem=0                                            Premise(F469)
	S560= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S406,S559)
	S561= CtrlICacheReg=0                                       Premise(F470)
	S562= CtrlASIDIn=0                                          Premise(F471)
	S563= CtrlCP0=0                                             Premise(F472)
	S564= CP0[ASID]=pid                                         CP0-Hold(S410,S563)
	S565= CtrlEPCIn=0                                           Premise(F473)
	S566= CtrlExCodeIn=0                                        Premise(F474)
	S567= CtrlIRMux=0                                           Premise(F475)

WB	S568= A_EX.Out=FU(a)                                        A_EX-Out(S529)
	S569= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S529)
	S570= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S529)
	S571= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S531)
	S572= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S531)
	S573= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S531)
	S574= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S546)
	S575= IR_EX.Out31_26=12                                     IR_EX-Out(S546)
	S576= IR_EX.Out25_21=rS                                     IR_EX-Out(S546)
	S577= IR_EX.Out20_16=rD                                     IR_EX-Out(S546)
	S578= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S546)
	S579= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S548)
	S580= IR_ID.Out31_26=12                                     IR-Out(S548)
	S581= IR_ID.Out25_21=rS                                     IR-Out(S548)
	S582= IR_ID.Out20_16=rD                                     IR-Out(S548)
	S583= IR_ID.Out15_0=UIMM                                    IR-Out(S548)
	S584= PC.CIA=addr                                           PC-Out(S557)
	S585= PC.CIA31_28=addr[31:28]                               PC-Out(S557)
	S586= PC.Out=addr+4                                         PC-Out(S558)
	S587= CP0.ASID=pid                                          CP0-Read-ASID(S564)
	S588= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F664)
	S589= FU.OutID1=>A_EX.In                                    Premise(F665)
	S590= LIMMEXT.Out=>B_EX.In                                  Premise(F666)
	S591= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F667)
	S592= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F668)
	S593= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F669)
	S594= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F670)
	S595= FU.Bub_ID=>CU_ID.Bub                                  Premise(F671)
	S596= FU.Halt_ID=>CU_ID.Halt                                Premise(F672)
	S597= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F673)
	S598= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F674)
	S599= FU.Bub_IF=>CU_IF.Bub                                  Premise(F675)
	S600= FU.Halt_IF=>CU_IF.Halt                                Premise(F676)
	S601= ICache.Hit=>CU_IF.ICacheHit                           Premise(F677)
	S602= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F678)
	S603= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F679)
	S604= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F680)
	S605= ICache.Hit=>FU.ICacheHit                              Premise(F681)
	S606= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F682)
	S607= IR_ID.Out=>FU.IR_ID                                   Premise(F683)
	S608= FU.IR_ID={12,rS,rD,UIMM}                              Path(S579,S607)
	S609= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F684)
	S610= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F685)
	S611= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F686)
	S612= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F687)
	S613= FU.InEX_WReg=rD                                       Path(S577,S612)
	S614= GPR.Rdata1=>FU.InID1                                  Premise(F688)
	S615= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F689)
	S616= FU.InID1_RReg=rS                                      Path(S581,S615)
	S617= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F690)
	S618= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F691)
	S619= IR_ID.Out25_21=>GPR.RReg1                             Premise(F692)
	S620= GPR.RReg1=rS                                          Path(S581,S619)
	S621= GPR.Rdata1=a                                          GPR-Read(S620,S553)
	S622= FU.InID1=a                                            Path(S621,S614)
	S623= FU.OutID1=FU(a)                                       FU-Forward(S622)
	S624= A_EX.In=FU(a)                                         Path(S623,S589)
	S625= IR_WB.Out20_16=>GPR.WReg                              Premise(F693)
	S626= IMMU.Addr=>IAddrReg.In                                Premise(F694)
	S627= PC.Out=>ICache.IEA                                    Premise(F695)
	S628= ICache.IEA=addr+4                                     Path(S586,S627)
	S629= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S628)
	S630= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S629,S601)
	S631= FU.ICacheHit=ICacheHit(addr+4)                        Path(S629,S605)
	S632= ICache.Out=>ICacheReg.In                              Premise(F696)
	S633= PC.Out=>IMMU.IEA                                      Premise(F697)
	S634= IMMU.IEA=addr+4                                       Path(S586,S633)
	S635= CP0.ASID=>IMMU.PID                                    Premise(F698)
	S636= IMMU.PID=pid                                          Path(S587,S635)
	S637= IMMU.Addr={pid,addr+4}                                IMMU-Search(S636,S634)
	S638= IAddrReg.In={pid,addr+4}                              Path(S637,S626)
	S639= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S636,S634)
	S640= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S639,S602)
	S641= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F699)
	S642= IR_ID.Out=>IR_EX.In                                   Premise(F700)
	S643= IR_EX.In={12,rS,rD,UIMM}                              Path(S579,S642)
	S644= ICache.Out=>IR_ID.In                                  Premise(F701)
	S645= ICache.Out=>IR_IMMU.In                                Premise(F702)
	S646= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F703)
	S647= LIMMEXT.In=UIMM                                       Path(S583,S646)
	S648= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S647)
	S649= B_EX.In={16{0},UIMM}                                  Path(S648,S590)
	S650= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F704)
	S651= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F705)
	S652= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F706)
	S653= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F707)
	S654= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F708)
	S655= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F709)
	S656= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F710)
	S657= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F711)
	S658= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F712)
	S659= CU_EX.IRFunc1=rD                                      Path(S577,S658)
	S660= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F713)
	S661= CU_EX.IRFunc2=rS                                      Path(S576,S660)
	S662= IR_EX.Out31_26=>CU_EX.Op                              Premise(F714)
	S663= CU_EX.Op=12                                           Path(S575,S662)
	S664= CU_EX.Func=alu_add                                    CU_EX(S663)
	S665= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F715)
	S666= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F716)
	S667= CU_ID.IRFunc1=rD                                      Path(S582,S666)
	S668= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F717)
	S669= CU_ID.IRFunc2=rS                                      Path(S581,S668)
	S670= IR_ID.Out31_26=>CU_ID.Op                              Premise(F718)
	S671= CU_ID.Op=12                                           Path(S580,S670)
	S672= CU_ID.Func=alu_add                                    CU_ID(S671)
	S673= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F719)
	S674= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F720)
	S675= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F721)
	S676= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F722)
	S677= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F723)
	S678= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F724)
	S679= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F725)
	S680= IR_WB.Out31_26=>CU_WB.Op                              Premise(F726)
	S681= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F727)
	S682= CtrlA_EX=0                                            Premise(F728)
	S683= [A_EX]=FU(a)                                          A_EX-Hold(S529,S682)
	S684= CtrlB_EX=0                                            Premise(F729)
	S685= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S531,S684)
	S686= CtrlALUOut_MEM=0                                      Premise(F730)
	S687= CtrlALUOut_DMMU1=0                                    Premise(F731)
	S688= CtrlALUOut_DMMU2=0                                    Premise(F732)
	S689= CtrlALUOut_WB=0                                       Premise(F733)
	S690= CtrlA_MEM=0                                           Premise(F734)
	S691= CtrlA_WB=0                                            Premise(F735)
	S692= CtrlB_MEM=0                                           Premise(F736)
	S693= CtrlB_WB=0                                            Premise(F737)
	S694= CtrlICache=0                                          Premise(F738)
	S695= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S541,S694)
	S696= CtrlIMMU=0                                            Premise(F739)
	S697= CtrlIR_DMMU1=0                                        Premise(F740)
	S698= CtrlIR_DMMU2=0                                        Premise(F741)
	S699= CtrlIR_EX=0                                           Premise(F742)
	S700= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S546,S699)
	S701= CtrlIR_ID=0                                           Premise(F743)
	S702= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S548,S701)
	S703= CtrlIR_IMMU=0                                         Premise(F744)
	S704= CtrlIR_MEM=0                                          Premise(F745)
	S705= CtrlIR_WB=0                                           Premise(F746)
	S706= CtrlGPR=1                                             Premise(F747)
	S707= CtrlIAddrReg=0                                        Premise(F748)
	S708= CtrlPC=0                                              Premise(F749)
	S709= CtrlPCInc=0                                           Premise(F750)
	S710= PC[CIA]=addr                                          PC-Hold(S557,S709)
	S711= PC[Out]=addr+4                                        PC-Hold(S558,S708,S709)
	S712= CtrlIMem=0                                            Premise(F751)
	S713= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S560,S712)
	S714= CtrlICacheReg=0                                       Premise(F752)
	S715= CtrlASIDIn=0                                          Premise(F753)
	S716= CtrlCP0=0                                             Premise(F754)
	S717= CP0[ASID]=pid                                         CP0-Hold(S564,S716)
	S718= CtrlEPCIn=0                                           Premise(F755)
	S719= CtrlExCodeIn=0                                        Premise(F756)
	S720= CtrlIRMux=0                                           Premise(F757)

POST	S683= [A_EX]=FU(a)                                          A_EX-Hold(S529,S682)
	S685= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S531,S684)
	S695= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S541,S694)
	S700= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S546,S699)
	S702= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S548,S701)
	S710= PC[CIA]=addr                                          PC-Hold(S557,S709)
	S711= PC[Out]=addr+4                                        PC-Hold(S558,S708,S709)
	S713= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S560,S712)
	S717= CP0[ASID]=pid                                         CP0-Hold(S564,S716)

