Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jun 14 10:19:49 2018
| Host         : Arthur running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file StepSynthesizerMain_control_sets_placed.rpt
| Design       : StepSynthesizerMain
| Device       : xc7a100t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    30 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           13 |
| No           | No                    | Yes                    |              20 |            5 |
| No           | Yes                   | No                     |              98 |           32 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |              72 |           23 |
| Yes          | Yes                   | No                     |              42 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------------+----------------------------------------+------------------+----------------+
|       Clock Signal      |            Enable Signal            |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-------------------------+-------------------------------------+----------------------------------------+------------------+----------------+
|  SpeakerSinePlay/clk_sw |                                     |                                        |                1 |              1 |
|  Counter2/TFlip1/E[0]   |                                     |                                        |                1 |              3 |
|  ClockDivider/tmp_clk   | PlayToggle/Counter2En               | Reset_IBUF                             |                2 |              4 |
|  SpeakerSinePlay/clk_sw |                                     | SpeakerSinePlay/counter_div[3]_i_1_n_0 |                1 |              4 |
|  Clk_IBUF_BUFG          | DFlop0/en0                          | Reset_IBUF                             |                1 |              4 |
|  Clk_IBUF_BUFG          | DFlop5/en08_out                     | Reset_IBUF                             |                1 |              4 |
|  Clk_IBUF_BUFG          | DFlop4/en06_out                     | Reset_IBUF                             |                1 |              4 |
|  Clk_IBUF_BUFG          | DFlop1/en                           | Reset_IBUF                             |                1 |              4 |
|  Clk_IBUF_BUFG          | DFlop7/en012_out                    | Reset_IBUF                             |                1 |              4 |
|  Clk_IBUF_BUFG          | DFlop6/en010_out                    | Reset_IBUF                             |                1 |              4 |
|  Clk_IBUF_BUFG          | DFlop8/en014_out                    | Reset_IBUF                             |                1 |              4 |
|  Clk_IBUF_BUFG          | DFlop10/en018_out                   | Reset_IBUF                             |                1 |              4 |
|  Clk_IBUF_BUFG          | DFlop9/en016_out                    | Reset_IBUF                             |                4 |              4 |
|  Clk_IBUF_BUFG          | DFlop12/en022_out                   | Reset_IBUF                             |                1 |              4 |
|  Clk_IBUF_BUFG          | DFlop13/en024_out                   | Reset_IBUF                             |                1 |              4 |
|  Clk_IBUF_BUFG          | DFlop11/en020_out                   | Reset_IBUF                             |                1 |              4 |
|  Clk_IBUF_BUFG          | DFlop14/en026_out                   | Reset_IBUF                             |                1 |              4 |
|  Clk_IBUF_BUFG          | DFlop2/en02_out                     | Reset_IBUF                             |                1 |              4 |
|  Clk_IBUF_BUFG          | DFlop15/en028_out                   | Reset_IBUF                             |                1 |              4 |
|  Clk_IBUF_BUFG          | CIncr/q                             | Reset_IBUF                             |                2 |              4 |
|  Clk_IBUF_BUFG          | DFlop3/en04_out                     | Reset_IBUF                             |                1 |              4 |
|  Clk_IBUF_BUFG          | PWMSine/threshold_0                 |                                        |                1 |              8 |
|  clk_div                |                                     | PlayToggle/SR[0]                       |                7 |              8 |
|  Clk_IBUF_BUFG          |                                     | Reset_IBUF                             |                5 |             20 |
|  Clk_IBUF_BUFG          | Debounce1/sel                       | Debounce1/counter_set                  |                6 |             21 |
|  Clk_IBUF_BUFG          | Debounce2/counter_out[0]_i_2__0_n_0 | Debounce2/counter_set                  |                6 |             21 |
|  clk_div                |                                     | Counter2/TFlip1/CO[0]                  |                8 |             24 |
|  Clk_IBUF_BUFG          |                                     |                                        |               11 |             26 |
|  Clk_IBUF_BUFG          |                                     | ClockDivider/tmp_clk_0                 |                8 |             31 |
|  Clk_IBUF_BUFG          |                                     | SpeakerSinePlay/clk_sw_tmp             |                8 |             31 |
+-------------------------+-------------------------------------+----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 4      |                    19 |
| 8      |                     2 |
| 16+    |                     7 |
+--------+-----------------------+


