INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'LUT_64_9_decoder'...
WARNING:sim - A core named 'LUT_64_9_decoder' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'LUT_64_9_decoder'...
Delivering associated files for 'LUT_64_9_decoder'...
Delivering EJava files for 'LUT_64_9_decoder'...
Generating implementation netlist for 'LUT_64_9_decoder'...
INFO:sim - Pre-processing HDL files for 'LUT_64_9_decoder'...
Running synthesis for 'LUT_64_9_decoder'
Running ngcbuild...
Writing VHO instantiation template for 'LUT_64_9_decoder'...
Writing VHDL behavioral simulation model for 'LUT_64_9_decoder'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'LUT_64_9_decoder'...
Generating metadata file...
Generating ISE project...
XCO file found: LUT_64_9_decoder.xco
XMDF file found: LUT_64_9_decoder_xmdf.tcl
Adding D:/__GrantNCN/_PBAS/PBAS_V_CL/pbas_src/tmp/_cg/LUT_64_9_decoder.asy -view
all -origin_type imported
Adding D:/__GrantNCN/_PBAS/PBAS_V_CL/pbas_src/tmp/_cg/LUT_64_9_decoder.ngc -view
all -origin_type created
Checking file
"D:/__GrantNCN/_PBAS/PBAS_V_CL/pbas_src/tmp/_cg/LUT_64_9_decoder.ngc" for
project device match ...
File "D:/__GrantNCN/_PBAS/PBAS_V_CL/pbas_src/tmp/_cg/LUT_64_9_decoder.ngc"
device information matches project device.
Adding D:/__GrantNCN/_PBAS/PBAS_V_CL/pbas_src/tmp/_cg/LUT_64_9_decoder.sym -view
all -origin_type imported
Adding D:/__GrantNCN/_PBAS/PBAS_V_CL/pbas_src/tmp/_cg/LUT_64_9_decoder.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "D:/__GrantNCN/_PBAS/PBAS_V_CL/pbas_src/tmp/_cg/LUT_64_9_decoder.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/__GrantNCN/_PBAS/PBAS_V_CL/pbas_src/tmp/_cg/LUT_64_9_decoder.vho -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/LUT_64_9_decoder"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'LUT_64_9_decoder'.
