\hypertarget{structALT__GPIO__s}{}\section{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+s Struct Reference}
\label{structALT__GPIO__s}\index{ALT\_GPIO\_s@{ALT\_GPIO\_s}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structALT__GPIO__s_abdbe92c22923ed6f9be56131990854cb}\label{structALT__GPIO__s_abdbe92c22923ed6f9be56131990854cb}} 
volatile A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+S\+W\+P\+O\+R\+T\+A\+\_\+\+D\+R\+\_\+t {\bfseries gpio\+\_\+swporta\+\_\+dr}
\item 
\mbox{\Hypertarget{structALT__GPIO__s_a5b12b05e2d4a3f092eb7bdbed037dff2}\label{structALT__GPIO__s_a5b12b05e2d4a3f092eb7bdbed037dff2}} 
volatile A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+S\+W\+P\+O\+R\+T\+A\+\_\+\+D\+D\+R\+\_\+t {\bfseries gpio\+\_\+swporta\+\_\+ddr}
\item 
\mbox{\Hypertarget{structALT__GPIO__s_a7f4118ed82389677e630db70a2d6dde3}\label{structALT__GPIO__s_a7f4118ed82389677e630db70a2d6dde3}} 
volatile uint32\+\_\+t {\bfseries \+\_\+pad\+\_\+0x8\+\_\+0x2f} \mbox{[}10\mbox{]}
\item 
\mbox{\Hypertarget{structALT__GPIO__s_a7e166907ab801aa785736855d0ecb353}\label{structALT__GPIO__s_a7e166907ab801aa785736855d0ecb353}} 
volatile A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+I\+N\+T\+E\+N\+\_\+t {\bfseries gpio\+\_\+inten}
\item 
\mbox{\Hypertarget{structALT__GPIO__s_ac00cf78e0000589a0afed87f0a7b3aa6}\label{structALT__GPIO__s_ac00cf78e0000589a0afed87f0a7b3aa6}} 
volatile A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+I\+N\+T\+M\+S\+K\+\_\+t {\bfseries gpio\+\_\+intmask}
\item 
\mbox{\Hypertarget{structALT__GPIO__s_ad0774c7cbb0c02589080088eb9804b5a}\label{structALT__GPIO__s_ad0774c7cbb0c02589080088eb9804b5a}} 
volatile A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+I\+N\+T\+T\+Y\+P\+E\+\_\+\+L\+E\+V\+E\+L\+\_\+t {\bfseries gpio\+\_\+inttype\+\_\+level}
\item 
\mbox{\Hypertarget{structALT__GPIO__s_a9c7a5e1aa8b30adc8c6c9e1bed74e343}\label{structALT__GPIO__s_a9c7a5e1aa8b30adc8c6c9e1bed74e343}} 
volatile A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+I\+N\+T\+\_\+\+P\+O\+L\+\_\+t {\bfseries gpio\+\_\+int\+\_\+polarity}
\item 
\mbox{\Hypertarget{structALT__GPIO__s_a262608a82deb2b7adb45349c1ce03b33}\label{structALT__GPIO__s_a262608a82deb2b7adb45349c1ce03b33}} 
volatile A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+t {\bfseries gpio\+\_\+intstatus}
\item 
\mbox{\Hypertarget{structALT__GPIO__s_a6504f9d554b3a2f0ac4351353f21cb3e}\label{structALT__GPIO__s_a6504f9d554b3a2f0ac4351353f21cb3e}} 
volatile A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+R\+A\+W\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+t {\bfseries gpio\+\_\+raw\+\_\+intstatus}
\item 
\mbox{\Hypertarget{structALT__GPIO__s_aadb89cad12bad0b44a61ef52a5f0ef50}\label{structALT__GPIO__s_aadb89cad12bad0b44a61ef52a5f0ef50}} 
volatile A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+D\+E\+B\+O\+U\+N\+C\+E\+\_\+t {\bfseries gpio\+\_\+debounce}
\item 
\mbox{\Hypertarget{structALT__GPIO__s_a1c0344dfd012a16d8b300851d8dee9c7}\label{structALT__GPIO__s_a1c0344dfd012a16d8b300851d8dee9c7}} 
volatile A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+A\+\_\+\+E\+O\+I\+\_\+t {\bfseries gpio\+\_\+porta\+\_\+eoi}
\item 
\mbox{\Hypertarget{structALT__GPIO__s_a9a9f73e1861f2820ee96ba03d415972a}\label{structALT__GPIO__s_a9a9f73e1861f2820ee96ba03d415972a}} 
volatile A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+E\+X\+T\+\_\+\+P\+O\+R\+T\+A\+\_\+t {\bfseries gpio\+\_\+ext\+\_\+porta}
\item 
\mbox{\Hypertarget{structALT__GPIO__s_a69d8b104055b1d57c555e5f3698a3199}\label{structALT__GPIO__s_a69d8b104055b1d57c555e5f3698a3199}} 
volatile uint32\+\_\+t {\bfseries \+\_\+pad\+\_\+0x54\+\_\+0x5f} \mbox{[}3\mbox{]}
\item 
\mbox{\Hypertarget{structALT__GPIO__s_a965c6a5c0e4a056ecf85ab54725fa23c}\label{structALT__GPIO__s_a965c6a5c0e4a056ecf85ab54725fa23c}} 
volatile A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+L\+S\+\_\+\+S\+Y\+N\+C\+\_\+t {\bfseries gpio\+\_\+ls\+\_\+sync}
\item 
\mbox{\Hypertarget{structALT__GPIO__s_ac9d6ba696d2168de9570c4c2630ec00f}\label{structALT__GPIO__s_ac9d6ba696d2168de9570c4c2630ec00f}} 
volatile A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+I\+D\+\_\+\+C\+O\+D\+E\+\_\+t {\bfseries gpio\+\_\+id\+\_\+code}
\item 
\mbox{\Hypertarget{structALT__GPIO__s_a0f84310faa86c47dc25b915cfecc163e}\label{structALT__GPIO__s_a0f84310faa86c47dc25b915cfecc163e}} 
volatile uint32\+\_\+t {\bfseries \+\_\+pad\+\_\+0x68\+\_\+0x6b}
\item 
\mbox{\Hypertarget{structALT__GPIO__s_aaa8ade9c2cc38d36ac2761aab9193290}\label{structALT__GPIO__s_aaa8ade9c2cc38d36ac2761aab9193290}} 
volatile A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+V\+E\+R\+\_\+\+I\+D\+\_\+\+C\+O\+D\+E\+\_\+t {\bfseries gpio\+\_\+ver\+\_\+id\+\_\+code}
\item 
\mbox{\Hypertarget{structALT__GPIO__s_a7c89a61f84e3986ed8a2dce688b01251}\label{structALT__GPIO__s_a7c89a61f84e3986ed8a2dce688b01251}} 
volatile A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+C\+F\+G\+\_\+\+R\+E\+G2\+\_\+t {\bfseries gpio\+\_\+config\+\_\+reg2}
\item 
\mbox{\Hypertarget{structALT__GPIO__s_a1df4e81f675196bc4b973c227c5895de}\label{structALT__GPIO__s_a1df4e81f675196bc4b973c227c5895de}} 
volatile A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+C\+F\+G\+\_\+\+R\+E\+G1\+\_\+t {\bfseries gpio\+\_\+config\+\_\+reg1}
\item 
\mbox{\Hypertarget{structALT__GPIO__s_ad874413b2d4b9f094452680921f0b23f}\label{structALT__GPIO__s_ad874413b2d4b9f094452680921f0b23f}} 
volatile uint32\+\_\+t {\bfseries \+\_\+pad\+\_\+0x78\+\_\+0x80} \mbox{[}2\mbox{]}
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/include/bsp/socal/\mbox{\hyperlink{alt__gpio_8h}{alt\+\_\+gpio.\+h}}\end{DoxyCompactItemize}
