Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan 22 10:50:38 2024
| Host         : DESKTOP-181Q9KE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 755 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -27.421    -1856.363                    148                 1729        0.066        0.000                      0                 1729        3.000        0.000                       0                   758  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk        -27.421    -1856.363                    148                 1729        0.140        0.000                      0                 1729        4.500        0.000                       0                   754  
  clkfbout_sys_clk                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1      -27.420    -1856.236                    148                 1729        0.140        0.000                      0                 1729        4.500        0.000                       0                   754  
  clkfbout_sys_clk_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk        -27.421    -1856.363                    148                 1729        0.066        0.000                      0                 1729  
clk_out1_sys_clk    clk_out1_sys_clk_1      -27.421    -1856.363                    148                 1729        0.066        0.000                      0                 1729  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :          148  Failing Endpoints,  Worst Slack      -27.421ns,  Total Violation    -1856.363ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -27.421ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        37.328ns  (logic 28.951ns (77.559%)  route 8.377ns (22.441%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 9.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.754    36.992    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    37.089 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[21]_i_1/O
                         net (fo=1, routed)           0.000    37.089    teylor_arcsin/result_term_4[21]
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.260     9.355    teylor_arcsin/clk_out1
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[21]/C
                         clock pessimism              0.353     9.709    
                         clock uncertainty           -0.074     9.634    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)        0.033     9.667    teylor_arcsin/step_0_result_4_reg[21]
  -------------------------------------------------------------------
                         required time                          9.667    
                         arrival time                         -37.089    
  -------------------------------------------------------------------
                         slack                                -27.421    

Slack (VIOLATED) :        -27.397ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        37.303ns  (logic 28.951ns (77.610%)  route 8.352ns (22.390%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 9.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.729    36.967    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    37.064 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[1]_i_1/O
                         net (fo=1, routed)           0.000    37.064    teylor_arcsin/result_term_4[1]
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.260     9.355    teylor_arcsin/clk_out1
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[1]/C
                         clock pessimism              0.353     9.709    
                         clock uncertainty           -0.074     9.634    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)        0.032     9.666    teylor_arcsin/step_0_result_4_reg[1]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                         -37.064    
  -------------------------------------------------------------------
                         slack                                -27.397    

Slack (VIOLATED) :        -27.336ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        37.237ns  (logic 28.951ns (77.747%)  route 8.286ns (22.253%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 9.353 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.663    36.901    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y26         LUT3 (Prop_lut3_I1_O)        0.097    36.998 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[16]_i_1/O
                         net (fo=1, routed)           0.000    36.998    teylor_arcsin/result_term_4[16]
    SLICE_X11Y26         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.258     9.353    teylor_arcsin/clk_out1
    SLICE_X11Y26         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[16]/C
                         clock pessimism              0.353     9.707    
                         clock uncertainty           -0.074     9.632    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)        0.030     9.662    teylor_arcsin/step_0_result_4_reg[16]
  -------------------------------------------------------------------
                         required time                          9.662    
                         arrival time                         -36.998    
  -------------------------------------------------------------------
                         slack                                -27.336    

Slack (VIOLATED) :        -27.321ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        37.225ns  (logic 28.951ns (77.774%)  route 8.274ns (22.226%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 9.353 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.651    36.889    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y26         LUT3 (Prop_lut3_I1_O)        0.097    36.986 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[28]_i_1/O
                         net (fo=1, routed)           0.000    36.986    teylor_arcsin/result_term_4[28]
    SLICE_X11Y26         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.258     9.353    teylor_arcsin/clk_out1
    SLICE_X11Y26         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[28]/C
                         clock pessimism              0.353     9.707    
                         clock uncertainty           -0.074     9.632    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)        0.032     9.664    teylor_arcsin/step_0_result_4_reg[28]
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                         -36.986    
  -------------------------------------------------------------------
                         slack                                -27.321    

Slack (VIOLATED) :        -27.316ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        37.220ns  (logic 28.951ns (77.783%)  route 8.269ns (22.217%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 9.354 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.646    36.884    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.097    36.981 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[3]_i_1/O
                         net (fo=1, routed)           0.000    36.981    teylor_arcsin/result_term_4[3]
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.259     9.354    teylor_arcsin/clk_out1
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[3]/C
                         clock pessimism              0.353     9.708    
                         clock uncertainty           -0.074     9.633    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.032     9.665    teylor_arcsin/step_0_result_4_reg[3]
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                         -36.981    
  -------------------------------------------------------------------
                         slack                                -27.316    

Slack (VIOLATED) :        -27.316ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        37.218ns  (logic 28.951ns (77.787%)  route 8.267ns (22.213%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.649ns = ( 9.351 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.644    36.882    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.097    36.979 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[0]_i_1/O
                         net (fo=1, routed)           0.000    36.979    teylor_arcsin/result_term_4[0]
    SLICE_X13Y25         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.256     9.351    teylor_arcsin/clk_out1
    SLICE_X13Y25         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[0]/C
                         clock pessimism              0.353     9.705    
                         clock uncertainty           -0.074     9.630    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)        0.033     9.663    teylor_arcsin/step_0_result_4_reg[0]
  -------------------------------------------------------------------
                         required time                          9.663    
                         arrival time                         -36.979    
  -------------------------------------------------------------------
                         slack                                -27.316    

Slack (VIOLATED) :        -27.314ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        37.219ns  (logic 28.951ns (77.785%)  route 8.268ns (22.215%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 9.354 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.645    36.883    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.097    36.980 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[6]_i_1/O
                         net (fo=1, routed)           0.000    36.980    teylor_arcsin/result_term_4[6]
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.259     9.354    teylor_arcsin/clk_out1
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[6]/C
                         clock pessimism              0.353     9.708    
                         clock uncertainty           -0.074     9.633    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.033     9.666    teylor_arcsin/step_0_result_4_reg[6]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                         -36.980    
  -------------------------------------------------------------------
                         slack                                -27.314    

Slack (VIOLATED) :        -27.296ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        37.199ns  (logic 28.951ns (77.827%)  route 8.248ns (22.173%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 9.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.625    36.863    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    36.960 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[8]_i_1/O
                         net (fo=1, routed)           0.000    36.960    teylor_arcsin/result_term_4[8]
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.260     9.355    teylor_arcsin/clk_out1
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[8]/C
                         clock pessimism              0.353     9.709    
                         clock uncertainty           -0.074     9.634    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)        0.030     9.664    teylor_arcsin/step_0_result_4_reg[8]
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                         -36.960    
  -------------------------------------------------------------------
                         slack                                -27.296    

Slack (VIOLATED) :        -27.294ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        37.201ns  (logic 28.951ns (77.822%)  route 8.250ns (22.178%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.643ns = ( 9.357 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.627    36.865    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I1_O)        0.097    36.962 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[9]_i_1/O
                         net (fo=1, routed)           0.000    36.962    teylor_arcsin/result_term_4[9]
    SLICE_X11Y29         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.262     9.357    teylor_arcsin/clk_out1
    SLICE_X11Y29         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[9]/C
                         clock pessimism              0.353     9.711    
                         clock uncertainty           -0.074     9.636    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)        0.032     9.668    teylor_arcsin/step_0_result_4_reg[9]
  -------------------------------------------------------------------
                         required time                          9.668    
                         arrival time                         -36.962    
  -------------------------------------------------------------------
                         slack                                -27.294    

Slack (VIOLATED) :        -27.292ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        37.194ns  (logic 28.951ns (77.837%)  route 8.243ns (22.163%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 9.354 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.620    36.858    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.097    36.955 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[7]_i_1/O
                         net (fo=1, routed)           0.000    36.955    teylor_arcsin/result_term_4[7]
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.259     9.354    teylor_arcsin/clk_out1
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[7]/C
                         clock pessimism              0.353     9.708    
                         clock uncertainty           -0.074     9.633    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.030     9.663    teylor_arcsin/step_0_result_4_reg[7]
  -------------------------------------------------------------------
                         required time                          9.663    
                         arrival time                         -36.955    
  -------------------------------------------------------------------
                         slack                                -27.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.764%)  route 0.059ns (24.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.626    -0.538    udm/udm_controller/clk_out1
    SLICE_X33Y23         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.059    -0.337    udm/uart_tx/tx_dout_bo[6]
    SLICE_X32Y23         LUT4 (Prop_lut4_I0_O)        0.045    -0.292 r  udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    udm/uart_tx/databuf[6]
    SLICE_X32Y23         FDRE                                         r  udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.897    -0.776    udm/uart_tx/clk_out1
    SLICE_X32Y23         FDRE                                         r  udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.252    -0.525    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.092    -0.433    udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.081%)  route 0.066ns (31.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.631    -0.533    udm/uart_rx/clk_out1
    SLICE_X21Y29         FDRE                                         r  udm/uart_rx/clk_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  udm/uart_rx/clk_counter_reg[11]/Q
                         net (fo=4, routed)           0.066    -0.326    udm/uart_rx/clk_counter_reg_n_0_[11]
    SLICE_X20Y29         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.905    -0.768    udm/uart_rx/clk_out1
    SLICE_X20Y29         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[8]/C
                         clock pessimism              0.249    -0.520    
    SLICE_X20Y29         FDRE (Hold_fdre_C_D)         0.047    -0.473    udm/uart_rx/bitperiod_o_reg[8]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 csr_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.382%)  route 0.107ns (36.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.633    -0.531    clk_gen
    SLICE_X31Y16         FDRE                                         r  csr_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  csr_rdata_reg[27]/Q
                         net (fo=1, routed)           0.107    -0.282    udm/udm_controller/RD_DATA_reg_reg[27]_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  udm/udm_controller/RD_DATA_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    udm/udm_controller/RD_DATA_reg[27]
    SLICE_X30Y17         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.904    -0.769    udm/udm_controller/clk_out1
    SLICE_X30Y17         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/C
                         clock pessimism              0.252    -0.518    
    SLICE_X30Y17         FDRE (Hold_fdre_C_D)         0.120    -0.398    udm/udm_controller/RD_DATA_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 udm/uart_rx/dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/dout_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.189ns (65.238%)  route 0.101ns (34.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.627    -0.537    udm/uart_rx/clk_out1
    SLICE_X23Y25         FDRE                                         r  udm/uart_rx/dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  udm/uart_rx/dout_bo_reg[6]/Q
                         net (fo=4, routed)           0.101    -0.295    udm/uart_rx/rx_data[6]
    SLICE_X22Y25         LUT2 (Prop_lut2_I0_O)        0.048    -0.247 r  udm/uart_rx/dout_bo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    udm/uart_rx/dout_bo[5]
    SLICE_X22Y25         FDRE                                         r  udm/uart_rx/dout_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.900    -0.773    udm/uart_rx/clk_out1
    SLICE_X22Y25         FDRE                                         r  udm/uart_rx/dout_bo_reg[5]/C
                         clock pessimism              0.250    -0.524    
    SLICE_X22Y25         FDRE (Hold_fdre_C_D)         0.107    -0.417    udm/uart_rx/dout_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 csr_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.955%)  route 0.141ns (43.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.629    -0.535    clk_gen
    SLICE_X29Y20         FDRE                                         r  csr_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  csr_rdata_reg[5]/Q
                         net (fo=1, routed)           0.141    -0.253    udm/udm_controller/RD_DATA_reg_reg[5]_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.208 r  udm/udm_controller/RD_DATA_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    udm/udm_controller/RD_DATA_reg[5]
    SLICE_X30Y20         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.901    -0.772    udm/udm_controller/clk_out1
    SLICE_X30Y20         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/C
                         clock pessimism              0.272    -0.501    
    SLICE_X30Y20         FDRE (Hold_fdre_C_D)         0.121    -0.380    udm/udm_controller/RD_DATA_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.877%)  route 0.116ns (45.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.630    -0.534    udm/uart_rx/clk_out1
    SLICE_X21Y27         FDRE                                         r  udm/uart_rx/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  udm/uart_rx/clk_counter_reg[4]/Q
                         net (fo=4, routed)           0.116    -0.277    udm/uart_rx/clk_counter_reg_n_0_[4]
    SLICE_X22Y28         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.904    -0.769    udm/uart_rx/clk_out1
    SLICE_X22Y28         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[1]/C
                         clock pessimism              0.250    -0.520    
    SLICE_X22Y28         FDRE (Hold_fdre_C_D)         0.070    -0.450    udm/uart_rx/bitperiod_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 udm/uart_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/tx_done_tick_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.296%)  route 0.130ns (40.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.625    -0.539    udm/uart_tx/clk_out1
    SLICE_X31Y25         FDRE                                         r  udm/uart_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  udm/uart_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=51, routed)          0.130    -0.268    udm/uart_tx/state__0[0]
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.048    -0.220 r  udm/uart_tx/tx_done_tick_o_i_1/O
                         net (fo=1, routed)           0.000    -0.220    udm/uart_tx/tx_done_tick_o_i_1_n_0
    SLICE_X30Y25         FDRE                                         r  udm/uart_tx/tx_done_tick_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.896    -0.777    udm/uart_tx/clk_out1
    SLICE_X30Y25         FDRE                                         r  udm/uart_tx/tx_done_tick_o_reg/C
                         clock pessimism              0.252    -0.526    
    SLICE_X30Y25         FDRE (Hold_fdre_C_D)         0.131    -0.395    udm/uart_tx/tx_done_tick_o_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.403%)  route 0.094ns (33.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.626    -0.538    udm/uart_tx/clk_out1
    SLICE_X32Y23         FDRE                                         r  udm/uart_tx/databuf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  udm/uart_tx/databuf_reg[6]/Q
                         net (fo=1, routed)           0.094    -0.303    udm/uart_tx/in13[5]
    SLICE_X31Y23         LUT4 (Prop_lut4_I3_O)        0.045    -0.258 r  udm/uart_tx/databuf[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    udm/uart_tx/databuf[5]
    SLICE_X31Y23         FDRE                                         r  udm/uart_tx/databuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.897    -0.776    udm/uart_tx/clk_out1
    SLICE_X31Y23         FDRE                                         r  udm/uart_tx/databuf_reg[5]/C
                         clock pessimism              0.252    -0.525    
    SLICE_X31Y23         FDRE (Hold_fdre_C_D)         0.092    -0.433    udm/uart_tx/databuf_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.931%)  route 0.100ns (35.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.628    -0.536    clk_gen
    SLICE_X31Y21         FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  LED_reg[11]/Q
                         net (fo=1, routed)           0.100    -0.294    udm/udm_controller/csr_rdata_reg[15][11]
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.045    -0.249 r  udm/udm_controller/csr_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    udm_n_60
    SLICE_X31Y20         FDRE                                         r  csr_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.901    -0.772    clk_gen
    SLICE_X31Y20         FDRE                                         r  csr_rdata_reg[11]/C
                         clock pessimism              0.252    -0.521    
    SLICE_X31Y20         FDRE (Hold_fdre_C_D)         0.092    -0.429    csr_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.148%)  route 0.100ns (34.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.625    -0.539    udm/udm_controller/clk_out1
    SLICE_X33Y24         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  udm/udm_controller/tx_dout_bo_reg[0]/Q
                         net (fo=2, routed)           0.100    -0.298    udm/uart_tx/tx_dout_bo[0]
    SLICE_X32Y24         LUT4 (Prop_lut4_I0_O)        0.045    -0.253 r  udm/uart_tx/databuf[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    udm/uart_tx/databuf[0]
    SLICE_X32Y24         FDRE                                         r  udm/uart_tx/databuf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.896    -0.777    udm/uart_tx/clk_out1
    SLICE_X32Y24         FDRE                                         r  udm/uart_tx/databuf_reg[0]/C
                         clock pessimism              0.252    -0.526    
    SLICE_X32Y24         FDRE (Hold_fdre_C_D)         0.091    -0.435    udm/uart_tx/databuf_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y3      testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y3      testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y21     LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y23     LED_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y21     LED_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y22     LED_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y21     LED_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y24     LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y22     LED_reg[10]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y24     LED_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y23     LED_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y23     LED_reg[14]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y22     LED_reg[15]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y22     LED_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y22     LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y24     LED_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y24     LED_reg[4]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y22     LED_reg[5]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y21     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y21     LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y21     LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y24     LED_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y21     LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y21     LED_reg[12]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y21     LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y21     LED_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y21     LED_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y21     LED_reg[3]_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :          148  Failing Endpoints,  Worst Slack      -27.420ns,  Total Violation    -1856.236ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -27.420ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        37.328ns  (logic 28.951ns (77.559%)  route 8.377ns (22.441%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 9.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.754    36.992    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    37.089 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[21]_i_1/O
                         net (fo=1, routed)           0.000    37.089    teylor_arcsin/result_term_4[21]
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.260     9.355    teylor_arcsin/clk_out1
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[21]/C
                         clock pessimism              0.353     9.709    
                         clock uncertainty           -0.074     9.635    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)        0.033     9.668    teylor_arcsin/step_0_result_4_reg[21]
  -------------------------------------------------------------------
                         required time                          9.668    
                         arrival time                         -37.089    
  -------------------------------------------------------------------
                         slack                                -27.420    

Slack (VIOLATED) :        -27.397ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        37.303ns  (logic 28.951ns (77.610%)  route 8.352ns (22.390%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 9.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.729    36.967    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    37.064 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[1]_i_1/O
                         net (fo=1, routed)           0.000    37.064    teylor_arcsin/result_term_4[1]
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.260     9.355    teylor_arcsin/clk_out1
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[1]/C
                         clock pessimism              0.353     9.709    
                         clock uncertainty           -0.074     9.635    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)        0.032     9.667    teylor_arcsin/step_0_result_4_reg[1]
  -------------------------------------------------------------------
                         required time                          9.667    
                         arrival time                         -37.064    
  -------------------------------------------------------------------
                         slack                                -27.397    

Slack (VIOLATED) :        -27.335ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        37.237ns  (logic 28.951ns (77.747%)  route 8.286ns (22.253%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 9.353 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.663    36.901    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y26         LUT3 (Prop_lut3_I1_O)        0.097    36.998 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[16]_i_1/O
                         net (fo=1, routed)           0.000    36.998    teylor_arcsin/result_term_4[16]
    SLICE_X11Y26         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.258     9.353    teylor_arcsin/clk_out1
    SLICE_X11Y26         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[16]/C
                         clock pessimism              0.353     9.707    
                         clock uncertainty           -0.074     9.633    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)        0.030     9.663    teylor_arcsin/step_0_result_4_reg[16]
  -------------------------------------------------------------------
                         required time                          9.663    
                         arrival time                         -36.998    
  -------------------------------------------------------------------
                         slack                                -27.335    

Slack (VIOLATED) :        -27.320ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        37.225ns  (logic 28.951ns (77.774%)  route 8.274ns (22.226%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 9.353 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.651    36.889    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y26         LUT3 (Prop_lut3_I1_O)        0.097    36.986 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[28]_i_1/O
                         net (fo=1, routed)           0.000    36.986    teylor_arcsin/result_term_4[28]
    SLICE_X11Y26         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.258     9.353    teylor_arcsin/clk_out1
    SLICE_X11Y26         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[28]/C
                         clock pessimism              0.353     9.707    
                         clock uncertainty           -0.074     9.633    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)        0.032     9.665    teylor_arcsin/step_0_result_4_reg[28]
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                         -36.986    
  -------------------------------------------------------------------
                         slack                                -27.320    

Slack (VIOLATED) :        -27.315ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        37.220ns  (logic 28.951ns (77.783%)  route 8.269ns (22.217%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 9.354 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.646    36.884    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.097    36.981 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[3]_i_1/O
                         net (fo=1, routed)           0.000    36.981    teylor_arcsin/result_term_4[3]
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.259     9.354    teylor_arcsin/clk_out1
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[3]/C
                         clock pessimism              0.353     9.708    
                         clock uncertainty           -0.074     9.634    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.032     9.666    teylor_arcsin/step_0_result_4_reg[3]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                         -36.981    
  -------------------------------------------------------------------
                         slack                                -27.315    

Slack (VIOLATED) :        -27.315ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        37.218ns  (logic 28.951ns (77.787%)  route 8.267ns (22.213%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.649ns = ( 9.351 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.644    36.882    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.097    36.979 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[0]_i_1/O
                         net (fo=1, routed)           0.000    36.979    teylor_arcsin/result_term_4[0]
    SLICE_X13Y25         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.256     9.351    teylor_arcsin/clk_out1
    SLICE_X13Y25         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[0]/C
                         clock pessimism              0.353     9.705    
                         clock uncertainty           -0.074     9.631    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)        0.033     9.664    teylor_arcsin/step_0_result_4_reg[0]
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                         -36.979    
  -------------------------------------------------------------------
                         slack                                -27.315    

Slack (VIOLATED) :        -27.313ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        37.219ns  (logic 28.951ns (77.785%)  route 8.268ns (22.215%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 9.354 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.645    36.883    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.097    36.980 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[6]_i_1/O
                         net (fo=1, routed)           0.000    36.980    teylor_arcsin/result_term_4[6]
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.259     9.354    teylor_arcsin/clk_out1
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[6]/C
                         clock pessimism              0.353     9.708    
                         clock uncertainty           -0.074     9.634    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.033     9.667    teylor_arcsin/step_0_result_4_reg[6]
  -------------------------------------------------------------------
                         required time                          9.667    
                         arrival time                         -36.980    
  -------------------------------------------------------------------
                         slack                                -27.313    

Slack (VIOLATED) :        -27.295ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        37.199ns  (logic 28.951ns (77.827%)  route 8.248ns (22.173%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 9.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.625    36.863    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    36.960 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[8]_i_1/O
                         net (fo=1, routed)           0.000    36.960    teylor_arcsin/result_term_4[8]
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.260     9.355    teylor_arcsin/clk_out1
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[8]/C
                         clock pessimism              0.353     9.709    
                         clock uncertainty           -0.074     9.635    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)        0.030     9.665    teylor_arcsin/step_0_result_4_reg[8]
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                         -36.960    
  -------------------------------------------------------------------
                         slack                                -27.295    

Slack (VIOLATED) :        -27.293ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        37.201ns  (logic 28.951ns (77.822%)  route 8.250ns (22.178%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.643ns = ( 9.357 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.627    36.865    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I1_O)        0.097    36.962 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[9]_i_1/O
                         net (fo=1, routed)           0.000    36.962    teylor_arcsin/result_term_4[9]
    SLICE_X11Y29         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.262     9.357    teylor_arcsin/clk_out1
    SLICE_X11Y29         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[9]/C
                         clock pessimism              0.353     9.711    
                         clock uncertainty           -0.074     9.637    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)        0.032     9.669    teylor_arcsin/step_0_result_4_reg[9]
  -------------------------------------------------------------------
                         required time                          9.669    
                         arrival time                         -36.962    
  -------------------------------------------------------------------
                         slack                                -27.293    

Slack (VIOLATED) :        -27.291ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        37.194ns  (logic 28.951ns (77.837%)  route 8.243ns (22.163%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 9.354 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.620    36.858    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.097    36.955 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[7]_i_1/O
                         net (fo=1, routed)           0.000    36.955    teylor_arcsin/result_term_4[7]
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.259     9.354    teylor_arcsin/clk_out1
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[7]/C
                         clock pessimism              0.353     9.708    
                         clock uncertainty           -0.074     9.634    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.030     9.664    teylor_arcsin/step_0_result_4_reg[7]
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                         -36.955    
  -------------------------------------------------------------------
                         slack                                -27.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.764%)  route 0.059ns (24.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.626    -0.538    udm/udm_controller/clk_out1
    SLICE_X33Y23         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.059    -0.337    udm/uart_tx/tx_dout_bo[6]
    SLICE_X32Y23         LUT4 (Prop_lut4_I0_O)        0.045    -0.292 r  udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    udm/uart_tx/databuf[6]
    SLICE_X32Y23         FDRE                                         r  udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.897    -0.776    udm/uart_tx/clk_out1
    SLICE_X32Y23         FDRE                                         r  udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.252    -0.525    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.092    -0.433    udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.081%)  route 0.066ns (31.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.631    -0.533    udm/uart_rx/clk_out1
    SLICE_X21Y29         FDRE                                         r  udm/uart_rx/clk_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  udm/uart_rx/clk_counter_reg[11]/Q
                         net (fo=4, routed)           0.066    -0.326    udm/uart_rx/clk_counter_reg_n_0_[11]
    SLICE_X20Y29         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.905    -0.768    udm/uart_rx/clk_out1
    SLICE_X20Y29         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[8]/C
                         clock pessimism              0.249    -0.520    
    SLICE_X20Y29         FDRE (Hold_fdre_C_D)         0.047    -0.473    udm/uart_rx/bitperiod_o_reg[8]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 csr_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.382%)  route 0.107ns (36.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.633    -0.531    clk_gen
    SLICE_X31Y16         FDRE                                         r  csr_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  csr_rdata_reg[27]/Q
                         net (fo=1, routed)           0.107    -0.282    udm/udm_controller/RD_DATA_reg_reg[27]_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  udm/udm_controller/RD_DATA_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    udm/udm_controller/RD_DATA_reg[27]
    SLICE_X30Y17         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.904    -0.769    udm/udm_controller/clk_out1
    SLICE_X30Y17         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/C
                         clock pessimism              0.252    -0.518    
    SLICE_X30Y17         FDRE (Hold_fdre_C_D)         0.120    -0.398    udm/udm_controller/RD_DATA_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 udm/uart_rx/dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/dout_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.189ns (65.238%)  route 0.101ns (34.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.627    -0.537    udm/uart_rx/clk_out1
    SLICE_X23Y25         FDRE                                         r  udm/uart_rx/dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  udm/uart_rx/dout_bo_reg[6]/Q
                         net (fo=4, routed)           0.101    -0.295    udm/uart_rx/rx_data[6]
    SLICE_X22Y25         LUT2 (Prop_lut2_I0_O)        0.048    -0.247 r  udm/uart_rx/dout_bo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    udm/uart_rx/dout_bo[5]
    SLICE_X22Y25         FDRE                                         r  udm/uart_rx/dout_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.900    -0.773    udm/uart_rx/clk_out1
    SLICE_X22Y25         FDRE                                         r  udm/uart_rx/dout_bo_reg[5]/C
                         clock pessimism              0.250    -0.524    
    SLICE_X22Y25         FDRE (Hold_fdre_C_D)         0.107    -0.417    udm/uart_rx/dout_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 csr_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.955%)  route 0.141ns (43.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.629    -0.535    clk_gen
    SLICE_X29Y20         FDRE                                         r  csr_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  csr_rdata_reg[5]/Q
                         net (fo=1, routed)           0.141    -0.253    udm/udm_controller/RD_DATA_reg_reg[5]_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.208 r  udm/udm_controller/RD_DATA_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    udm/udm_controller/RD_DATA_reg[5]
    SLICE_X30Y20         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.901    -0.772    udm/udm_controller/clk_out1
    SLICE_X30Y20         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/C
                         clock pessimism              0.272    -0.501    
    SLICE_X30Y20         FDRE (Hold_fdre_C_D)         0.121    -0.380    udm/udm_controller/RD_DATA_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.877%)  route 0.116ns (45.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.630    -0.534    udm/uart_rx/clk_out1
    SLICE_X21Y27         FDRE                                         r  udm/uart_rx/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  udm/uart_rx/clk_counter_reg[4]/Q
                         net (fo=4, routed)           0.116    -0.277    udm/uart_rx/clk_counter_reg_n_0_[4]
    SLICE_X22Y28         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.904    -0.769    udm/uart_rx/clk_out1
    SLICE_X22Y28         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[1]/C
                         clock pessimism              0.250    -0.520    
    SLICE_X22Y28         FDRE (Hold_fdre_C_D)         0.070    -0.450    udm/uart_rx/bitperiod_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 udm/uart_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/tx_done_tick_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.296%)  route 0.130ns (40.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.625    -0.539    udm/uart_tx/clk_out1
    SLICE_X31Y25         FDRE                                         r  udm/uart_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  udm/uart_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=51, routed)          0.130    -0.268    udm/uart_tx/state__0[0]
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.048    -0.220 r  udm/uart_tx/tx_done_tick_o_i_1/O
                         net (fo=1, routed)           0.000    -0.220    udm/uart_tx/tx_done_tick_o_i_1_n_0
    SLICE_X30Y25         FDRE                                         r  udm/uart_tx/tx_done_tick_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.896    -0.777    udm/uart_tx/clk_out1
    SLICE_X30Y25         FDRE                                         r  udm/uart_tx/tx_done_tick_o_reg/C
                         clock pessimism              0.252    -0.526    
    SLICE_X30Y25         FDRE (Hold_fdre_C_D)         0.131    -0.395    udm/uart_tx/tx_done_tick_o_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.403%)  route 0.094ns (33.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.626    -0.538    udm/uart_tx/clk_out1
    SLICE_X32Y23         FDRE                                         r  udm/uart_tx/databuf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  udm/uart_tx/databuf_reg[6]/Q
                         net (fo=1, routed)           0.094    -0.303    udm/uart_tx/in13[5]
    SLICE_X31Y23         LUT4 (Prop_lut4_I3_O)        0.045    -0.258 r  udm/uart_tx/databuf[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    udm/uart_tx/databuf[5]
    SLICE_X31Y23         FDRE                                         r  udm/uart_tx/databuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.897    -0.776    udm/uart_tx/clk_out1
    SLICE_X31Y23         FDRE                                         r  udm/uart_tx/databuf_reg[5]/C
                         clock pessimism              0.252    -0.525    
    SLICE_X31Y23         FDRE (Hold_fdre_C_D)         0.092    -0.433    udm/uart_tx/databuf_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.931%)  route 0.100ns (35.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.628    -0.536    clk_gen
    SLICE_X31Y21         FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  LED_reg[11]/Q
                         net (fo=1, routed)           0.100    -0.294    udm/udm_controller/csr_rdata_reg[15][11]
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.045    -0.249 r  udm/udm_controller/csr_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    udm_n_60
    SLICE_X31Y20         FDRE                                         r  csr_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.901    -0.772    clk_gen
    SLICE_X31Y20         FDRE                                         r  csr_rdata_reg[11]/C
                         clock pessimism              0.252    -0.521    
    SLICE_X31Y20         FDRE (Hold_fdre_C_D)         0.092    -0.429    csr_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.148%)  route 0.100ns (34.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.625    -0.539    udm/udm_controller/clk_out1
    SLICE_X33Y24         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  udm/udm_controller/tx_dout_bo_reg[0]/Q
                         net (fo=2, routed)           0.100    -0.298    udm/uart_tx/tx_dout_bo[0]
    SLICE_X32Y24         LUT4 (Prop_lut4_I0_O)        0.045    -0.253 r  udm/uart_tx/databuf[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    udm/uart_tx/databuf[0]
    SLICE_X32Y24         FDRE                                         r  udm/uart_tx/databuf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.896    -0.777    udm/uart_tx/clk_out1
    SLICE_X32Y24         FDRE                                         r  udm/uart_tx/databuf_reg[0]/C
                         clock pessimism              0.252    -0.526    
    SLICE_X32Y24         FDRE (Hold_fdre_C_D)         0.091    -0.435    udm/uart_tx/databuf_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y3      testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y3      testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y21     LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y23     LED_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y21     LED_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y22     LED_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y21     LED_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y24     LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y22     LED_reg[10]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y24     LED_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y23     LED_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y23     LED_reg[14]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y22     LED_reg[15]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y22     LED_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y22     LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y24     LED_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y24     LED_reg[4]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y22     LED_reg[5]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y21     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y21     LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y21     LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y24     LED_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y21     LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y21     LED_reg[12]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y21     LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y21     LED_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y21     LED_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y21     LED_reg[3]_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :          148  Failing Endpoints,  Worst Slack      -27.421ns,  Total Violation    -1856.363ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -27.421ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        37.328ns  (logic 28.951ns (77.559%)  route 8.377ns (22.441%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 9.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.754    36.992    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    37.089 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[21]_i_1/O
                         net (fo=1, routed)           0.000    37.089    teylor_arcsin/result_term_4[21]
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.260     9.355    teylor_arcsin/clk_out1
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[21]/C
                         clock pessimism              0.353     9.709    
                         clock uncertainty           -0.074     9.634    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)        0.033     9.667    teylor_arcsin/step_0_result_4_reg[21]
  -------------------------------------------------------------------
                         required time                          9.667    
                         arrival time                         -37.089    
  -------------------------------------------------------------------
                         slack                                -27.421    

Slack (VIOLATED) :        -27.397ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        37.303ns  (logic 28.951ns (77.610%)  route 8.352ns (22.390%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 9.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.729    36.967    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    37.064 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[1]_i_1/O
                         net (fo=1, routed)           0.000    37.064    teylor_arcsin/result_term_4[1]
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.260     9.355    teylor_arcsin/clk_out1
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[1]/C
                         clock pessimism              0.353     9.709    
                         clock uncertainty           -0.074     9.634    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)        0.032     9.666    teylor_arcsin/step_0_result_4_reg[1]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                         -37.064    
  -------------------------------------------------------------------
                         slack                                -27.397    

Slack (VIOLATED) :        -27.336ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        37.237ns  (logic 28.951ns (77.747%)  route 8.286ns (22.253%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 9.353 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.663    36.901    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y26         LUT3 (Prop_lut3_I1_O)        0.097    36.998 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[16]_i_1/O
                         net (fo=1, routed)           0.000    36.998    teylor_arcsin/result_term_4[16]
    SLICE_X11Y26         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.258     9.353    teylor_arcsin/clk_out1
    SLICE_X11Y26         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[16]/C
                         clock pessimism              0.353     9.707    
                         clock uncertainty           -0.074     9.632    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)        0.030     9.662    teylor_arcsin/step_0_result_4_reg[16]
  -------------------------------------------------------------------
                         required time                          9.662    
                         arrival time                         -36.998    
  -------------------------------------------------------------------
                         slack                                -27.336    

Slack (VIOLATED) :        -27.321ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        37.225ns  (logic 28.951ns (77.774%)  route 8.274ns (22.226%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 9.353 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.651    36.889    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y26         LUT3 (Prop_lut3_I1_O)        0.097    36.986 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[28]_i_1/O
                         net (fo=1, routed)           0.000    36.986    teylor_arcsin/result_term_4[28]
    SLICE_X11Y26         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.258     9.353    teylor_arcsin/clk_out1
    SLICE_X11Y26         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[28]/C
                         clock pessimism              0.353     9.707    
                         clock uncertainty           -0.074     9.632    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)        0.032     9.664    teylor_arcsin/step_0_result_4_reg[28]
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                         -36.986    
  -------------------------------------------------------------------
                         slack                                -27.321    

Slack (VIOLATED) :        -27.316ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        37.220ns  (logic 28.951ns (77.783%)  route 8.269ns (22.217%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 9.354 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.646    36.884    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.097    36.981 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[3]_i_1/O
                         net (fo=1, routed)           0.000    36.981    teylor_arcsin/result_term_4[3]
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.259     9.354    teylor_arcsin/clk_out1
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[3]/C
                         clock pessimism              0.353     9.708    
                         clock uncertainty           -0.074     9.633    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.032     9.665    teylor_arcsin/step_0_result_4_reg[3]
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                         -36.981    
  -------------------------------------------------------------------
                         slack                                -27.316    

Slack (VIOLATED) :        -27.316ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        37.218ns  (logic 28.951ns (77.787%)  route 8.267ns (22.213%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.649ns = ( 9.351 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.644    36.882    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.097    36.979 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[0]_i_1/O
                         net (fo=1, routed)           0.000    36.979    teylor_arcsin/result_term_4[0]
    SLICE_X13Y25         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.256     9.351    teylor_arcsin/clk_out1
    SLICE_X13Y25         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[0]/C
                         clock pessimism              0.353     9.705    
                         clock uncertainty           -0.074     9.630    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)        0.033     9.663    teylor_arcsin/step_0_result_4_reg[0]
  -------------------------------------------------------------------
                         required time                          9.663    
                         arrival time                         -36.979    
  -------------------------------------------------------------------
                         slack                                -27.316    

Slack (VIOLATED) :        -27.314ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        37.219ns  (logic 28.951ns (77.785%)  route 8.268ns (22.215%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 9.354 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.645    36.883    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.097    36.980 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[6]_i_1/O
                         net (fo=1, routed)           0.000    36.980    teylor_arcsin/result_term_4[6]
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.259     9.354    teylor_arcsin/clk_out1
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[6]/C
                         clock pessimism              0.353     9.708    
                         clock uncertainty           -0.074     9.633    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.033     9.666    teylor_arcsin/step_0_result_4_reg[6]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                         -36.980    
  -------------------------------------------------------------------
                         slack                                -27.314    

Slack (VIOLATED) :        -27.296ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        37.199ns  (logic 28.951ns (77.827%)  route 8.248ns (22.173%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 9.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.625    36.863    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    36.960 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[8]_i_1/O
                         net (fo=1, routed)           0.000    36.960    teylor_arcsin/result_term_4[8]
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.260     9.355    teylor_arcsin/clk_out1
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[8]/C
                         clock pessimism              0.353     9.709    
                         clock uncertainty           -0.074     9.634    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)        0.030     9.664    teylor_arcsin/step_0_result_4_reg[8]
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                         -36.960    
  -------------------------------------------------------------------
                         slack                                -27.296    

Slack (VIOLATED) :        -27.294ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        37.201ns  (logic 28.951ns (77.822%)  route 8.250ns (22.178%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.643ns = ( 9.357 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.627    36.865    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I1_O)        0.097    36.962 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[9]_i_1/O
                         net (fo=1, routed)           0.000    36.962    teylor_arcsin/result_term_4[9]
    SLICE_X11Y29         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.262     9.357    teylor_arcsin/clk_out1
    SLICE_X11Y29         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[9]/C
                         clock pessimism              0.353     9.711    
                         clock uncertainty           -0.074     9.636    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)        0.032     9.668    teylor_arcsin/step_0_result_4_reg[9]
  -------------------------------------------------------------------
                         required time                          9.668    
                         arrival time                         -36.962    
  -------------------------------------------------------------------
                         slack                                -27.294    

Slack (VIOLATED) :        -27.292ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        37.194ns  (logic 28.951ns (77.837%)  route 8.243ns (22.163%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 9.354 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.620    36.858    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.097    36.955 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[7]_i_1/O
                         net (fo=1, routed)           0.000    36.955    teylor_arcsin/result_term_4[7]
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.259     9.354    teylor_arcsin/clk_out1
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[7]/C
                         clock pessimism              0.353     9.708    
                         clock uncertainty           -0.074     9.633    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.030     9.663    teylor_arcsin/step_0_result_4_reg[7]
  -------------------------------------------------------------------
                         required time                          9.663    
                         arrival time                         -36.955    
  -------------------------------------------------------------------
                         slack                                -27.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.764%)  route 0.059ns (24.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.626    -0.538    udm/udm_controller/clk_out1
    SLICE_X33Y23         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.059    -0.337    udm/uart_tx/tx_dout_bo[6]
    SLICE_X32Y23         LUT4 (Prop_lut4_I0_O)        0.045    -0.292 r  udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    udm/uart_tx/databuf[6]
    SLICE_X32Y23         FDRE                                         r  udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.897    -0.776    udm/uart_tx/clk_out1
    SLICE_X32Y23         FDRE                                         r  udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.252    -0.525    
                         clock uncertainty            0.074    -0.450    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.092    -0.358    udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.081%)  route 0.066ns (31.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.631    -0.533    udm/uart_rx/clk_out1
    SLICE_X21Y29         FDRE                                         r  udm/uart_rx/clk_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  udm/uart_rx/clk_counter_reg[11]/Q
                         net (fo=4, routed)           0.066    -0.326    udm/uart_rx/clk_counter_reg_n_0_[11]
    SLICE_X20Y29         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.905    -0.768    udm/uart_rx/clk_out1
    SLICE_X20Y29         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[8]/C
                         clock pessimism              0.249    -0.520    
                         clock uncertainty            0.074    -0.445    
    SLICE_X20Y29         FDRE (Hold_fdre_C_D)         0.047    -0.398    udm/uart_rx/bitperiod_o_reg[8]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 csr_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.382%)  route 0.107ns (36.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.633    -0.531    clk_gen
    SLICE_X31Y16         FDRE                                         r  csr_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  csr_rdata_reg[27]/Q
                         net (fo=1, routed)           0.107    -0.282    udm/udm_controller/RD_DATA_reg_reg[27]_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  udm/udm_controller/RD_DATA_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    udm/udm_controller/RD_DATA_reg[27]
    SLICE_X30Y17         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.904    -0.769    udm/udm_controller/clk_out1
    SLICE_X30Y17         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/C
                         clock pessimism              0.252    -0.518    
                         clock uncertainty            0.074    -0.443    
    SLICE_X30Y17         FDRE (Hold_fdre_C_D)         0.120    -0.323    udm/udm_controller/RD_DATA_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 udm/uart_rx/dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/dout_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.189ns (65.238%)  route 0.101ns (34.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.627    -0.537    udm/uart_rx/clk_out1
    SLICE_X23Y25         FDRE                                         r  udm/uart_rx/dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  udm/uart_rx/dout_bo_reg[6]/Q
                         net (fo=4, routed)           0.101    -0.295    udm/uart_rx/rx_data[6]
    SLICE_X22Y25         LUT2 (Prop_lut2_I0_O)        0.048    -0.247 r  udm/uart_rx/dout_bo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    udm/uart_rx/dout_bo[5]
    SLICE_X22Y25         FDRE                                         r  udm/uart_rx/dout_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.900    -0.773    udm/uart_rx/clk_out1
    SLICE_X22Y25         FDRE                                         r  udm/uart_rx/dout_bo_reg[5]/C
                         clock pessimism              0.250    -0.524    
                         clock uncertainty            0.074    -0.449    
    SLICE_X22Y25         FDRE (Hold_fdre_C_D)         0.107    -0.342    udm/uart_rx/dout_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 csr_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.955%)  route 0.141ns (43.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.629    -0.535    clk_gen
    SLICE_X29Y20         FDRE                                         r  csr_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  csr_rdata_reg[5]/Q
                         net (fo=1, routed)           0.141    -0.253    udm/udm_controller/RD_DATA_reg_reg[5]_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.208 r  udm/udm_controller/RD_DATA_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    udm/udm_controller/RD_DATA_reg[5]
    SLICE_X30Y20         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.901    -0.772    udm/udm_controller/clk_out1
    SLICE_X30Y20         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/C
                         clock pessimism              0.272    -0.501    
                         clock uncertainty            0.074    -0.426    
    SLICE_X30Y20         FDRE (Hold_fdre_C_D)         0.121    -0.305    udm/udm_controller/RD_DATA_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.877%)  route 0.116ns (45.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.630    -0.534    udm/uart_rx/clk_out1
    SLICE_X21Y27         FDRE                                         r  udm/uart_rx/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  udm/uart_rx/clk_counter_reg[4]/Q
                         net (fo=4, routed)           0.116    -0.277    udm/uart_rx/clk_counter_reg_n_0_[4]
    SLICE_X22Y28         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.904    -0.769    udm/uart_rx/clk_out1
    SLICE_X22Y28         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[1]/C
                         clock pessimism              0.250    -0.520    
                         clock uncertainty            0.074    -0.445    
    SLICE_X22Y28         FDRE (Hold_fdre_C_D)         0.070    -0.375    udm/uart_rx/bitperiod_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 udm/uart_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/tx_done_tick_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.296%)  route 0.130ns (40.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.625    -0.539    udm/uart_tx/clk_out1
    SLICE_X31Y25         FDRE                                         r  udm/uart_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  udm/uart_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=51, routed)          0.130    -0.268    udm/uart_tx/state__0[0]
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.048    -0.220 r  udm/uart_tx/tx_done_tick_o_i_1/O
                         net (fo=1, routed)           0.000    -0.220    udm/uart_tx/tx_done_tick_o_i_1_n_0
    SLICE_X30Y25         FDRE                                         r  udm/uart_tx/tx_done_tick_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.896    -0.777    udm/uart_tx/clk_out1
    SLICE_X30Y25         FDRE                                         r  udm/uart_tx/tx_done_tick_o_reg/C
                         clock pessimism              0.252    -0.526    
                         clock uncertainty            0.074    -0.451    
    SLICE_X30Y25         FDRE (Hold_fdre_C_D)         0.131    -0.320    udm/uart_tx/tx_done_tick_o_reg
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.403%)  route 0.094ns (33.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.626    -0.538    udm/uart_tx/clk_out1
    SLICE_X32Y23         FDRE                                         r  udm/uart_tx/databuf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  udm/uart_tx/databuf_reg[6]/Q
                         net (fo=1, routed)           0.094    -0.303    udm/uart_tx/in13[5]
    SLICE_X31Y23         LUT4 (Prop_lut4_I3_O)        0.045    -0.258 r  udm/uart_tx/databuf[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    udm/uart_tx/databuf[5]
    SLICE_X31Y23         FDRE                                         r  udm/uart_tx/databuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.897    -0.776    udm/uart_tx/clk_out1
    SLICE_X31Y23         FDRE                                         r  udm/uart_tx/databuf_reg[5]/C
                         clock pessimism              0.252    -0.525    
                         clock uncertainty            0.074    -0.450    
    SLICE_X31Y23         FDRE (Hold_fdre_C_D)         0.092    -0.358    udm/uart_tx/databuf_reg[5]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.931%)  route 0.100ns (35.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.628    -0.536    clk_gen
    SLICE_X31Y21         FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  LED_reg[11]/Q
                         net (fo=1, routed)           0.100    -0.294    udm/udm_controller/csr_rdata_reg[15][11]
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.045    -0.249 r  udm/udm_controller/csr_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    udm_n_60
    SLICE_X31Y20         FDRE                                         r  csr_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.901    -0.772    clk_gen
    SLICE_X31Y20         FDRE                                         r  csr_rdata_reg[11]/C
                         clock pessimism              0.252    -0.521    
                         clock uncertainty            0.074    -0.446    
    SLICE_X31Y20         FDRE (Hold_fdre_C_D)         0.092    -0.354    csr_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.148%)  route 0.100ns (34.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.625    -0.539    udm/udm_controller/clk_out1
    SLICE_X33Y24         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  udm/udm_controller/tx_dout_bo_reg[0]/Q
                         net (fo=2, routed)           0.100    -0.298    udm/uart_tx/tx_dout_bo[0]
    SLICE_X32Y24         LUT4 (Prop_lut4_I0_O)        0.045    -0.253 r  udm/uart_tx/databuf[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    udm/uart_tx/databuf[0]
    SLICE_X32Y24         FDRE                                         r  udm/uart_tx/databuf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.896    -0.777    udm/uart_tx/clk_out1
    SLICE_X32Y24         FDRE                                         r  udm/uart_tx/databuf_reg[0]/C
                         clock pessimism              0.252    -0.526    
                         clock uncertainty            0.074    -0.451    
    SLICE_X32Y24         FDRE (Hold_fdre_C_D)         0.091    -0.360    udm/uart_tx/databuf_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :          148  Failing Endpoints,  Worst Slack      -27.421ns,  Total Violation    -1856.363ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -27.421ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        37.328ns  (logic 28.951ns (77.559%)  route 8.377ns (22.441%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 9.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.754    36.992    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    37.089 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[21]_i_1/O
                         net (fo=1, routed)           0.000    37.089    teylor_arcsin/result_term_4[21]
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.260     9.355    teylor_arcsin/clk_out1
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[21]/C
                         clock pessimism              0.353     9.709    
                         clock uncertainty           -0.074     9.634    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)        0.033     9.667    teylor_arcsin/step_0_result_4_reg[21]
  -------------------------------------------------------------------
                         required time                          9.667    
                         arrival time                         -37.089    
  -------------------------------------------------------------------
                         slack                                -27.421    

Slack (VIOLATED) :        -27.397ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        37.303ns  (logic 28.951ns (77.610%)  route 8.352ns (22.390%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 9.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.729    36.967    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    37.064 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[1]_i_1/O
                         net (fo=1, routed)           0.000    37.064    teylor_arcsin/result_term_4[1]
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.260     9.355    teylor_arcsin/clk_out1
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[1]/C
                         clock pessimism              0.353     9.709    
                         clock uncertainty           -0.074     9.634    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)        0.032     9.666    teylor_arcsin/step_0_result_4_reg[1]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                         -37.064    
  -------------------------------------------------------------------
                         slack                                -27.397    

Slack (VIOLATED) :        -27.336ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        37.237ns  (logic 28.951ns (77.747%)  route 8.286ns (22.253%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 9.353 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.663    36.901    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y26         LUT3 (Prop_lut3_I1_O)        0.097    36.998 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[16]_i_1/O
                         net (fo=1, routed)           0.000    36.998    teylor_arcsin/result_term_4[16]
    SLICE_X11Y26         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.258     9.353    teylor_arcsin/clk_out1
    SLICE_X11Y26         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[16]/C
                         clock pessimism              0.353     9.707    
                         clock uncertainty           -0.074     9.632    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)        0.030     9.662    teylor_arcsin/step_0_result_4_reg[16]
  -------------------------------------------------------------------
                         required time                          9.662    
                         arrival time                         -36.998    
  -------------------------------------------------------------------
                         slack                                -27.336    

Slack (VIOLATED) :        -27.321ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        37.225ns  (logic 28.951ns (77.774%)  route 8.274ns (22.226%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 9.353 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.651    36.889    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y26         LUT3 (Prop_lut3_I1_O)        0.097    36.986 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[28]_i_1/O
                         net (fo=1, routed)           0.000    36.986    teylor_arcsin/result_term_4[28]
    SLICE_X11Y26         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.258     9.353    teylor_arcsin/clk_out1
    SLICE_X11Y26         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[28]/C
                         clock pessimism              0.353     9.707    
                         clock uncertainty           -0.074     9.632    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)        0.032     9.664    teylor_arcsin/step_0_result_4_reg[28]
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                         -36.986    
  -------------------------------------------------------------------
                         slack                                -27.321    

Slack (VIOLATED) :        -27.316ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        37.220ns  (logic 28.951ns (77.783%)  route 8.269ns (22.217%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 9.354 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.646    36.884    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.097    36.981 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[3]_i_1/O
                         net (fo=1, routed)           0.000    36.981    teylor_arcsin/result_term_4[3]
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.259     9.354    teylor_arcsin/clk_out1
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[3]/C
                         clock pessimism              0.353     9.708    
                         clock uncertainty           -0.074     9.633    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.032     9.665    teylor_arcsin/step_0_result_4_reg[3]
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                         -36.981    
  -------------------------------------------------------------------
                         slack                                -27.316    

Slack (VIOLATED) :        -27.316ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        37.218ns  (logic 28.951ns (77.787%)  route 8.267ns (22.213%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.649ns = ( 9.351 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.644    36.882    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.097    36.979 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[0]_i_1/O
                         net (fo=1, routed)           0.000    36.979    teylor_arcsin/result_term_4[0]
    SLICE_X13Y25         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.256     9.351    teylor_arcsin/clk_out1
    SLICE_X13Y25         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[0]/C
                         clock pessimism              0.353     9.705    
                         clock uncertainty           -0.074     9.630    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)        0.033     9.663    teylor_arcsin/step_0_result_4_reg[0]
  -------------------------------------------------------------------
                         required time                          9.663    
                         arrival time                         -36.979    
  -------------------------------------------------------------------
                         slack                                -27.316    

Slack (VIOLATED) :        -27.314ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        37.219ns  (logic 28.951ns (77.785%)  route 8.268ns (22.215%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 9.354 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.645    36.883    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.097    36.980 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[6]_i_1/O
                         net (fo=1, routed)           0.000    36.980    teylor_arcsin/result_term_4[6]
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.259     9.354    teylor_arcsin/clk_out1
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[6]/C
                         clock pessimism              0.353     9.708    
                         clock uncertainty           -0.074     9.633    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.033     9.666    teylor_arcsin/step_0_result_4_reg[6]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                         -36.980    
  -------------------------------------------------------------------
                         slack                                -27.314    

Slack (VIOLATED) :        -27.296ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        37.199ns  (logic 28.951ns (77.827%)  route 8.248ns (22.173%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 9.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.625    36.863    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.097    36.960 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[8]_i_1/O
                         net (fo=1, routed)           0.000    36.960    teylor_arcsin/result_term_4[8]
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.260     9.355    teylor_arcsin/clk_out1
    SLICE_X11Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[8]/C
                         clock pessimism              0.353     9.709    
                         clock uncertainty           -0.074     9.634    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)        0.030     9.664    teylor_arcsin/step_0_result_4_reg[8]
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                         -36.960    
  -------------------------------------------------------------------
                         slack                                -27.296    

Slack (VIOLATED) :        -27.294ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        37.201ns  (logic 28.951ns (77.822%)  route 8.250ns (22.178%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.643ns = ( 9.357 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.627    36.865    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I1_O)        0.097    36.962 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[9]_i_1/O
                         net (fo=1, routed)           0.000    36.962    teylor_arcsin/result_term_4[9]
    SLICE_X11Y29         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.262     9.357    teylor_arcsin/clk_out1
    SLICE_X11Y29         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[9]/C
                         clock pessimism              0.353     9.711    
                         clock uncertainty           -0.074     9.636    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)        0.032     9.668    teylor_arcsin/step_0_result_4_reg[9]
  -------------------------------------------------------------------
                         required time                          9.668    
                         arrival time                         -36.962    
  -------------------------------------------------------------------
                         slack                                -27.294    

Slack (VIOLATED) :        -27.292ns  (required time - arrival time)
  Source:                 csr_x_in_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_arcsin/step_0_result_4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        37.194ns  (logic 28.951ns (77.837%)  route 8.243ns (22.163%))
  Logic Levels:           21  (DSP48E1=14 LUT3=7)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 9.354 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.378    -0.239    clk_gen
    SLICE_X10Y11         FDRE                                         r  csr_x_in_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.393     0.154 r  csr_x_in_reg[21]_replica/Q
                         net (fo=13, routed)          0.501     0.655    teylor_arcsin/term4/genblk1[1].F_Mult/csr_x_in_reg_n_0_[21]_repN_alias
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970     3.625 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    teylor_arcsin/term4/genblk1[1].F_Mult/result2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     4.734 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.850     5.583    teylor_arcsin/term4/genblk1[1].F_Mult/result2__0_n_82
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.097     5.680 r  teylor_arcsin/term4/genblk1[1].F_Mult/result2_i_1__5/O
                         net (fo=1, routed)           0.259     5.939    teylor_arcsin/term4/genblk1[2].F_Mult/result2__0_3[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     8.777 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.779    teylor_arcsin/term4/genblk1[2].F_Mult/result2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     9.886 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2__0/P[30]
                         net (fo=56, routed)          0.805    10.691    teylor_arcsin/term4/genblk1[2].F_Mult/p_0_in
    SLICE_X10Y23         LUT3 (Prop_lut3_I1_O)        0.097    10.788 r  teylor_arcsin/term4/genblk1[2].F_Mult/result2_i_5__6/O
                         net (fo=1, routed)           0.358    11.146    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_2[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    13.984 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.986    teylor_arcsin/term4/genblk1[3].F_Mult/result2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    15.093 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.872    15.965    teylor_arcsin/term4/genblk1[3].F_Mult/result2__0_n_82
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.097    16.062 r  teylor_arcsin/term4/genblk1[3].F_Mult/result2_i_1__7/O
                         net (fo=1, routed)           0.366    16.428    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_3[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    19.266 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.268    teylor_arcsin/term4/genblk1[4].F_Mult/result2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.375 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2__0/P[23]
                         net (fo=2, routed)           0.845    21.221    teylor_arcsin/term4/genblk1[4].F_Mult/result2__0_n_82
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097    21.318 r  teylor_arcsin/term4/genblk1[4].F_Mult/result2_i_1__8/O
                         net (fo=1, routed)           0.366    21.684    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_6[16]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.522 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.524    teylor_arcsin/term4/genblk1[5].F_Mult/result2_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.107    25.631 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2__0/P[14]
                         net (fo=2, routed)           0.824    26.455    teylor_arcsin/term4/genblk1[5].F_Mult/result2__0_n_91
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.097    26.552 r  teylor_arcsin/term4/genblk1[5].F_Mult/result2_i_10__9/O
                         net (fo=1, routed)           0.291    26.842    teylor_arcsin/term4/genblk1[6].F_Mult/result2__0_3[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    29.680 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.682    teylor_arcsin/term4/genblk1[6].F_Mult/result2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    30.789 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2__0/P[30]
                         net (fo=42, routed)          0.851    31.640    teylor_arcsin/term4/genblk1[6].F_Mult/P[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.097    31.737 r  teylor_arcsin/term4/genblk1[6].F_Mult/result2_i_2__10/O
                         net (fo=1, routed)           0.422    32.159    teylor_arcsin/term4/F_MultWithCoeff/B[21]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.970    35.129 r  teylor_arcsin/term4/F_MultWithCoeff/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.131    teylor_arcsin/term4/F_MultWithCoeff/result2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    36.238 r  teylor_arcsin/term4/F_MultWithCoeff/result2__0/P[30]
                         net (fo=31, routed)          0.620    36.858    teylor_arcsin/term4/F_MultWithCoeff/P[0]
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.097    36.955 r  teylor_arcsin/term4/F_MultWithCoeff/step_0_result_4[7]_i_1/O
                         net (fo=1, routed)           0.000    36.955    teylor_arcsin/result_term_4[7]
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         1.259     9.354    teylor_arcsin/clk_out1
    SLICE_X13Y28         FDRE                                         r  teylor_arcsin/step_0_result_4_reg[7]/C
                         clock pessimism              0.353     9.708    
                         clock uncertainty           -0.074     9.633    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.030     9.663    teylor_arcsin/step_0_result_4_reg[7]
  -------------------------------------------------------------------
                         required time                          9.663    
                         arrival time                         -36.955    
  -------------------------------------------------------------------
                         slack                                -27.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.764%)  route 0.059ns (24.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.626    -0.538    udm/udm_controller/clk_out1
    SLICE_X33Y23         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.059    -0.337    udm/uart_tx/tx_dout_bo[6]
    SLICE_X32Y23         LUT4 (Prop_lut4_I0_O)        0.045    -0.292 r  udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    udm/uart_tx/databuf[6]
    SLICE_X32Y23         FDRE                                         r  udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.897    -0.776    udm/uart_tx/clk_out1
    SLICE_X32Y23         FDRE                                         r  udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.252    -0.525    
                         clock uncertainty            0.074    -0.450    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.092    -0.358    udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.081%)  route 0.066ns (31.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.631    -0.533    udm/uart_rx/clk_out1
    SLICE_X21Y29         FDRE                                         r  udm/uart_rx/clk_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  udm/uart_rx/clk_counter_reg[11]/Q
                         net (fo=4, routed)           0.066    -0.326    udm/uart_rx/clk_counter_reg_n_0_[11]
    SLICE_X20Y29         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.905    -0.768    udm/uart_rx/clk_out1
    SLICE_X20Y29         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[8]/C
                         clock pessimism              0.249    -0.520    
                         clock uncertainty            0.074    -0.445    
    SLICE_X20Y29         FDRE (Hold_fdre_C_D)         0.047    -0.398    udm/uart_rx/bitperiod_o_reg[8]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 csr_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.382%)  route 0.107ns (36.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.633    -0.531    clk_gen
    SLICE_X31Y16         FDRE                                         r  csr_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  csr_rdata_reg[27]/Q
                         net (fo=1, routed)           0.107    -0.282    udm/udm_controller/RD_DATA_reg_reg[27]_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  udm/udm_controller/RD_DATA_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    udm/udm_controller/RD_DATA_reg[27]
    SLICE_X30Y17         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.904    -0.769    udm/udm_controller/clk_out1
    SLICE_X30Y17         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/C
                         clock pessimism              0.252    -0.518    
                         clock uncertainty            0.074    -0.443    
    SLICE_X30Y17         FDRE (Hold_fdre_C_D)         0.120    -0.323    udm/udm_controller/RD_DATA_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 udm/uart_rx/dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/dout_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.189ns (65.238%)  route 0.101ns (34.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.627    -0.537    udm/uart_rx/clk_out1
    SLICE_X23Y25         FDRE                                         r  udm/uart_rx/dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  udm/uart_rx/dout_bo_reg[6]/Q
                         net (fo=4, routed)           0.101    -0.295    udm/uart_rx/rx_data[6]
    SLICE_X22Y25         LUT2 (Prop_lut2_I0_O)        0.048    -0.247 r  udm/uart_rx/dout_bo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    udm/uart_rx/dout_bo[5]
    SLICE_X22Y25         FDRE                                         r  udm/uart_rx/dout_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.900    -0.773    udm/uart_rx/clk_out1
    SLICE_X22Y25         FDRE                                         r  udm/uart_rx/dout_bo_reg[5]/C
                         clock pessimism              0.250    -0.524    
                         clock uncertainty            0.074    -0.449    
    SLICE_X22Y25         FDRE (Hold_fdre_C_D)         0.107    -0.342    udm/uart_rx/dout_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 csr_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.955%)  route 0.141ns (43.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.629    -0.535    clk_gen
    SLICE_X29Y20         FDRE                                         r  csr_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  csr_rdata_reg[5]/Q
                         net (fo=1, routed)           0.141    -0.253    udm/udm_controller/RD_DATA_reg_reg[5]_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.208 r  udm/udm_controller/RD_DATA_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    udm/udm_controller/RD_DATA_reg[5]
    SLICE_X30Y20         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.901    -0.772    udm/udm_controller/clk_out1
    SLICE_X30Y20         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/C
                         clock pessimism              0.272    -0.501    
                         clock uncertainty            0.074    -0.426    
    SLICE_X30Y20         FDRE (Hold_fdre_C_D)         0.121    -0.305    udm/udm_controller/RD_DATA_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.877%)  route 0.116ns (45.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.630    -0.534    udm/uart_rx/clk_out1
    SLICE_X21Y27         FDRE                                         r  udm/uart_rx/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  udm/uart_rx/clk_counter_reg[4]/Q
                         net (fo=4, routed)           0.116    -0.277    udm/uart_rx/clk_counter_reg_n_0_[4]
    SLICE_X22Y28         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.904    -0.769    udm/uart_rx/clk_out1
    SLICE_X22Y28         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[1]/C
                         clock pessimism              0.250    -0.520    
                         clock uncertainty            0.074    -0.445    
    SLICE_X22Y28         FDRE (Hold_fdre_C_D)         0.070    -0.375    udm/uart_rx/bitperiod_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 udm/uart_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/tx_done_tick_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.296%)  route 0.130ns (40.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.625    -0.539    udm/uart_tx/clk_out1
    SLICE_X31Y25         FDRE                                         r  udm/uart_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  udm/uart_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=51, routed)          0.130    -0.268    udm/uart_tx/state__0[0]
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.048    -0.220 r  udm/uart_tx/tx_done_tick_o_i_1/O
                         net (fo=1, routed)           0.000    -0.220    udm/uart_tx/tx_done_tick_o_i_1_n_0
    SLICE_X30Y25         FDRE                                         r  udm/uart_tx/tx_done_tick_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.896    -0.777    udm/uart_tx/clk_out1
    SLICE_X30Y25         FDRE                                         r  udm/uart_tx/tx_done_tick_o_reg/C
                         clock pessimism              0.252    -0.526    
                         clock uncertainty            0.074    -0.451    
    SLICE_X30Y25         FDRE (Hold_fdre_C_D)         0.131    -0.320    udm/uart_tx/tx_done_tick_o_reg
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.403%)  route 0.094ns (33.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.626    -0.538    udm/uart_tx/clk_out1
    SLICE_X32Y23         FDRE                                         r  udm/uart_tx/databuf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  udm/uart_tx/databuf_reg[6]/Q
                         net (fo=1, routed)           0.094    -0.303    udm/uart_tx/in13[5]
    SLICE_X31Y23         LUT4 (Prop_lut4_I3_O)        0.045    -0.258 r  udm/uart_tx/databuf[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    udm/uart_tx/databuf[5]
    SLICE_X31Y23         FDRE                                         r  udm/uart_tx/databuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.897    -0.776    udm/uart_tx/clk_out1
    SLICE_X31Y23         FDRE                                         r  udm/uart_tx/databuf_reg[5]/C
                         clock pessimism              0.252    -0.525    
                         clock uncertainty            0.074    -0.450    
    SLICE_X31Y23         FDRE (Hold_fdre_C_D)         0.092    -0.358    udm/uart_tx/databuf_reg[5]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.931%)  route 0.100ns (35.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.628    -0.536    clk_gen
    SLICE_X31Y21         FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  LED_reg[11]/Q
                         net (fo=1, routed)           0.100    -0.294    udm/udm_controller/csr_rdata_reg[15][11]
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.045    -0.249 r  udm/udm_controller/csr_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    udm_n_60
    SLICE_X31Y20         FDRE                                         r  csr_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.901    -0.772    clk_gen
    SLICE_X31Y20         FDRE                                         r  csr_rdata_reg[11]/C
                         clock pessimism              0.252    -0.521    
                         clock uncertainty            0.074    -0.446    
    SLICE_X31Y20         FDRE (Hold_fdre_C_D)         0.092    -0.354    csr_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.148%)  route 0.100ns (34.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.625    -0.539    udm/udm_controller/clk_out1
    SLICE_X33Y24         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  udm/udm_controller/tx_dout_bo_reg[0]/Q
                         net (fo=2, routed)           0.100    -0.298    udm/uart_tx/tx_dout_bo[0]
    SLICE_X32Y24         LUT4 (Prop_lut4_I0_O)        0.045    -0.253 r  udm/uart_tx/databuf[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    udm/uart_tx/databuf[0]
    SLICE_X32Y24         FDRE                                         r  udm/uart_tx/databuf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=755, routed)         0.896    -0.777    udm/uart_tx/clk_out1
    SLICE_X32Y24         FDRE                                         r  udm/uart_tx/databuf_reg[0]/C
                         clock pessimism              0.252    -0.526    
                         clock uncertainty            0.074    -0.451    
    SLICE_X32Y24         FDRE (Hold_fdre_C_D)         0.091    -0.360    udm/uart_tx/databuf_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.107    





