Timing Analyzer report for Smart_traffic_light
Fri Dec  6 13:52:07 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'
 13. Slow 1200mV 85C Model Setup: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'
 14. Slow 1200mV 85C Model Setup: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'
 15. Slow 1200mV 85C Model Setup: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'
 16. Slow 1200mV 85C Model Setup: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'
 17. Slow 1200mV 85C Model Setup: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'
 18. Slow 1200mV 85C Model Setup: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'
 19. Slow 1200mV 85C Model Setup: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'
 20. Slow 1200mV 85C Model Setup: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'
 21. Slow 1200mV 85C Model Setup: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'
 22. Slow 1200mV 85C Model Setup: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'
 23. Slow 1200mV 85C Model Setup: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'
 24. Slow 1200mV 85C Model Setup: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'
 25. Slow 1200mV 85C Model Setup: 'CLK_DIV:c_STL_CLK|CLK'
 26. Slow 1200mV 85C Model Setup: 'i_CLK'
 27. Slow 1200mV 85C Model Setup: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'
 28. Slow 1200mV 85C Model Setup: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'
 29. Slow 1200mV 85C Model Hold: 'CLK_DIV:c_STL_CLK|CLK'
 30. Slow 1200mV 85C Model Hold: 'i_CLK'
 31. Slow 1200mV 85C Model Hold: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'
 32. Slow 1200mV 85C Model Hold: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'
 33. Slow 1200mV 85C Model Hold: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'
 34. Slow 1200mV 85C Model Hold: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'
 35. Slow 1200mV 85C Model Hold: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'
 36. Slow 1200mV 85C Model Hold: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'
 37. Slow 1200mV 85C Model Hold: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'
 38. Slow 1200mV 85C Model Hold: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'
 39. Slow 1200mV 85C Model Hold: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'
 40. Slow 1200mV 85C Model Hold: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'
 41. Slow 1200mV 85C Model Hold: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'
 42. Slow 1200mV 85C Model Hold: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'
 43. Slow 1200mV 85C Model Hold: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'
 44. Slow 1200mV 85C Model Hold: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'
 45. Slow 1200mV 85C Model Hold: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'
 46. Slow 1200mV 85C Model Metastability Summary
 47. Slow 1200mV 0C Model Fmax Summary
 48. Slow 1200mV 0C Model Setup Summary
 49. Slow 1200mV 0C Model Hold Summary
 50. Slow 1200mV 0C Model Recovery Summary
 51. Slow 1200mV 0C Model Removal Summary
 52. Slow 1200mV 0C Model Minimum Pulse Width Summary
 53. Slow 1200mV 0C Model Setup: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'
 54. Slow 1200mV 0C Model Setup: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'
 55. Slow 1200mV 0C Model Setup: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'
 56. Slow 1200mV 0C Model Setup: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'
 57. Slow 1200mV 0C Model Setup: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'
 58. Slow 1200mV 0C Model Setup: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'
 59. Slow 1200mV 0C Model Setup: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'
 60. Slow 1200mV 0C Model Setup: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'
 61. Slow 1200mV 0C Model Setup: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'
 62. Slow 1200mV 0C Model Setup: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'
 63. Slow 1200mV 0C Model Setup: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'
 64. Slow 1200mV 0C Model Setup: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'
 65. Slow 1200mV 0C Model Setup: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'
 66. Slow 1200mV 0C Model Setup: 'CLK_DIV:c_STL_CLK|CLK'
 67. Slow 1200mV 0C Model Setup: 'i_CLK'
 68. Slow 1200mV 0C Model Setup: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'
 69. Slow 1200mV 0C Model Setup: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'
 70. Slow 1200mV 0C Model Hold: 'CLK_DIV:c_STL_CLK|CLK'
 71. Slow 1200mV 0C Model Hold: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'
 72. Slow 1200mV 0C Model Hold: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'
 73. Slow 1200mV 0C Model Hold: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'
 74. Slow 1200mV 0C Model Hold: 'i_CLK'
 75. Slow 1200mV 0C Model Hold: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'
 76. Slow 1200mV 0C Model Hold: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'
 77. Slow 1200mV 0C Model Hold: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'
 78. Slow 1200mV 0C Model Hold: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'
 79. Slow 1200mV 0C Model Hold: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'
 80. Slow 1200mV 0C Model Hold: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'
 81. Slow 1200mV 0C Model Hold: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'
 82. Slow 1200mV 0C Model Hold: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'
 83. Slow 1200mV 0C Model Hold: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'
 84. Slow 1200mV 0C Model Hold: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'
 85. Slow 1200mV 0C Model Hold: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'
 86. Slow 1200mV 0C Model Hold: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'
 87. Slow 1200mV 0C Model Metastability Summary
 88. Fast 1200mV 0C Model Setup Summary
 89. Fast 1200mV 0C Model Hold Summary
 90. Fast 1200mV 0C Model Recovery Summary
 91. Fast 1200mV 0C Model Removal Summary
 92. Fast 1200mV 0C Model Minimum Pulse Width Summary
 93. Fast 1200mV 0C Model Setup: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'
 94. Fast 1200mV 0C Model Setup: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'
 95. Fast 1200mV 0C Model Setup: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'
 96. Fast 1200mV 0C Model Setup: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'
 97. Fast 1200mV 0C Model Setup: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'
 98. Fast 1200mV 0C Model Setup: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'
 99. Fast 1200mV 0C Model Setup: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'
100. Fast 1200mV 0C Model Setup: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'
101. Fast 1200mV 0C Model Setup: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'
102. Fast 1200mV 0C Model Setup: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'
103. Fast 1200mV 0C Model Setup: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'
104. Fast 1200mV 0C Model Setup: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'
105. Fast 1200mV 0C Model Setup: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'
106. Fast 1200mV 0C Model Setup: 'CLK_DIV:c_STL_CLK|CLK'
107. Fast 1200mV 0C Model Setup: 'i_CLK'
108. Fast 1200mV 0C Model Setup: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'
109. Fast 1200mV 0C Model Setup: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'
110. Fast 1200mV 0C Model Hold: 'CLK_DIV:c_STL_CLK|CLK'
111. Fast 1200mV 0C Model Hold: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'
112. Fast 1200mV 0C Model Hold: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'
113. Fast 1200mV 0C Model Hold: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'
114. Fast 1200mV 0C Model Hold: 'i_CLK'
115. Fast 1200mV 0C Model Hold: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'
116. Fast 1200mV 0C Model Hold: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'
117. Fast 1200mV 0C Model Hold: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'
118. Fast 1200mV 0C Model Hold: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'
119. Fast 1200mV 0C Model Hold: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'
120. Fast 1200mV 0C Model Hold: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'
121. Fast 1200mV 0C Model Hold: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'
122. Fast 1200mV 0C Model Hold: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'
123. Fast 1200mV 0C Model Hold: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'
124. Fast 1200mV 0C Model Hold: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'
125. Fast 1200mV 0C Model Hold: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'
126. Fast 1200mV 0C Model Hold: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'
127. Fast 1200mV 0C Model Metastability Summary
128. Multicorner Timing Analysis Summary
129. Board Trace Model Assignments
130. Input Transition Times
131. Signal Integrity Metrics (Slow 1200mv 0c Model)
132. Signal Integrity Metrics (Slow 1200mv 85c Model)
133. Signal Integrity Metrics (Fast 1200mv 0c Model)
134. Setup Transfers
135. Hold Transfers
136. Report TCCS
137. Report RSKM
138. Unconstrained Paths Summary
139. Clock Status Summary
140. Unconstrained Input Ports
141. Unconstrained Output Ports
142. Unconstrained Input Ports
143. Unconstrained Output Ports
144. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Smart_traffic_light                                    ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.1%      ;
;     Processor 3            ;   2.0%      ;
;     Processor 4            ;   1.7%      ;
;     Processors 5-6         ;   1.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                             ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; Clock Name                                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                              ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK }      ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK }     ;
; CLK_DIV:c_STL_CLK|CLK                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_DIV:c_STL_CLK|CLK }                            ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK } ;
; i_CLK                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_CLK }                                            ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK }               ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK }               ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK }               ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK }               ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK }              ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK }              ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK }              ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK }              ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK }              ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK }              ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK }              ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK }              ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                               ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; 101.69 MHz ; 101.69 MHz      ; CLK_DIV:c_STL_CLK|CLK                            ;                                                ;
; 185.6 MHz  ; 185.6 MHz       ; i_CLK                                            ;                                                ;
; 279.17 MHz ; 279.17 MHz      ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ;                                                ;
; 282.09 MHz ; 282.09 MHz      ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ;                                                ;
; 285.06 MHz ; 285.06 MHz      ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ;                                                ;
; 312.4 MHz  ; 312.4 MHz       ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ;                                                ;
; 315.36 MHz ; 315.36 MHz      ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ;                                                ;
; 323.62 MHz ; 323.62 MHz      ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ;                                                ;
; 330.58 MHz ; 330.58 MHz      ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ;                                                ;
; 332.12 MHz ; 332.12 MHz      ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ;                                                ;
; 344.12 MHz ; 344.12 MHz      ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ;                                                ;
; 347.83 MHz ; 347.83 MHz      ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ;                                                ;
; 348.31 MHz ; 348.31 MHz      ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ;                                                ;
; 361.4 MHz  ; 361.4 MHz       ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ;                                                ;
; 366.03 MHz ; 366.03 MHz      ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ;                                                ;
; 459.14 MHz ; 402.09 MHz      ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; limit due to minimum period restriction (tmin) ;
; 469.7 MHz  ; 402.09 MHz      ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; -34.697 ; -245.243      ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; -31.174 ; -39.722       ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; -31.087 ; -40.194       ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; -30.806 ; -42.828       ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; -30.702 ; -39.095       ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; -30.417 ; -40.197       ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; -30.353 ; -38.622       ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; -30.107 ; -38.703       ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; -28.747 ; -38.151       ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; -28.604 ; -37.723       ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; -28.543 ; -38.124       ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; -28.456 ; -37.180       ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; -28.242 ; -37.247       ;
; CLK_DIV:c_STL_CLK|CLK                            ; -8.834  ; -1184.961     ;
; i_CLK                                            ; -4.388  ; -288.256      ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; -1.178  ; -11.169       ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; -1.129  ; -11.251       ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLK_DIV:c_STL_CLK|CLK                            ; 0.433 ; 0.000         ;
; i_CLK                                            ; 0.435 ; 0.000         ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; 0.452 ; 0.000         ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.453 ; 0.000         ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; 0.454 ; 0.000         ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; 0.728 ; 0.000         ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; 0.762 ; 0.000         ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; 0.769 ; 0.000         ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; 0.769 ; 0.000         ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; 0.770 ; 0.000         ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; 0.795 ; 0.000         ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; 0.801 ; 0.000         ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; 0.801 ; 0.000         ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; 0.801 ; 0.000         ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; 0.802 ; 0.000         ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; 0.803 ; 0.000         ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; 0.804 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; i_CLK                                            ; -3.000 ; -121.960      ;
; CLK_DIV:c_STL_CLK|CLK                            ; -1.487 ; -278.069      ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; -1.487 ; -25.279       ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; -1.487 ; -25.279       ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; -1.487 ; -19.331       ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; -1.487 ; -11.896       ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; -1.487 ; -11.896       ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; -1.487 ; -11.896       ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; -1.487 ; -11.896       ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; -1.487 ; -11.896       ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; -1.487 ; -11.896       ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; -1.487 ; -11.896       ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; -1.487 ; -11.896       ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; -1.487 ; -11.896       ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; -1.487 ; -11.896       ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; -1.487 ; -11.896       ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; -1.487 ; -11.896       ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'                                                                                                                                                              ;
+---------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                ; To Node                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -34.697 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 36.002     ;
; -34.697 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 36.002     ;
; -34.696 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 36.001     ;
; -34.695 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 36.000     ;
; -34.695 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 36.000     ;
; -34.652 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.957     ;
; -34.652 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.957     ;
; -34.651 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.956     ;
; -34.650 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.955     ;
; -34.650 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.955     ;
; -34.648 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.954     ;
; -34.639 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.945     ;
; -34.603 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.909     ;
; -34.594 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.900     ;
; -34.577 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.882     ;
; -34.577 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.882     ;
; -34.576 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.881     ;
; -34.575 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.880     ;
; -34.575 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.880     ;
; -34.548 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.854     ;
; -34.548 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.854     ;
; -34.547 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.853     ;
; -34.546 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.852     ;
; -34.546 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.852     ;
; -34.528 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.834     ;
; -34.519 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.825     ;
; -34.499 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.306      ; 35.806     ;
; -34.490 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.306      ; 35.797     ;
; -34.489 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.794     ;
; -34.489 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.794     ;
; -34.488 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.793     ;
; -34.487 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.792     ;
; -34.487 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.792     ;
; -34.440 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.746     ;
; -34.431 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.737     ;
; -34.372 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.677     ;
; -34.372 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.677     ;
; -34.371 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.676     ;
; -34.370 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.675     ;
; -34.370 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.675     ;
; -34.367 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.672     ;
; -34.367 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.672     ;
; -34.366 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.671     ;
; -34.365 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.670     ;
; -34.365 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.304      ; 35.670     ;
; -34.323 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.629     ;
; -34.318 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.624     ;
; -34.314 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.620     ;
; -34.309 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.615     ;
; -34.305 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.611     ;
; -34.305 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.611     ;
; -34.304 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.610     ;
; -34.303 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.609     ;
; -34.303 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.305      ; 35.609     ;
; -34.256 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.306      ; 35.563     ;
; -34.247 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.306      ; 35.554     ;
; -2.545  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.395      ; 3.941      ;
; -2.536  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.395      ; 3.932      ;
; -2.452  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.395      ; 3.848      ;
; -2.449  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.394      ; 3.844      ;
; -2.449  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.394      ; 3.844      ;
; -2.448  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.394      ; 3.843      ;
; -2.447  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.394      ; 3.842      ;
; -2.447  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.394      ; 3.842      ;
; -2.439  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.395      ; 3.835      ;
; -2.225  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.394      ; 3.620      ;
; -2.223  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.394      ; 3.618      ;
; -2.201  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.394      ; 3.596      ;
; -2.051  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.394      ; 3.446      ;
; -2.051  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.394      ; 3.446      ;
; -0.841  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.076     ; 1.766      ;
; -0.841  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.076     ; 1.766      ;
; -0.736  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.076     ; 1.661      ;
; -0.706  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.076     ; 1.631      ;
; -0.409  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.081     ; 1.329      ;
; -0.210  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.081     ; 1.130      ;
; -0.175  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.081     ; 1.095      ;
; -0.050  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.081     ; 0.970      ;
; -0.033  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.081     ; 0.953      ;
; 0.062   ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.081     ; 0.858      ;
; 0.062   ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.081     ; 0.858      ;
+---------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -31.174 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.064     ; 30.121     ;
; -31.104 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.064     ; 30.051     ;
; -31.083 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.064     ; 30.030     ;
; -30.927 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.063     ; 29.875     ;
; -30.879 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.063     ; 29.827     ;
; -30.829 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.064     ; 29.776     ;
; -30.730 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.063     ; 29.678     ;
; -30.666 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.063     ; 29.614     ;
; -1.875  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.841      ;
; -1.788  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.754      ;
; -1.767  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.183      ; 2.971      ;
; -1.725  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.691      ;
; -1.713  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.183      ; 2.917      ;
; -1.697  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.183      ; 2.901      ;
; -1.684  ; PTL_NS_EN[0]                    ; PWM:TRLH_NS_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.788     ; 0.907      ;
; -1.631  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.597      ;
; -1.626  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.183      ; 2.830      ;
; -1.620  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.586      ;
; -1.601  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.183      ; 2.805      ;
; -1.583  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.549      ;
; -1.583  ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.549      ;
; -1.528  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.494      ;
; -1.496  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.462      ;
; -1.490  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.456      ;
; -1.483  ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.183      ; 2.687      ;
; -1.459  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.425      ;
; -1.378  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.344      ;
; -1.307  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.273      ;
; -1.162  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.128      ;
; -1.075  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.041      ;
; -1.058  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.024      ;
; -1.020  ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.986      ;
; -1.018  ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.984      ;
; -1.012  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.978      ;
; -0.986  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.952      ;
; -0.918  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.884      ;
; -0.914  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.880      ;
; -0.912  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.878      ;
; -0.897  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.863      ;
; -0.846  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.812      ;
; -0.706  ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.672      ;
; -0.704  ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.670      ;
; -0.703  ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.669      ;
; -0.441  ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.183      ; 1.645      ;
; -0.394  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.360      ;
; -0.338  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[0] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.310      ;
; -0.333  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.305      ;
; -0.311  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.283      ;
; -0.307  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.279      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -31.087 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.120     ; 29.978     ;
; -31.017 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.120     ; 29.908     ;
; -30.996 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.120     ; 29.887     ;
; -30.840 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.119     ; 29.732     ;
; -30.792 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.119     ; 29.684     ;
; -30.742 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.120     ; 29.633     ;
; -30.643 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.119     ; 29.535     ;
; -30.579 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.119     ; 29.471     ;
; -3.137  ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.861     ; 2.287      ;
; -2.011  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.976      ;
; -1.957  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.922      ;
; -1.902  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.867      ;
; -1.869  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.834      ;
; -1.860  ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.824      ;
; -1.849  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.814      ;
; -1.806  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.771      ;
; -1.804  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.771      ;
; -1.751  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.716      ;
; -1.713  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.678      ;
; -1.701  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.666      ;
; -1.671  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.638      ;
; -1.579  ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.090     ; 2.510      ;
; -1.570  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.537      ;
; -1.565  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.530      ;
; -1.499  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.466      ;
; -1.431  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.398      ;
; -1.421  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.388      ;
; -1.354  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.321      ;
; -1.343  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.310      ;
; -1.320  ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.284      ;
; -1.305  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.272      ;
; -1.299  ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.090     ; 2.230      ;
; -1.162  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.129      ;
; -1.154  ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.090     ; 2.085      ;
; -1.074  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.041      ;
; -1.057  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.024      ;
; -1.011  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.978      ;
; -0.986  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.953      ;
; -0.950  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.917      ;
; -0.918  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.885      ;
; -0.911  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.878      ;
; -0.895  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.862      ;
; -0.807  ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 1.771      ;
; -0.699  ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 1.663      ;
; -0.609  ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.090     ; 1.540      ;
; -0.338  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[0] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.310      ;
; -0.326  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.298      ;
; -0.312  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.284      ;
; -0.308  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.280      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -30.806 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.855     ; 29.962     ;
; -30.736 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.855     ; 29.892     ;
; -30.715 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.855     ; 29.871     ;
; -30.559 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.854     ; 29.716     ;
; -30.511 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.854     ; 29.668     ;
; -30.461 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.855     ; 29.617     ;
; -30.362 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.854     ; 29.519     ;
; -30.298 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.854     ; 29.455     ;
; -2.582  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 3.550      ;
; -2.479  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.028      ; 3.528      ;
; -2.453  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 3.417      ;
; -2.451  ; TRLH_NS_EN[2]                   ; PWM:TRLH_NS_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.592     ; 1.870      ;
; -2.406  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 3.374      ;
; -2.381  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.028      ; 3.430      ;
; -2.222  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.192     ; 3.051      ;
; -2.212  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.028      ; 3.261      ;
; -2.169  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.192     ; 2.998      ;
; -2.161  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 3.125      ;
; -2.114  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.028      ; 3.163      ;
; -2.078  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.028      ; 3.127      ;
; -1.921  ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.028      ; 2.970      ;
; -1.907  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.871      ;
; -1.832  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.796      ;
; -1.832  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.028      ; 2.881      ;
; -1.708  ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.672      ;
; -1.659  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.192     ; 2.488      ;
; -1.649  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.613      ;
; -1.646  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.610      ;
; -1.629  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.192     ; 2.458      ;
; -1.574  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.538      ;
; -1.550  ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.192     ; 2.379      ;
; -1.508  ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.476      ;
; -1.497  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.028      ; 2.546      ;
; -1.355  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.319      ;
; -1.328  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.028      ; 2.377      ;
; -1.276  ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.240      ;
; -1.185  ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.028      ; 2.234      ;
; -1.162  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.126      ;
; -1.064  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.028      ;
; -1.063  ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.192     ; 1.892      ;
; -1.041  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.005      ;
; -1.041  ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.009      ;
; -1.028  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 1.992      ;
; -0.986  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 1.950      ;
; -0.895  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 1.859      ;
; -0.336  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.308      ;
; -0.325  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[0] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.297      ;
; -0.321  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.293      ;
; -0.309  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.281      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -30.702 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.745     ; 29.968     ;
; -30.632 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.745     ; 29.898     ;
; -30.611 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.745     ; 29.877     ;
; -30.455 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.744     ; 29.722     ;
; -30.407 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.744     ; 29.674     ;
; -30.357 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.745     ; 29.623     ;
; -30.258 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.744     ; 29.525     ;
; -30.194 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.744     ; 29.461     ;
; -2.150  ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.484     ; 1.677      ;
; -1.767  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.527      ; 3.315      ;
; -1.765  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.732      ;
; -1.763  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.527      ; 3.311      ;
; -1.725  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.692      ;
; -1.711  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.678      ;
; -1.645  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.612      ;
; -1.639  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.527      ; 3.187      ;
; -1.623  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.590      ;
; -1.610  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.527      ; 3.158      ;
; -1.576  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.543      ;
; -1.562  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.529      ;
; -1.505  ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.527      ; 3.053      ;
; -1.492  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.459      ;
; -1.459  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.426      ;
; -1.445  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.527      ; 2.993      ;
; -1.432  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.399      ;
; -1.427  ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.394      ;
; -1.352  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.319      ;
; -1.334  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.301      ;
; -1.240  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.207      ;
; -1.162  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.129      ;
; -1.082  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.049      ;
; -1.054  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.021      ;
; -1.020  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.987      ;
; -1.013  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.980      ;
; -0.986  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.953      ;
; -0.929  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.896      ;
; -0.912  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.879      ;
; -0.908  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.875      ;
; -0.887  ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.854      ;
; -0.886  ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.853      ;
; -0.714  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.681      ;
; -0.698  ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.665      ;
; -0.697  ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.664      ;
; -0.697  ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.664      ;
; -0.476  ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.527      ; 2.024      ;
; -0.347  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[0] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.319      ;
; -0.327  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.299      ;
; -0.312  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.284      ;
; -0.309  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.281      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -30.417 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.838     ; 29.590     ;
; -30.347 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.838     ; 29.520     ;
; -30.326 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.838     ; 29.499     ;
; -30.170 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.837     ; 29.344     ;
; -30.122 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.837     ; 29.296     ;
; -30.072 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.838     ; 29.245     ;
; -29.973 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.837     ; 29.147     ;
; -29.909 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.837     ; 29.083     ;
; -2.863  ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.579     ; 2.295      ;
; -2.508  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 3.474      ;
; -2.285  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.009     ; 3.297      ;
; -2.173  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.009     ; 3.185      ;
; -2.140  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.009     ; 3.152      ;
; -2.096  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.009     ; 3.108      ;
; -2.041  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.009     ; 3.053      ;
; -2.000  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.009     ; 3.012      ;
; -1.958  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.009     ; 2.970      ;
; -1.921  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.163     ; 2.779      ;
; -1.905  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.009     ; 2.917      ;
; -1.855  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.009     ; 2.867      ;
; -1.829  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.794      ;
; -1.810  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.009     ; 2.822      ;
; -1.784  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.749      ;
; -1.775  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.740      ;
; -1.748  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.714      ;
; -1.672  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.637      ;
; -1.600  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.565      ;
; -1.583  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.548      ;
; -1.568  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.533      ;
; -1.536  ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.502      ;
; -1.499  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.464      ;
; -1.445  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.163     ; 2.303      ;
; -1.422  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.387      ;
; -1.350  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.315      ;
; -1.276  ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.163     ; 2.134      ;
; -1.161  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.126      ;
; -1.049  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.014      ;
; -1.033  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 1.998      ;
; -1.016  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 1.981      ;
; -1.012  ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.163     ; 1.870      ;
; -0.985  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 1.950      ;
; -0.917  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 1.882      ;
; -0.895  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 1.860      ;
; -0.887  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 1.852      ;
; -0.884  ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.850      ;
; -0.336  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.308      ;
; -0.311  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[0] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.283      ;
; -0.310  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.282      ;
; -0.309  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.281      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -30.353 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.735     ; 29.629     ;
; -30.283 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.735     ; 29.559     ;
; -30.262 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.735     ; 29.538     ;
; -30.106 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.734     ; 29.383     ;
; -30.058 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.734     ; 29.335     ;
; -30.008 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.735     ; 29.284     ;
; -29.909 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.734     ; 29.186     ;
; -29.845 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.734     ; 29.122     ;
; -1.732  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.698      ;
; -1.637  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.603      ;
; -1.628  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.512      ; 3.161      ;
; -1.619  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.585      ;
; -1.587  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.512      ; 3.120      ;
; -1.578  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.544      ;
; -1.536  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.502      ;
; -1.525  ; PTL_EW_EN[0]                    ; PWM:TRLH_EW_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.444     ; 1.092      ;
; -1.490  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.456      ;
; -1.470  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.512      ; 3.003      ;
; -1.454  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.420      ;
; -1.449  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.512      ; 2.982      ;
; -1.440  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.406      ;
; -1.430  ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.396      ;
; -1.382  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.348      ;
; -1.345  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.311      ;
; -1.336  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.302      ;
; -1.322  ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.512      ; 2.855      ;
; -1.320  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.512      ; 2.853      ;
; -1.312  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.278      ;
; -1.170  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.136      ;
; -1.075  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.041      ;
; -1.058  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.024      ;
; -1.019  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.985      ;
; -1.016  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.982      ;
; -0.994  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.960      ;
; -0.928  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.894      ;
; -0.912  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.878      ;
; -0.893  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.859      ;
; -0.856  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.822      ;
; -0.845  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.811      ;
; -0.814  ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.780      ;
; -0.810  ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.776      ;
; -0.809  ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.775      ;
; -0.730  ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.696      ;
; -0.519  ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.485      ;
; -0.338  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[0] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.310      ;
; -0.333  ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.512      ; 1.866      ;
; -0.329  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.301      ;
; -0.320  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.292      ;
; -0.311  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.283      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -30.107 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.735     ; 29.383     ;
; -30.037 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.735     ; 29.313     ;
; -30.016 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.735     ; 29.292     ;
; -29.860 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.734     ; 29.137     ;
; -29.812 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.734     ; 29.089     ;
; -29.762 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.735     ; 29.038     ;
; -29.663 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.734     ; 28.940     ;
; -29.599 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.734     ; 28.876     ;
; -2.379  ; TRLH_EW_EN[2]                   ; PWM:TRLH_EW_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.447     ; 1.943      ;
; -1.871  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.839      ;
; -1.786  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.579      ; 3.386      ;
; -1.759  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.727      ;
; -1.725  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.693      ;
; -1.711  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.679      ;
; -1.634  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.602      ;
; -1.616  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.584      ;
; -1.613  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.581      ;
; -1.611  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.579      ;
; -1.593  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.561      ;
; -1.582  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.550      ;
; -1.581  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.549      ;
; -1.553  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.579      ; 3.153      ;
; -1.527  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.495      ;
; -1.502  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.470      ;
; -1.469  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.437      ;
; -1.454  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.422      ;
; -1.408  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.579      ; 3.008      ;
; -1.367  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.335      ;
; -1.348  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.579      ; 2.948      ;
; -1.346  ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.314      ;
; -1.266  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.579      ; 2.866      ;
; -1.234  ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.202      ;
; -1.232  ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.200      ;
; -1.222  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.190      ;
; -1.206  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.579      ; 2.806      ;
; -1.160  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.128      ;
; -1.048  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 2.016      ;
; -1.031  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 1.999      ;
; -1.000  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 1.968      ;
; -0.984  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 1.952      ;
; -0.923  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 1.891      ;
; -0.920  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 1.888      ;
; -0.892  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 1.860      ;
; -0.885  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.053     ; 1.853      ;
; -0.533  ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.579      ; 2.133      ;
; -0.335  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.307      ;
; -0.313  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[0] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.285      ;
; -0.311  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.283      ;
; -0.297  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.269      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -28.747 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.173      ; 29.921     ;
; -28.677 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.173      ; 29.851     ;
; -28.656 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.173      ; 29.830     ;
; -28.500 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.174      ; 29.675     ;
; -28.452 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.174      ; 29.627     ;
; -28.402 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.173      ; 29.576     ;
; -28.303 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.174      ; 29.478     ;
; -28.239 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.174      ; 29.414     ;
; -2.171  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 3.092      ;
; -2.073  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.994      ;
; -2.065  ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.986      ;
; -2.023  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.944      ;
; -2.006  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.927      ;
; -1.929  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.850      ;
; -1.927  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.848      ;
; -1.862  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.783      ;
; -1.782  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.703      ;
; -1.779  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.700      ;
; -1.716  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.637      ;
; -1.689  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.610      ;
; -1.624  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.545      ;
; -1.612  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.533      ;
; -1.580  ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.501      ;
; -1.542  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.463      ;
; -1.526  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.447      ;
; -1.463  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.384      ;
; -1.397  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.318      ;
; -1.336  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.257      ;
; -1.323  ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.244      ;
; -1.218  ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.139      ;
; -1.205  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.126      ;
; -1.107  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.028      ;
; -1.084  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.005      ;
; -1.057  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.978      ;
; -1.048  ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.969      ;
; -1.047  ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.968      ;
; -1.029  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.950      ;
; -0.994  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.915      ;
; -0.963  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.884      ;
; -0.947  ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.868      ;
; -0.940  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.861      ;
; -0.938  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.859      ;
; -0.829  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.750      ;
; -0.771  ; PTL_NS_EN[1]                    ; PWM:PTL_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.449      ; 2.221      ;
; -0.577  ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.498      ;
; -0.377  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.298      ;
; -0.376  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[0] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.297      ;
; -0.360  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.281      ;
; -0.359  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.280      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -28.604 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.525      ; 30.130     ;
; -28.534 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.525      ; 30.060     ;
; -28.513 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.525      ; 30.039     ;
; -28.357 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.526      ; 29.884     ;
; -28.309 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.526      ; 29.836     ;
; -28.259 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.525      ; 29.785     ;
; -28.160 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.526      ; 29.687     ;
; -28.096 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.526      ; 29.623     ;
; -2.025  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.945      ;
; -2.003  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.923      ;
; -1.911  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.831      ;
; -1.878  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.798      ;
; -1.785  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.705      ;
; -1.771  ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.691      ;
; -1.762  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.683      ;
; -1.761  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.079     ; 2.683      ;
; -1.715  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.079     ; 2.637      ;
; -1.695  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.615      ;
; -1.677  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.598      ;
; -1.669  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.590      ;
; -1.647  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.568      ;
; -1.622  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.543      ;
; -1.567  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.488      ;
; -1.472  ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.393      ;
; -1.427  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.348      ;
; -1.379  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.300      ;
; -1.366  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.287      ;
; -1.356  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.277      ;
; -1.321  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.241      ;
; -1.201  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.122      ;
; -1.200  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.079     ; 2.122      ;
; -1.170  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.079     ; 2.092      ;
; -1.110  ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.030      ;
; -1.108  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.029      ;
; -1.086  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.007      ;
; -1.085  ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.006      ;
; -1.061  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.982      ;
; -1.025  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.946      ;
; -0.943  ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 1.863      ;
; -0.940  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.861      ;
; -0.898  ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.819      ;
; -0.898  ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.819      ;
; -0.808  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 1.728      ;
; -0.729  ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 1.649      ;
; -0.611  ; PTL_EW_EN[1]                    ; PWM:PTL_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.802      ; 2.414      ;
; -0.379  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.300      ;
; -0.377  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[0] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.298      ;
; -0.362  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.283      ;
; -0.357  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.278      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -28.543 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.298      ; 29.842     ;
; -28.473 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.298      ; 29.772     ;
; -28.452 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.298      ; 29.751     ;
; -28.296 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.299      ; 29.596     ;
; -28.248 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.299      ; 29.548     ;
; -28.198 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.298      ; 29.497     ;
; -28.099 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.299      ; 29.399     ;
; -28.035 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.299      ; 29.335     ;
; -2.090  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.076     ; 3.015      ;
; -2.081  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.076     ; 3.006      ;
; -1.992  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.084     ; 2.909      ;
; -1.959  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.076     ; 2.884      ;
; -1.933  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.076     ; 2.858      ;
; -1.868  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.076     ; 2.793      ;
; -1.850  ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.076     ; 2.775      ;
; -1.838  ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.565     ; 2.274      ;
; -1.773  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.076     ; 2.698      ;
; -1.666  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.587      ;
; -1.644  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.565      ;
; -1.574  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.495      ;
; -1.540  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.076     ; 2.465      ;
; -1.528  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.449      ;
; -1.474  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.385      ; 2.860      ;
; -1.431  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.084     ; 2.348      ;
; -1.422  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.343      ;
; -1.406  ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.569     ; 1.838      ;
; -1.401  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.084     ; 2.318      ;
; -1.356  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.277      ;
; -1.311  ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.076     ; 2.236      ;
; -1.301  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.389      ; 2.691      ;
; -1.279  ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.565     ; 1.715      ;
; -1.210  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.389      ; 2.600      ;
; -1.208  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.129      ;
; -1.149  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.389      ; 2.539      ;
; -1.117  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.038      ;
; -1.116  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.076     ; 2.041      ;
; -1.083  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.004      ;
; -1.056  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.977      ;
; -1.032  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.953      ;
; -1.004  ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.389      ; 2.394      ;
; -0.939  ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.100     ; 1.840      ;
; -0.937  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.858      ;
; -0.911  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.389      ; 2.301      ;
; -0.901  ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.822      ;
; -0.683  ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.559      ; 2.243      ;
; -0.387  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[0] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.308      ;
; -0.379  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.300      ;
; -0.363  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.284      ;
; -0.358  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.279      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -28.456 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.522      ; 29.979     ;
; -28.386 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.522      ; 29.909     ;
; -28.365 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.522      ; 29.888     ;
; -28.209 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.523      ; 29.733     ;
; -28.161 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.523      ; 29.685     ;
; -28.111 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.522      ; 29.634     ;
; -28.012 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.523      ; 29.536     ;
; -27.948 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.523      ; 29.472     ;
; -1.906  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.082     ; 2.825      ;
; -1.888  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.078     ; 2.811      ;
; -1.863  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.078     ; 2.786      ;
; -1.826  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.078     ; 2.749      ;
; -1.790  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.711      ;
; -1.768  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.078     ; 2.691      ;
; -1.739  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.660      ;
; -1.680  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.078     ; 2.603      ;
; -1.594  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.515      ;
; -1.578  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.078     ; 2.501      ;
; -1.577  ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.078     ; 2.500      ;
; -1.540  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.461      ;
; -1.504  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.425      ;
; -1.357  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.278      ;
; -1.277  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.393      ; 2.671      ;
; -1.240  ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.572     ; 1.669      ;
; -1.240  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.078     ; 2.163      ;
; -1.233  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.391      ; 2.625      ;
; -1.194  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.082     ; 2.113      ;
; -1.189  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.110      ;
; -1.182  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.393      ; 2.576      ;
; -1.164  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.082     ; 2.083      ;
; -1.132  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.393      ; 2.526      ;
; -1.118  ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.570     ; 1.549      ;
; -1.094  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.015      ;
; -1.078  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.999      ;
; -1.072  ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.570     ; 1.503      ;
; -1.044  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.965      ;
; -1.013  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.934      ;
; -1.000  ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.393      ; 2.394      ;
; -0.997  ; PTL_NS_EN[0]                    ; PWM:PTL_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.798      ; 2.796      ;
; -0.986  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.078     ; 1.909      ;
; -0.934  ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.855      ;
; -0.932  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.853      ;
; -0.914  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.393      ; 2.308      ;
; -0.812  ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.078     ; 1.735      ;
; -0.786  ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.099     ; 1.688      ;
; -0.388  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.309      ;
; -0.363  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[0] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.284      ;
; -0.346  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.267      ;
; -0.345  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.266      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -28.242 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.604      ; 29.847     ;
; -28.172 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.604      ; 29.777     ;
; -28.151 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.604      ; 29.756     ;
; -27.995 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.605      ; 29.601     ;
; -27.947 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.605      ; 29.553     ;
; -27.897 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.604      ; 29.502     ;
; -27.798 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.605      ; 29.404     ;
; -27.734 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.605      ; 29.340     ;
; -2.201  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 3.121      ;
; -2.146  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 3.066      ;
; -2.059  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.979      ;
; -2.044  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.964      ;
; -1.927  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.847      ;
; -1.828  ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.748      ;
; -1.823  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.743      ;
; -1.798  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.718      ;
; -1.768  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.688      ;
; -1.754  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.674      ;
; -1.728  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.648      ;
; -1.673  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.593      ;
; -1.653  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.573      ;
; -1.621  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.541      ;
; -1.607  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.527      ;
; -1.526  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.446      ;
; -1.505  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.425      ;
; -1.474  ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.394      ;
; -1.380  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.300      ;
; -1.206  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.126      ;
; -1.156  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.076      ;
; -1.111  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.031      ;
; -1.089  ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.009      ;
; -1.088  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.008      ;
; -1.066  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 1.986      ;
; -1.059  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 1.979      ;
; -1.030  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 1.950      ;
; -0.964  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 1.884      ;
; -0.943  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 1.863      ;
; -0.942  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 1.862      ;
; -0.942  ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 1.862      ;
; -0.928  ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 1.848      ;
; -0.913  ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 1.833      ;
; -0.810  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 1.730      ;
; -0.784  ; PTL_EW_EN[0]                    ; PWM:PTL_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.895      ; 2.680      ;
; -0.781  ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 1.701      ;
; -0.634  ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 1.554      ;
; -0.380  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[0] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 1.300      ;
; -0.379  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 1.299      ;
; -0.361  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 1.281      ;
; -0.361  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 1.281      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_DIV:c_STL_CLK|CLK'                                                                                              ;
+--------+--------------------------------------+----------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node  ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------+-----------------------+-----------------------+--------------+------------+------------+
; -8.834 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 10.184     ;
; -8.834 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[1]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 10.184     ;
; -8.834 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 10.184     ;
; -8.834 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[3]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 10.184     ;
; -8.834 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 10.184     ;
; -8.834 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[5]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 10.184     ;
; -8.834 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[6]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 10.184     ;
; -8.714 ; Flow_counter:EAST_WEST|CAR_FLOW[2]   ; clks[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 10.064     ;
; -8.714 ; Flow_counter:EAST_WEST|CAR_FLOW[2]   ; clks[1]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 10.064     ;
; -8.714 ; Flow_counter:EAST_WEST|CAR_FLOW[2]   ; clks[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 10.064     ;
; -8.714 ; Flow_counter:EAST_WEST|CAR_FLOW[2]   ; clks[3]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 10.064     ;
; -8.714 ; Flow_counter:EAST_WEST|CAR_FLOW[2]   ; clks[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 10.064     ;
; -8.714 ; Flow_counter:EAST_WEST|CAR_FLOW[2]   ; clks[5]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 10.064     ;
; -8.714 ; Flow_counter:EAST_WEST|CAR_FLOW[2]   ; clks[6]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 10.064     ;
; -8.709 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 10.059     ;
; -8.709 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[1]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 10.059     ;
; -8.709 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 10.059     ;
; -8.709 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[3]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 10.059     ;
; -8.709 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 10.059     ;
; -8.709 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[5]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 10.059     ;
; -8.709 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[6]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 10.059     ;
; -8.702 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.344      ; 10.047     ;
; -8.702 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[1]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.344      ; 10.047     ;
; -8.702 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.344      ; 10.047     ;
; -8.702 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[3]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.344      ; 10.047     ;
; -8.702 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.344      ; 10.047     ;
; -8.702 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[5]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.344      ; 10.047     ;
; -8.702 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[6]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.344      ; 10.047     ;
; -8.643 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.344      ; 9.988      ;
; -8.643 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[1]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.344      ; 9.988      ;
; -8.643 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.344      ; 9.988      ;
; -8.643 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[3]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.344      ; 9.988      ;
; -8.643 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.344      ; 9.988      ;
; -8.643 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[5]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.344      ; 9.988      ;
; -8.643 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[6]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.344      ; 9.988      ;
; -8.603 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 9.953      ;
; -8.603 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[1]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 9.953      ;
; -8.603 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 9.953      ;
; -8.603 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[3]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 9.953      ;
; -8.603 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 9.953      ;
; -8.603 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[5]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 9.953      ;
; -8.603 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[6]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.349      ; 9.953      ;
; -8.590 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.339      ; 9.930      ;
; -8.590 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[1]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.339      ; 9.930      ;
; -8.590 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.339      ; 9.930      ;
; -8.590 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[3]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.339      ; 9.930      ;
; -8.590 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.339      ; 9.930      ;
; -8.590 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[5]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.339      ; 9.930      ;
; -8.590 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[6]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.339      ; 9.930      ;
; -8.558 ; Flow_counter:WEST_EAST|CAR_FLOW[3]   ; clks[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.899      ;
; -8.558 ; Flow_counter:WEST_EAST|CAR_FLOW[3]   ; clks[1]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.899      ;
; -8.558 ; Flow_counter:WEST_EAST|CAR_FLOW[3]   ; clks[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.899      ;
; -8.558 ; Flow_counter:WEST_EAST|CAR_FLOW[3]   ; clks[3]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.899      ;
; -8.558 ; Flow_counter:WEST_EAST|CAR_FLOW[3]   ; clks[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.899      ;
; -8.558 ; Flow_counter:WEST_EAST|CAR_FLOW[3]   ; clks[5]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.899      ;
; -8.558 ; Flow_counter:WEST_EAST|CAR_FLOW[3]   ; clks[6]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.899      ;
; -8.506 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; clks[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.339      ; 9.846      ;
; -8.506 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; clks[1]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.339      ; 9.846      ;
; -8.506 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; clks[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.339      ; 9.846      ;
; -8.506 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; clks[3]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.339      ; 9.846      ;
; -8.506 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; clks[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.339      ; 9.846      ;
; -8.506 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; clks[5]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.339      ; 9.846      ;
; -8.506 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; clks[6]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.339      ; 9.846      ;
; -8.488 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2] ; clks[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.344      ; 9.833      ;
; -8.488 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2] ; clks[1]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.344      ; 9.833      ;
; -8.488 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2] ; clks[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.344      ; 9.833      ;
; -8.488 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2] ; clks[3]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.344      ; 9.833      ;
; -8.488 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2] ; clks[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.344      ; 9.833      ;
; -8.488 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2] ; clks[5]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.344      ; 9.833      ;
; -8.488 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2] ; clks[6]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.344      ; 9.833      ;
; -8.466 ; Flow_counter:WEST_EAST|CAR_FLOW[5]   ; clks[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.807      ;
; -8.466 ; Flow_counter:WEST_EAST|CAR_FLOW[5]   ; clks[1]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.807      ;
; -8.466 ; Flow_counter:WEST_EAST|CAR_FLOW[5]   ; clks[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.807      ;
; -8.466 ; Flow_counter:WEST_EAST|CAR_FLOW[5]   ; clks[3]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.807      ;
; -8.466 ; Flow_counter:WEST_EAST|CAR_FLOW[5]   ; clks[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.807      ;
; -8.466 ; Flow_counter:WEST_EAST|CAR_FLOW[5]   ; clks[5]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.807      ;
; -8.466 ; Flow_counter:WEST_EAST|CAR_FLOW[5]   ; clks[6]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.807      ;
; -8.462 ; Flow_counter:WEST_EAST|CAR_FLOW[0]   ; clks[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.803      ;
; -8.462 ; Flow_counter:WEST_EAST|CAR_FLOW[0]   ; clks[1]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.803      ;
; -8.462 ; Flow_counter:WEST_EAST|CAR_FLOW[0]   ; clks[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.803      ;
; -8.462 ; Flow_counter:WEST_EAST|CAR_FLOW[0]   ; clks[3]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.803      ;
; -8.462 ; Flow_counter:WEST_EAST|CAR_FLOW[0]   ; clks[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.803      ;
; -8.462 ; Flow_counter:WEST_EAST|CAR_FLOW[0]   ; clks[5]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.803      ;
; -8.462 ; Flow_counter:WEST_EAST|CAR_FLOW[0]   ; clks[6]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.803      ;
; -8.441 ; Flow_counter:WEST_EAST|CAR_FLOW[6]   ; clks[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.782      ;
; -8.441 ; Flow_counter:WEST_EAST|CAR_FLOW[6]   ; clks[1]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.782      ;
; -8.441 ; Flow_counter:WEST_EAST|CAR_FLOW[6]   ; clks[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.782      ;
; -8.441 ; Flow_counter:WEST_EAST|CAR_FLOW[6]   ; clks[3]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.782      ;
; -8.441 ; Flow_counter:WEST_EAST|CAR_FLOW[6]   ; clks[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.782      ;
; -8.441 ; Flow_counter:WEST_EAST|CAR_FLOW[6]   ; clks[5]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.782      ;
; -8.441 ; Flow_counter:WEST_EAST|CAR_FLOW[6]   ; clks[6]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.340      ; 9.782      ;
; -8.428 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[21] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.337      ; 9.766      ;
; -8.428 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[23] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.337      ; 9.766      ;
; -8.426 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[19] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.337      ; 9.764      ;
; -8.425 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[15] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.337      ; 9.763      ;
; -8.423 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[25] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.337      ; 9.761      ;
; -8.423 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[20] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.337      ; 9.761      ;
; -8.422 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[16] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.337      ; 9.760      ;
; -8.421 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[17] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.337      ; 9.759      ;
; -8.421 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[18] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.337      ; 9.759      ;
+--------+--------------------------------------+----------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CLK'                                                                                                                                  ;
+--------+--------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.388 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.084     ; 5.305      ;
; -4.376 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.084     ; 5.293      ;
; -4.315 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 5.230      ;
; -4.303 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 5.218      ;
; -4.272 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.084     ; 5.189      ;
; -4.269 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.088     ; 5.182      ;
; -4.257 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.088     ; 5.170      ;
; -4.251 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 5.166      ;
; -4.239 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 5.154      ;
; -4.199 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 5.114      ;
; -4.193 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.098     ; 5.096      ;
; -4.179 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.082     ; 5.098      ;
; -4.169 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.084     ; 5.086      ;
; -4.167 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.082     ; 5.086      ;
; -4.166 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.098     ; 5.069      ;
; -4.164 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.084     ; 5.081      ;
; -4.153 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.088     ; 5.066      ;
; -4.135 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 5.050      ;
; -4.120 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.100     ; 5.021      ;
; -4.114 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.084     ; 5.031      ;
; -4.098 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.084     ; 5.015      ;
; -4.096 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 5.011      ;
; -4.093 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.100     ; 4.994      ;
; -4.091 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 5.006      ;
; -4.074 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.102     ; 4.973      ;
; -4.063 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.082     ; 4.982      ;
; -4.056 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.100     ; 4.957      ;
; -4.050 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.088     ; 4.963      ;
; -4.047 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.102     ; 4.946      ;
; -4.045 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.088     ; 4.958      ;
; -4.041 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.956      ;
; -4.032 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.947      ;
; -4.029 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.100     ; 4.930      ;
; -4.027 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.942      ;
; -4.025 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.940      ;
; -4.000 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.098     ; 4.903      ;
; -3.995 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.088     ; 4.908      ;
; -3.990 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.084     ; 4.907      ;
; -3.984 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.096     ; 4.889      ;
; -3.984 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.084     ; 4.901      ;
; -3.979 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.088     ; 4.892      ;
; -3.979 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.098     ; 4.882      ;
; -3.978 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.084     ; 4.895      ;
; -3.977 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.892      ;
; -3.965 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.087     ; 4.879      ;
; -3.961 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.876      ;
; -3.960 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.082     ; 4.879      ;
; -3.957 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.096     ; 4.862      ;
; -3.955 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.082     ; 4.874      ;
; -3.953 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.087     ; 4.867      ;
; -3.952 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.867      ;
; -3.952 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.867      ;
; -3.952 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.867      ;
; -3.946 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.084     ; 4.863      ;
; -3.941 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.098     ; 4.844      ;
; -3.940 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.855      ;
; -3.940 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.855      ;
; -3.940 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.855      ;
; -3.927 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.100     ; 4.828      ;
; -3.923 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.098     ; 4.826      ;
; -3.911 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.826      ;
; -3.906 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.100     ; 4.807      ;
; -3.905 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.082     ; 4.824      ;
; -3.902 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.098     ; 4.805      ;
; -3.898 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.084     ; 4.815      ;
; -3.889 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.082     ; 4.808      ;
; -3.881 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.102     ; 4.780      ;
; -3.874 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.084     ; 4.791      ;
; -3.873 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.788      ;
; -3.871 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.084     ; 4.788      ;
; -3.868 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.100     ; 4.769      ;
; -3.865 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.088     ; 4.778      ;
; -3.863 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.100     ; 4.764      ;
; -3.860 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.102     ; 4.759      ;
; -3.850 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.100     ; 4.751      ;
; -3.849 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.087     ; 4.763      ;
; -3.847 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.762      ;
; -3.842 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.100     ; 4.743      ;
; -3.840 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[15]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.098     ; 4.743      ;
; -3.836 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.751      ;
; -3.836 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.751      ;
; -3.836 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.751      ;
; -3.832 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[29] ; CLK_DIV:c_STL_CLK|CLK               ; i_CLK        ; i_CLK       ; 1.000        ; -0.082     ; 4.751      ;
; -3.829 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.100     ; 4.730      ;
; -3.827 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.088     ; 4.740      ;
; -3.825 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.740      ;
; -3.825 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.098     ; 4.728      ;
; -3.822 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.102     ; 4.721      ;
; -3.821 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]           ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.098     ; 4.724      ;
; -3.809 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.724      ;
; -3.808 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.098     ; 4.711      ;
; -3.804 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.102     ; 4.703      ;
; -3.804 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.100     ; 4.705      ;
; -3.798 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.713      ;
; -3.795 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.098     ; 4.698      ;
; -3.791 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.096     ; 4.696      ;
; -3.786 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.100     ; 4.687      ;
; -3.783 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.102     ; 4.682      ;
; -3.779 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.088     ; 4.692      ;
; -3.775 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.082     ; 4.694      ;
+--------+--------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                          ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.178 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[4]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.098      ;
; -1.178 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[5]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.098      ;
; -1.178 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[6]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.098      ;
; -1.178 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[7]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.098      ;
; -1.105 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[1]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.025      ;
; -1.105 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[0]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.025      ;
; -1.105 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[3]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.025      ;
; -1.105 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[2]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.025      ;
; -0.719 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.085     ; 1.635      ;
; -0.712 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|o_WR                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.085     ; 1.628      ;
; -0.469 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.076     ; 1.394      ;
; -0.137 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|o_RD                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.080     ; 1.058      ;
; 0.014  ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 0.906      ;
; 0.025  ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 0.895      ;
; 0.026  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|o_CS                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.080     ; 0.895      ;
; 0.027  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.080     ; 0.894      ;
; 0.039  ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.080     ; 0.882      ;
; 0.099  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.080     ; 0.822      ;
; 0.099  ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.080     ; 0.822      ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                             ;
+--------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -1.129 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.082     ; 2.048      ;
; -1.129 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.082     ; 2.048      ;
; -1.089 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.009      ;
; -1.089 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.009      ;
; -1.089 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.009      ;
; -1.089 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.009      ;
; -1.089 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.009      ;
; -1.089 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.009      ;
; -0.738 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.070     ; 1.669      ;
; -0.550 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.093     ; 1.458      ;
; -0.364 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.082     ; 1.283      ;
; -0.364 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.082     ; 1.283      ;
; -0.162 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|o_CS                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.082     ; 1.081      ;
; -0.158 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|o_RD                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.082     ; 1.077      ;
; -0.123 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|o_WR                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.082     ; 1.042      ;
; 0.025  ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.082     ; 0.894      ;
; 0.038  ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.082     ; 0.881      ;
; 0.097  ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.082     ; 0.822      ;
; 0.097  ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.082     ; 0.822      ;
+--------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_DIV:c_STL_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------------+---------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.433 ; act_state.YELLOW                      ; act_state.YELLOW                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; clks[31]                              ; clks[31]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; clks[12]                              ; clks[12]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; clks[13]                              ; clks[13]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; clks[14]                              ; clks[14]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; clks[24]                              ; clks[24]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; clks[26]                              ; clks[26]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; clks[27]                              ; clks[27]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; clks[28]                              ; clks[28]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; clks[29]                              ; clks[29]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; clks[30]                              ; clks[30]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.101      ; 0.746      ;
; 0.435 ; clks[25]                              ; clks[25]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; clks[15]                              ; clks[15]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; clks[16]                              ; clks[16]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; clks[17]                              ; clks[17]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; clks[18]                              ; clks[18]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; clks[19]                              ; clks[19]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; clks[20]                              ; clks[20]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; clks[21]                              ; clks[21]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; clks[22]                              ; clks[22]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; clks[23]                              ; clks[23]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.099      ; 0.746      ;
; 0.452 ; TRLH_NS_EN[2]                         ; TRLH_NS_EN[2]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TRLH_NS_EN[0]                         ; TRLH_NS_EN[0]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; TRLH_EW_EN[0]                         ; TRLH_EW_EN[0]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PTL_EW_EN[1]                          ; PTL_EW_EN[1]                          ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; TRLH_EW_EN[2]                         ; TRLH_EW_EN[2]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.080      ; 0.746      ;
; 0.722 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[18] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[18] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.016      ;
; 0.722 ; Flow_counter:WEST_EAST|CAR_FLOW[24]   ; Flow_counter:WEST_EAST|CAR_FLOW[24]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.016      ;
; 0.723 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[8]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[8]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.016      ;
; 0.723 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[22] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[22] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.017      ;
; 0.723 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[27] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[27] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.017      ;
; 0.724 ; Flow_counter:WEST_EAST|CAR_FLOW[20]   ; Flow_counter:WEST_EAST|CAR_FLOW[20]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.017      ;
; 0.729 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[9]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[9]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.022      ;
; 0.729 ; Flow_counter:EAST_WEST|CAR_FLOW[13]   ; Flow_counter:EAST_WEST|CAR_FLOW[13]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.022      ;
; 0.729 ; Flow_counter:WEST_EAST|CAR_FLOW[15]   ; Flow_counter:WEST_EAST|CAR_FLOW[15]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.023      ;
; 0.730 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[18] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[18] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.024      ;
; 0.730 ; Flow_counter:EAST_WEST|CAR_FLOW[6]    ; Flow_counter:EAST_WEST|CAR_FLOW[6]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.023      ;
; 0.730 ; Flow_counter:EAST_WEST|CAR_FLOW[9]    ; Flow_counter:EAST_WEST|CAR_FLOW[9]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.023      ;
; 0.730 ; Flow_counter:WEST_EAST|CAR_FLOW[9]    ; Flow_counter:WEST_EAST|CAR_FLOW[9]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.024      ;
; 0.730 ; Flow_counter:WEST_EAST|CAR_FLOW[12]   ; Flow_counter:WEST_EAST|CAR_FLOW[12]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.024      ;
; 0.730 ; Flow_counter:WEST_EAST|CAR_FLOW[13]   ; Flow_counter:WEST_EAST|CAR_FLOW[13]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.024      ;
; 0.731 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[7]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[7]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.024      ;
; 0.731 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[13] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[13] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.024      ;
; 0.732 ; Flow_counter:EAST_WEST|CAR_FLOW[17]   ; Flow_counter:EAST_WEST|CAR_FLOW[17]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.025      ;
; 0.746 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[20] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[20] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[21] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[21] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; Flow_counter:WEST_EAST|CAR_FLOW[22]   ; Flow_counter:WEST_EAST|CAR_FLOW[22]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[24] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[24] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[25] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[25] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[24] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[24] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; Flow_counter:WEST_EAST|CAR_FLOW[18]   ; Flow_counter:WEST_EAST|CAR_FLOW[18]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; Flow_counter:WEST_EAST|CAR_FLOW[5]    ; Flow_counter:WEST_EAST|CAR_FLOW[5]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; Flow_counter:WEST_EAST|CAR_FLOW[6]    ; Flow_counter:WEST_EAST|CAR_FLOW[6]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; Flow_counter:WEST_EAST|CAR_FLOW[19]   ; Flow_counter:WEST_EAST|CAR_FLOW[19]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.041      ;
; 0.748 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[2]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[9]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[9]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.041      ;
; 0.752 ; Flow_counter:WEST_EAST|CAR_FLOW[17]   ; Flow_counter:WEST_EAST|CAR_FLOW[17]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.046      ;
; 0.753 ; Flow_counter:EAST_WEST|CAR_FLOW[10]   ; Flow_counter:EAST_WEST|CAR_FLOW[10]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.046      ;
; 0.753 ; Flow_counter:WEST_EAST|CAR_FLOW[2]    ; Flow_counter:WEST_EAST|CAR_FLOW[2]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.047      ;
; 0.754 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[4]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[12] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[12] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[11] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[11] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[14] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[14] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; Flow_counter:EAST_WEST|CAR_FLOW[2]    ; Flow_counter:EAST_WEST|CAR_FLOW[2]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; Flow_counter:EAST_WEST|CAR_FLOW[22]   ; Flow_counter:EAST_WEST|CAR_FLOW[22]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; Flow_counter:EAST_WEST|CAR_FLOW[26]   ; Flow_counter:EAST_WEST|CAR_FLOW[26]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.080      ; 1.046      ;
; 0.754 ; Flow_counter:EAST_WEST|CAR_FLOW[29]   ; Flow_counter:EAST_WEST|CAR_FLOW[29]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.080      ; 1.046      ;
; 0.754 ; Flow_counter:WEST_EAST|CAR_FLOW[14]   ; Flow_counter:WEST_EAST|CAR_FLOW[14]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.048      ;
; 0.755 ; Flow_counter:EAST_WEST|CAR_FLOW[4]    ; Flow_counter:EAST_WEST|CAR_FLOW[4]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; Flow_counter:EAST_WEST|CAR_FLOW[19]   ; Flow_counter:EAST_WEST|CAR_FLOW[19]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; Flow_counter:EAST_WEST|CAR_FLOW[24]   ; Flow_counter:EAST_WEST|CAR_FLOW[24]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.080      ; 1.047      ;
; 0.755 ; Flow_counter:EAST_WEST|CAR_FLOW[28]   ; Flow_counter:EAST_WEST|CAR_FLOW[28]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.080      ; 1.047      ;
; 0.926 ; Flow_counter:WEST_EAST|CAR_FLOW[28]   ; Flow_counter:WEST_EAST|CAR_FLOW[28]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.220      ;
; 0.927 ; Flow_counter:WEST_EAST|CAR_FLOW[26]   ; Flow_counter:WEST_EAST|CAR_FLOW[26]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.220      ;
; 0.930 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[19] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[19] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.224      ;
; 0.930 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[26] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[26] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.224      ;
; 0.932 ; Flow_counter:WEST_EAST|CAR_FLOW[7]    ; Flow_counter:WEST_EAST|CAR_FLOW[7]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.226      ;
; 0.934 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.227      ;
; 0.936 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.229      ;
; 0.940 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[28] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[28] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.234      ;
; 0.942 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[15] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[15] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.236      ;
; 0.942 ; Flow_counter:EAST_WEST|CAR_FLOW[11]   ; Flow_counter:EAST_WEST|CAR_FLOW[11]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.235      ;
; 0.943 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[15] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[15] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.236      ;
; 0.943 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.236      ;
; 0.943 ; Flow_counter:EAST_WEST|CAR_FLOW[15]   ; Flow_counter:EAST_WEST|CAR_FLOW[15]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.236      ;
; 0.943 ; Flow_counter:EAST_WEST|CAR_FLOW[16]   ; Flow_counter:EAST_WEST|CAR_FLOW[16]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.236      ;
; 0.944 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[22] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[22] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.238      ;
; 0.944 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[28] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[28] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.238      ;
; 0.944 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[4]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.237      ;
; 0.945 ; Flow_counter:EAST_WEST|CAR_FLOW[3]    ; Flow_counter:EAST_WEST|CAR_FLOW[3]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.238      ;
; 0.945 ; Flow_counter:WEST_EAST|CAR_FLOW[30]   ; Flow_counter:WEST_EAST|CAR_FLOW[30]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.239      ;
; 0.950 ; Flow_counter:EAST_WEST|CAR_FLOW[14]   ; Flow_counter:EAST_WEST|CAR_FLOW[14]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.243      ;
; 0.956 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[16] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[16] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.250      ;
; 0.956 ; Flow_counter:EAST_WEST|CAR_FLOW[5]    ; Flow_counter:EAST_WEST|CAR_FLOW[5]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.249      ;
; 0.957 ; Flow_counter:WEST_EAST|CAR_FLOW[0]    ; Flow_counter:WEST_EAST|CAR_FLOW[0]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.251      ;
; 0.962 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[26] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[26] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.256      ;
; 0.963 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[10] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[10] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.256      ;
; 0.963 ; Flow_counter:EAST_WEST|CAR_FLOW[12]   ; Flow_counter:EAST_WEST|CAR_FLOW[12]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.256      ;
; 0.964 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[11] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[11] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.257      ;
+-------+---------------------------------------+---------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CLK'                                                                                                                                                                                   ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.435 ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK       ; 0.000        ; 2.567      ; 3.505      ;
; 0.545 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; i_CLK       ; 0.000        ; 2.579      ; 3.627      ;
; 0.552 ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 2.567      ; 3.612      ;
; 0.603 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK       ; 0.000        ; 2.586      ; 3.692      ;
; 0.611 ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 2.571      ; 3.675      ;
; 0.616 ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 2.570      ; 3.679      ;
; 0.649 ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; i_CLK       ; 0.000        ; 2.579      ; 3.731      ;
; 0.664 ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 2.565      ; 3.722      ;
; 0.669 ; CLK_DIV:c_STL_CLK|CLK                            ; CLK_DIV:c_STL_CLK|CLK                            ; CLK_DIV:c_STL_CLK|CLK                            ; i_CLK       ; 0.000        ; 2.579      ; 3.751      ;
; 0.687 ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 2.569      ; 3.749      ;
; 0.706 ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK       ; 0.000        ; 2.586      ; 3.795      ;
; 0.735 ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK       ; 0.000        ; 2.567      ; 3.805      ;
; 0.736 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[1]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[1]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.029      ;
; 0.738 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.031      ;
; 0.741 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[0]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[0]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.101      ; 1.054      ;
; 0.741 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.101      ; 1.054      ;
; 0.755 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; i_CLK       ; 0.000        ; 2.576      ; 3.834      ;
; 0.757 ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 2.567      ; 3.817      ;
; 0.760 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[3]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[3]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[15]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[15]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[5]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[5]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[11] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[11] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[13] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[13] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[19] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[19] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[17] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[17] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[21] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[21] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[27] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[27] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[29] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[29] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[31] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[31] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[6]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[6]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[7]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[7]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[9]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[9]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[16] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[16] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[7]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[7]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[4]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[4]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[12] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[12] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[14] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[14] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[25] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[25] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[18] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[18] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[22] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[22] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[23] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[23] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[10] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[10] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[8]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[8]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[20] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[20] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[30] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[30] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[20]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[20]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[24] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[24] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[26] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[26] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[28] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[28] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[24]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[24]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.059      ;
; 0.783 ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 2.567      ; 3.853      ;
; 0.813 ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 2.566      ; 3.872      ;
; 1.030 ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK       ; -0.500       ; 2.567      ; 3.600      ;
; 1.090 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[1]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.383      ;
; 1.099 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[3]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.392      ;
; 1.108 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[4]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.401      ;
; 1.115 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[3]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[4]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[5]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[6]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[11] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[12] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[13] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[14] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[17] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[18] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[19] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[20] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[20]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[21] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[22] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[9]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[10] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[7]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[8]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[29] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[30] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.081      ; 1.410      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                             ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.452 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.483 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.082      ; 0.777      ;
; 0.500 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.082      ; 0.794      ;
; 0.631 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|o_WR                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.082      ; 0.925      ;
; 0.649 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|o_CS                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.082      ; 0.943      ;
; 0.702 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|o_RD                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.082      ; 0.996      ;
; 0.746 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.082      ; 1.040      ;
; 1.070 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.070      ; 1.352      ;
; 1.256 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.093      ; 1.561      ;
; 1.753 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 2.046      ;
; 1.753 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 2.046      ;
; 1.753 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 2.046      ;
; 1.753 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 2.046      ;
; 1.753 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 2.046      ;
; 1.753 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 2.046      ;
; 1.808 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.080      ; 2.100      ;
; 1.808 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.080      ; 2.100      ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'                                                                                                                                                             ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.453 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.081      ; 0.758      ;
; 0.550 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.081      ; 0.843      ;
; 0.564 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.081      ; 0.857      ;
; 0.676 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.081      ; 0.969      ;
; 0.691 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.081      ; 0.984      ;
; 0.791 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.081      ; 1.084      ;
; 1.173 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.576      ; 1.961      ;
; 1.195 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.576      ; 1.983      ;
; 1.202 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.577      ; 1.991      ;
; 1.230 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.577      ; 2.019      ;
; 1.251 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.086      ; 1.549      ;
; 1.266 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.086      ; 1.564      ;
; 1.312 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.086      ; 1.610      ;
; 1.343 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.086      ; 1.641      ;
; 1.511 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.576      ; 2.299      ;
; 1.513 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.576      ; 2.301      ;
; 1.514 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.576      ; 2.302      ;
; 1.578 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.576      ; 2.366      ;
; 1.579 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.576      ; 2.367      ;
; 1.852 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.576      ; 2.640      ;
; 1.853 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.576      ; 2.641      ;
; 1.856 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.576      ; 2.644      ;
; 1.991 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.577      ; 2.780      ;
; 2.000 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.577      ; 2.789      ;
; 3.708 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 4.612      ;
; 3.713 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 4.617      ;
; 3.850 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 4.754      ;
; 3.851 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 4.755      ;
; 3.862 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 4.766      ;
; 4.053 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 4.958      ;
; 4.080 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 4.985      ;
; 4.169 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 5.073      ;
; 4.174 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 5.078      ;
; 4.311 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 5.215      ;
; 4.312 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 5.216      ;
; 4.323 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 5.227      ;
; 4.514 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 5.419      ;
; 4.541 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 5.446      ;
; 5.004 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 5.908      ;
; 5.009 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 5.913      ;
; 5.146 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 6.050      ;
; 5.147 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 6.051      ;
; 5.158 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 6.062      ;
; 5.349 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 6.254      ;
; 5.376 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 6.281      ;
; 5.633 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 6.537      ;
; 5.634 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 6.538      ;
; 5.738 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 6.642      ;
; 5.739 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 6.643      ;
; 5.766 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 6.670      ;
; 5.941 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 6.846      ;
; 5.966 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 6.870      ;
; 5.967 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 6.871      ;
; 5.968 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 6.873      ;
; 6.071 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 6.975      ;
; 6.072 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 6.976      ;
; 6.099 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 7.003      ;
; 6.274 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 7.179      ;
; 6.301 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 7.206      ;
; 6.542 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.674      ; 7.448      ;
; 6.564 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.674      ; 7.470      ;
; 6.592 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 7.497      ;
; 6.593 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 7.498      ;
; 6.593 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 7.498      ;
; 6.594 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 7.499      ;
; 6.595 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 7.500      ;
; 6.704 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.674      ; 7.610      ;
; 6.726 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.674      ; 7.632      ;
; 6.754 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 7.659      ;
; 6.755 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 7.660      ;
; 6.755 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 7.660      ;
; 6.756 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 7.661      ;
; 6.757 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 7.662      ;
; 6.850 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 7.755      ;
; 6.872 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.673      ; 7.777      ;
; 6.900 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 7.804      ;
; 6.901 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 7.805      ;
; 6.901 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 7.805      ;
; 6.902 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 7.806      ;
; 6.903 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.672      ; 7.807      ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                          ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.454 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.080      ; 0.746      ;
; 0.485 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 0.778      ;
; 0.492 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 0.785      ;
; 0.503 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.080      ; 0.795      ;
; 0.511 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.080      ; 0.803      ;
; 0.512 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|o_CS                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.080      ; 0.804      ;
; 0.653 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|o_RD                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.080      ; 0.945      ;
; 0.960 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.085      ; 1.257      ;
; 1.197 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.076      ; 1.485      ;
; 1.221 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|o_WR                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.076      ; 1.509      ;
; 1.777 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[1]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 2.070      ;
; 1.777 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[0]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 2.070      ;
; 1.777 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[3]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 2.070      ;
; 1.777 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[2]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 2.070      ;
; 1.848 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[4]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.080      ; 2.140      ;
; 1.848 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[5]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.080      ; 2.140      ;
; 1.848 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[6]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.080      ; 2.140      ;
; 1.848 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[7]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.080      ; 2.140      ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.728 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.569      ; 1.509      ;
; 0.772 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.064      ;
; 0.775 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.067      ;
; 0.790 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[0] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.082      ;
; 0.928 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.569      ; 1.709      ;
; 0.944 ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.877      ; 2.053      ;
; 1.013 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.569      ; 1.794      ;
; 1.040 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.569      ; 1.821      ;
; 1.043 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.569      ; 1.824      ;
; 1.057 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.100      ; 1.369      ;
; 1.127 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.419      ;
; 1.134 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.426      ;
; 1.169 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.461      ;
; 1.222 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.514      ;
; 1.257 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.549      ;
; 1.266 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.558      ;
; 1.274 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.566      ;
; 1.283 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.575      ;
; 1.306 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.565      ; 2.083      ;
; 1.477 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 1.773      ;
; 1.499 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.791      ;
; 1.532 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.824      ;
; 1.534 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.076      ; 1.822      ;
; 1.535 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.827      ;
; 1.614 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.076      ; 1.902      ;
; 1.769 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 2.061      ;
; 1.798 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.076      ; 2.086      ;
; 1.799 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.385     ; 1.626      ;
; 1.805 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 2.101      ;
; 1.854 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 2.150      ;
; 1.878 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.389     ; 1.701      ;
; 1.881 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 2.177      ;
; 1.884 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 2.180      ;
; 1.948 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 2.244      ;
; 1.965 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 2.257      ;
; 2.023 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 2.319      ;
; 2.053 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 2.349      ;
; 2.209 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 2.505      ;
; 2.233 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.385     ; 2.060      ;
; 2.313 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 2.609      ;
; 4.341 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.627      ; 5.200      ;
; 4.346 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.627      ; 5.205      ;
; 4.638 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.627      ; 5.497      ;
; 4.930 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.627      ; 5.789      ;
; 5.207 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.627      ; 6.066      ;
; 5.490 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.627      ; 6.349      ;
; 5.580 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.627      ; 6.439      ;
; 5.694 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.627      ; 6.553      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                           ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.762 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.055      ;
; 0.773 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.065      ;
; 0.788 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[0] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.080      ;
; 0.879 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.099      ; 1.190      ;
; 0.958 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.572      ; 1.742      ;
; 1.022 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.570      ; 1.804      ;
; 1.033 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.572      ; 1.817      ;
; 1.118 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.410      ;
; 1.126 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.418      ;
; 1.132 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.572      ; 1.916      ;
; 1.160 ; PTL_NS_EN[0]                    ; PWM:PTL_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.125      ; 2.517      ;
; 1.165 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.572      ; 1.949      ;
; 1.248 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.540      ;
; 1.257 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.078      ; 1.547      ;
; 1.257 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.549      ;
; 1.266 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.558      ;
; 1.275 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.567      ;
; 1.303 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.082      ; 1.597      ;
; 1.304 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.572      ; 2.088      ;
; 1.311 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.603      ;
; 1.341 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.078      ; 1.631      ;
; 1.356 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.648      ;
; 1.367 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.659      ;
; 1.389 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.078      ; 1.679      ;
; 1.404 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.082      ; 1.698      ;
; 1.459 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.082      ; 1.753      ;
; 1.483 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.775      ;
; 1.565 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.391     ; 1.386      ;
; 1.612 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.904      ;
; 1.618 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.910      ;
; 1.637 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.391     ; 1.458      ;
; 1.684 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.082      ; 1.978      ;
; 1.701 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.393     ; 1.520      ;
; 1.717 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.082      ; 2.011      ;
; 1.732 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.082      ; 2.026      ;
; 1.776 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 2.068      ;
; 1.839 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.082      ; 2.133      ;
; 1.852 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.082      ; 2.146      ;
; 1.999 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.082      ; 2.293      ;
; 2.134 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.082      ; 2.428      ;
; 4.137 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.860      ; 5.229      ;
; 4.143 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.860      ; 5.235      ;
; 4.325 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.860      ; 5.417      ;
; 4.584 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.860      ; 5.676      ;
; 4.639 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.860      ; 5.731      ;
; 4.711 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.860      ; 5.803      ;
; 4.796 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.860      ; 5.888      ;
; 4.834 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.860      ; 5.926      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                           ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.769 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.062      ;
; 0.771 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.065      ;
; 0.796 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[0] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.089      ;
; 0.933 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.226      ;
; 1.022 ; PTL_EW_EN[0]                    ; PWM:PTL_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.224      ; 2.478      ;
; 1.088 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.381      ;
; 1.094 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.387      ;
; 1.124 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.417      ;
; 1.134 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.428      ;
; 1.144 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.437      ;
; 1.177 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.470      ;
; 1.193 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.486      ;
; 1.205 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.498      ;
; 1.209 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.502      ;
; 1.224 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.517      ;
; 1.245 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.538      ;
; 1.256 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.549      ;
; 1.265 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.559      ;
; 1.274 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.567      ;
; 1.283 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.576      ;
; 1.306 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.599      ;
; 1.357 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.650      ;
; 1.364 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.657      ;
; 1.382 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.675      ;
; 1.457 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.749      ;
; 1.465 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.758      ;
; 1.484 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.777      ;
; 1.508 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.801      ;
; 1.523 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.816      ;
; 1.532 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.825      ;
; 1.533 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.826      ;
; 1.533 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.826      ;
; 1.956 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 2.248      ;
; 2.168 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 2.460      ;
; 2.170 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 2.462      ;
; 2.283 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 2.575      ;
; 2.334 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 2.626      ;
; 2.383 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 2.675      ;
; 3.979 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.945      ; 5.156      ;
; 4.402 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.945      ; 5.579      ;
; 4.487 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.945      ; 5.664      ;
; 4.702 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.945      ; 5.879      ;
; 4.925 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.945      ; 6.102      ;
; 5.211 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.945      ; 6.388      ;
; 5.298 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.945      ; 6.475      ;
; 5.412 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.945      ; 6.589      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                           ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.769 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.061      ;
; 0.770 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.062      ;
; 0.773 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.065      ;
; 0.795 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[0] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.087      ;
; 1.076 ; PTL_NS_EN[1]                    ; PWM:PTL_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.761      ; 2.069      ;
; 1.098 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.390      ;
; 1.124 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.416      ;
; 1.133 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.425      ;
; 1.135 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.427      ;
; 1.144 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.436      ;
; 1.158 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.450      ;
; 1.158 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.450      ;
; 1.216 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.508      ;
; 1.216 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.508      ;
; 1.255 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.547      ;
; 1.264 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.556      ;
; 1.273 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.565      ;
; 1.282 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.574      ;
; 1.313 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.605      ;
; 1.316 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.608      ;
; 1.316 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.608      ;
; 1.318 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.610      ;
; 1.438 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.730      ;
; 1.450 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.742      ;
; 1.450 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.742      ;
; 1.456 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.748      ;
; 1.456 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.748      ;
; 1.506 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.798      ;
; 1.506 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.798      ;
; 1.589 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.881      ;
; 1.589 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.881      ;
; 1.634 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.926      ;
; 1.651 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.943      ;
; 1.663 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.955      ;
; 1.681 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.973      ;
; 1.696 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.988      ;
; 1.750 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 2.042      ;
; 1.773 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 2.065      ;
; 1.777 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 2.069      ;
; 1.792 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 2.084      ;
; 1.914 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 2.206      ;
; 4.212 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.496      ; 4.940      ;
; 4.418 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.496      ; 5.146      ;
; 4.653 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.496      ; 5.381      ;
; 4.949 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.496      ; 5.677      ;
; 5.106 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.496      ; 5.834      ;
; 5.373 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.496      ; 6.101      ;
; 5.479 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.496      ; 6.207      ;
; 5.585 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.496      ; 6.313      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                           ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.770 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.062      ;
; 0.773 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.065      ;
; 0.775 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.067      ;
; 0.776 ; PTL_EW_EN[1]                    ; PWM:PTL_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.129      ; 2.137      ;
; 0.796 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[0] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.088      ;
; 0.896 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.188      ;
; 1.127 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.419      ;
; 1.134 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.426      ;
; 1.158 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.079      ; 1.449      ;
; 1.169 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.461      ;
; 1.256 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.548      ;
; 1.259 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.079      ; 1.550      ;
; 1.265 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.557      ;
; 1.267 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.079      ; 1.558      ;
; 1.274 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.566      ;
; 1.278 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.570      ;
; 1.278 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.570      ;
; 1.283 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.575      ;
; 1.351 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.644      ;
; 1.363 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.655      ;
; 1.363 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.655      ;
; 1.394 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 1.687      ;
; 1.408 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.700      ;
; 1.417 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.079      ; 1.708      ;
; 1.435 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.079      ; 1.726      ;
; 1.515 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.807      ;
; 1.524 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.816      ;
; 1.537 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.829      ;
; 1.537 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.829      ;
; 1.543 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.835      ;
; 1.596 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.079      ; 1.887      ;
; 1.659 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.951      ;
; 1.662 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.079      ; 1.953      ;
; 1.763 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 2.056      ;
; 1.763 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 2.056      ;
; 1.894 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.079      ; 2.185      ;
; 1.928 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 2.220      ;
; 1.950 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.079      ; 2.241      ;
; 2.011 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.079      ; 2.302      ;
; 2.121 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.079      ; 2.412      ;
; 2.261 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.079      ; 2.552      ;
; 4.328 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.863      ; 5.423      ;
; 4.455 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.863      ; 5.550      ;
; 4.502 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.863      ; 5.597      ;
; 4.727 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.863      ; 5.822      ;
; 4.761 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.863      ; 5.856      ;
; 4.881 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.863      ; 5.976      ;
; 4.973 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.863      ; 6.068      ;
; 5.019 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.863      ; 6.114      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.795 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.056      ;
; 0.802 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.063      ;
; 0.803 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.064      ;
; 0.820 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[0] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.081      ;
; 1.075 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.730      ; 2.017      ;
; 1.100 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.365      ;
; 1.145 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.410      ;
; 1.154 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.419      ;
; 1.162 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.427      ;
; 1.171 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.436      ;
; 1.201 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.466      ;
; 1.237 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.502      ;
; 1.237 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.502      ;
; 1.237 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.502      ;
; 1.284 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.549      ;
; 1.293 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.558      ;
; 1.294 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.559      ;
; 1.303 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.568      ;
; 1.411 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.730      ; 2.353      ;
; 1.481 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.730      ; 2.423      ;
; 1.540 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.805      ;
; 1.546 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.811      ;
; 1.546 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.811      ;
; 1.546 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.811      ;
; 1.551 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.730      ; 2.493      ;
; 1.620 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.730      ; 2.562      ;
; 1.657 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.922      ;
; 1.690 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.730      ; 2.632      ;
; 1.693 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.958      ;
; 1.703 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.968      ;
; 1.706 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.971      ;
; 1.789 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 2.054      ;
; 1.789 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 2.054      ;
; 1.794 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 2.059      ;
; 1.815 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 2.080      ;
; 1.822 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 2.087      ;
; 1.874 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 2.139      ;
; 1.999 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.730      ; 2.941      ;
; 2.034 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 2.299      ;
; 2.055 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 2.320      ;
; 2.820 ; TRLH_EW_EN[2]                   ; PWM:TRLH_EW_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.215     ; 1.827      ;
; 6.532 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.491     ; 5.263      ;
; 6.720 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.491     ; 5.451      ;
; 6.931 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.491     ; 5.662      ;
; 7.104 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.491     ; 5.835      ;
; 7.223 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.491     ; 5.954      ;
; 7.367 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.491     ; 6.098      ;
; 7.477 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.491     ; 6.208      ;
; 7.579 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.491     ; 6.310      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.801 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.062      ;
; 0.803 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.064      ;
; 0.803 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.064      ;
; 0.844 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[0] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.105      ;
; 1.151 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.417      ;
; 1.157 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 1.425      ;
; 1.161 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.427      ;
; 1.170 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.436      ;
; 1.177 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.443      ;
; 1.199 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.465      ;
; 1.238 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.507      ;
; 1.238 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.507      ;
; 1.247 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.090      ; 1.549      ;
; 1.283 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.549      ;
; 1.284 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.090      ; 1.586      ;
; 1.292 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.558      ;
; 1.317 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.583      ;
; 1.326 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.592      ;
; 1.378 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.647      ;
; 1.378 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.647      ;
; 1.439 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.090      ; 1.741      ;
; 1.486 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.752      ;
; 1.488 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.090      ; 1.790      ;
; 1.551 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.817      ;
; 1.557 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.090      ; 1.859      ;
; 1.585 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.851      ;
; 1.594 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.090      ; 1.896      ;
; 1.601 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.090      ; 1.903      ;
; 1.638 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.090      ; 1.940      ;
; 1.647 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 1.915      ;
; 1.663 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.929      ;
; 1.680 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.946      ;
; 1.698 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.090      ; 2.000      ;
; 1.698 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.090      ; 2.000      ;
; 1.772 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 2.040      ;
; 1.802 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 2.068      ;
; 1.821 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 2.087      ;
; 1.824 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 2.092      ;
; 2.123 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 2.389      ;
; 2.124 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 2.390      ;
; 3.513 ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.644     ; 2.091      ;
; 6.584 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.893     ; 4.913      ;
; 6.997 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.893     ; 5.326      ;
; 7.058 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.893     ; 5.387      ;
; 7.065 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.893     ; 5.394      ;
; 7.324 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.893     ; 5.653      ;
; 7.334 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.893     ; 5.663      ;
; 7.451 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.893     ; 5.780      ;
; 7.536 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.893     ; 5.865      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.801 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.062      ;
; 0.802 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.063      ;
; 0.803 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.064      ;
; 0.818 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[0] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.079      ;
; 1.149 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 1.417      ;
; 1.149 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 1.417      ;
; 1.157 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 1.425      ;
; 1.166 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 1.434      ;
; 1.279 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 1.547      ;
; 1.288 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 1.556      ;
; 1.289 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 1.557      ;
; 1.298 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 1.566      ;
; 1.405 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.672      ;
; 1.405 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.672      ;
; 1.431 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 1.699      ;
; 1.547 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.814      ;
; 1.547 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.814      ;
; 1.553 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.009      ; 1.774      ;
; 1.658 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 1.926      ;
; 1.676 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 1.944      ;
; 1.695 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.163      ; 2.070      ;
; 1.695 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.163      ; 2.070      ;
; 1.744 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.163      ; 2.119      ;
; 1.744 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.163      ; 2.119      ;
; 1.783 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 2.051      ;
; 1.793 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 2.061      ;
; 1.798 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 2.066      ;
; 1.803 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.009      ; 2.024      ;
; 1.808 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.163      ; 2.183      ;
; 1.808 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.163      ; 2.183      ;
; 1.816 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 2.084      ;
; 1.929 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.163      ; 2.304      ;
; 1.929 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.163      ; 2.304      ;
; 1.944 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.009      ; 2.165      ;
; 1.976 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.163      ; 2.351      ;
; 1.976 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.163      ; 2.351      ;
; 2.079 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.009      ; 2.300      ;
; 2.095 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 2.363      ;
; 2.144 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 2.412      ;
; 2.172 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 2.440      ;
; 3.293 ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.349     ; 2.166      ;
; 6.619 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.598     ; 5.243      ;
; 6.778 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.598     ; 5.402      ;
; 7.018 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.598     ; 5.642      ;
; 7.310 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.598     ; 5.934      ;
; 7.474 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.598     ; 6.098      ;
; 7.760 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.598     ; 6.384      ;
; 7.847 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.598     ; 6.471      ;
; 7.961 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.598     ; 6.585      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.801 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.062      ;
; 0.803 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.064      ;
; 0.818 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.079      ;
; 0.826 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[0] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.087      ;
; 1.156 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.425      ;
; 1.164 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.433      ;
; 1.195 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.464      ;
; 1.278 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.547      ;
; 1.287 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.556      ;
; 1.296 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.565      ;
; 1.305 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.574      ;
; 1.388 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.653      ;
; 1.483 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.748      ;
; 1.511 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.776      ;
; 1.530 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.192      ; 1.934      ;
; 1.536 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.805      ;
; 1.537 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.806      ;
; 1.556 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.053      ; 1.821      ;
; 1.602 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.028     ; 1.786      ;
; 1.630 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.192      ; 2.034      ;
; 1.655 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.192      ; 2.059      ;
; 1.662 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.931      ;
; 1.676 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.945      ;
; 1.698 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.192      ; 2.102      ;
; 1.763 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.192      ; 2.167      ;
; 1.777 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.028     ; 1.961      ;
; 1.791 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.192      ; 2.195      ;
; 1.799 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 2.068      ;
; 1.809 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.192      ; 2.213      ;
; 1.817 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 2.086      ;
; 1.820 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 2.089      ;
; 1.853 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.028     ; 2.037      ;
; 1.891 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 2.160      ;
; 1.942 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 2.211      ;
; 1.971 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.192      ; 2.375      ;
; 2.032 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.192      ; 2.436      ;
; 2.054 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.028     ; 2.238      ;
; 2.128 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.028     ; 2.312      ;
; 2.200 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.192      ; 2.604      ;
; 2.428 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.028     ; 2.612      ;
; 2.868 ; TRLH_NS_EN[2]                   ; PWM:TRLH_NS_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.363     ; 1.727      ;
; 6.334 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.616     ; 4.940      ;
; 6.686 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.616     ; 5.292      ;
; 6.805 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.616     ; 5.411      ;
; 6.844 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.616     ; 5.450      ;
; 7.069 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.616     ; 5.675      ;
; 7.103 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.616     ; 5.709      ;
; 7.230 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.616     ; 5.836      ;
; 7.315 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.616     ; 5.921      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.802 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.063      ;
; 0.802 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.063      ;
; 0.803 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.064      ;
; 0.844 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[0] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.105      ;
; 0.972 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.239      ;
; 0.972 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.239      ;
; 1.028 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.323      ; 1.563      ;
; 1.102 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.369      ;
; 1.111 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.378      ;
; 1.111 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.378      ;
; 1.150 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.417      ;
; 1.161 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.428      ;
; 1.170 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.437      ;
; 1.176 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.443      ;
; 1.196 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.463      ;
; 1.240 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.507      ;
; 1.255 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.522      ;
; 1.262 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.529      ;
; 1.262 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.529      ;
; 1.264 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.531      ;
; 1.281 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.548      ;
; 1.290 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.557      ;
; 1.316 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.583      ;
; 1.325 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.592      ;
; 1.379 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.646      ;
; 1.379 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.646      ;
; 1.403 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.670      ;
; 1.417 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.684      ;
; 1.478 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.745      ;
; 1.478 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.745      ;
; 1.479 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.746      ;
; 1.479 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.746      ;
; 1.555 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.822      ;
; 1.630 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.323      ; 2.165      ;
; 1.772 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 2.039      ;
; 1.772 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.323      ; 2.307      ;
; 1.874 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.323      ; 2.409      ;
; 1.894 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.323      ; 2.429      ;
; 1.929 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.323      ; 2.464      ;
; 2.049 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.323      ; 2.584      ;
; 2.166 ; PTL_NS_EN[0]                    ; PWM:TRLH_NS_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.569     ; 0.819      ;
; 6.566 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.834     ; 4.954      ;
; 6.626 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.834     ; 5.014      ;
; 6.694 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.834     ; 5.082      ;
; 7.150 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.834     ; 5.538      ;
; 7.502 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.834     ; 5.890      ;
; 7.788 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.834     ; 6.176      ;
; 7.875 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.834     ; 6.263      ;
; 7.989 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.834     ; 6.377      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.803 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.064      ;
; 0.804 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.065      ;
; 0.805 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.066      ;
; 0.836 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[0] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.097      ;
; 0.927 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.193      ;
; 0.973 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.239      ;
; 1.020 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.678      ; 1.910      ;
; 1.153 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.419      ;
; 1.175 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.441      ;
; 1.177 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.443      ;
; 1.186 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.452      ;
; 1.215 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.481      ;
; 1.232 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.498      ;
; 1.250 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.516      ;
; 1.261 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.527      ;
; 1.274 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.540      ;
; 1.274 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.540      ;
; 1.283 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.549      ;
; 1.292 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.558      ;
; 1.315 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.581      ;
; 1.324 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.590      ;
; 1.334 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.600      ;
; 1.392 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.658      ;
; 1.392 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.658      ;
; 1.518 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.784      ;
; 1.528 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.794      ;
; 1.551 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.817      ;
; 1.552 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.818      ;
; 1.552 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.818      ;
; 1.563 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.829      ;
; 1.583 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.849      ;
; 1.610 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.876      ;
; 1.615 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.678      ; 2.505      ;
; 1.692 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.678      ; 2.582      ;
; 1.726 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.992      ;
; 1.732 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.678      ; 2.622      ;
; 1.856 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.678      ; 2.746      ;
; 1.858 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.678      ; 2.748      ;
; 1.864 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 2.130      ;
; 2.005 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.678      ; 2.895      ;
; 2.555 ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.252     ; 1.525      ;
; 6.812 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.502     ; 5.532      ;
; 6.845 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.502     ; 5.565      ;
; 6.862 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.502     ; 5.582      ;
; 7.429 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.502     ; 6.149      ;
; 7.609 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.502     ; 6.329      ;
; 7.733 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.502     ; 6.453      ;
; 7.865 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.502     ; 6.585      ;
; 8.075 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.502     ; 6.795      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.804 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.065      ;
; 0.806 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.067      ;
; 0.817 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.078      ;
; 0.844 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[0] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.105      ;
; 0.886 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.665      ; 1.763      ;
; 0.924 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.191      ;
; 1.095 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.362      ;
; 1.097 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.364      ;
; 1.100 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.367      ;
; 1.152 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.419      ;
; 1.160 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.427      ;
; 1.169 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.436      ;
; 1.176 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.443      ;
; 1.198 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.465      ;
; 1.297 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.564      ;
; 1.306 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.573      ;
; 1.316 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.583      ;
; 1.325 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.592      ;
; 1.360 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.627      ;
; 1.362 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.629      ;
; 1.375 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.642      ;
; 1.376 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.643      ;
; 1.378 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.645      ;
; 1.393 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.660      ;
; 1.394 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.661      ;
; 1.398 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.665      ;
; 1.453 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.720      ;
; 1.454 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.721      ;
; 1.456 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.723      ;
; 1.489 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.665      ; 2.366      ;
; 1.524 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.791      ;
; 1.527 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.794      ;
; 1.565 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.832      ;
; 1.594 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.665      ; 2.471      ;
; 1.610 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.665      ; 2.487      ;
; 1.716 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.983      ;
; 1.718 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.665      ; 2.595      ;
; 1.719 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.986      ;
; 1.792 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.665      ; 2.669      ;
; 1.848 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.665      ; 2.725      ;
; 1.951 ; PTL_EW_EN[0]                    ; PWM:TRLH_EW_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.213     ; 0.960      ;
; 6.217 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.492     ; 4.947      ;
; 6.417 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.492     ; 5.147      ;
; 6.622 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.492     ; 5.352      ;
; 6.960 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.492     ; 5.690      ;
; 7.067 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.492     ; 5.797      ;
; 7.326 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.492     ; 6.056      ;
; 7.453 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.492     ; 6.183      ;
; 7.538 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.492     ; 6.268      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; 111.0 MHz  ; 111.0 MHz       ; CLK_DIV:c_STL_CLK|CLK                            ;                                                ;
; 196.85 MHz ; 196.85 MHz      ; i_CLK                                            ;                                                ;
; 297.97 MHz ; 297.97 MHz      ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ;                                                ;
; 298.15 MHz ; 298.15 MHz      ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ;                                                ;
; 311.24 MHz ; 311.24 MHz      ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ;                                                ;
; 341.06 MHz ; 341.06 MHz      ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ;                                                ;
; 345.54 MHz ; 345.54 MHz      ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ;                                                ;
; 353.36 MHz ; 353.36 MHz      ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ;                                                ;
; 360.36 MHz ; 360.36 MHz      ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ;                                                ;
; 362.19 MHz ; 362.19 MHz      ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ;                                                ;
; 372.86 MHz ; 372.86 MHz      ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ;                                                ;
; 385.51 MHz ; 385.51 MHz      ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ;                                                ;
; 385.95 MHz ; 385.95 MHz      ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ;                                                ;
; 396.83 MHz ; 396.83 MHz      ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ;                                                ;
; 405.84 MHz ; 402.09 MHz      ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; limit due to minimum period restriction (tmin) ;
; 488.04 MHz ; 402.09 MHz      ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; limit due to minimum period restriction (tmin) ;
; 499.0 MHz  ; 402.09 MHz      ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; -31.634 ; -223.242      ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; -28.243 ; -35.318       ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; -28.164 ; -35.853       ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; -27.879 ; -38.577       ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; -27.790 ; -34.720       ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; -27.546 ; -35.882       ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; -27.483 ; -34.306       ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; -27.268 ; -34.500       ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; -25.985 ; -33.899       ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; -25.854 ; -33.590       ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; -25.821 ; -34.072       ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; -25.724 ; -33.073       ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; -25.537 ; -33.024       ;
; CLK_DIV:c_STL_CLK|CLK                            ; -8.009  ; -1095.899     ;
; i_CLK                                            ; -4.080  ; -265.206      ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; -1.049  ; -9.784        ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; -1.004  ; -9.476        ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLK_DIV:c_STL_CLK|CLK                            ; 0.382 ; 0.000         ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; 0.401 ; 0.000         ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.401 ; 0.000         ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; 0.402 ; 0.000         ;
; i_CLK                                            ; 0.408 ; 0.000         ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; 0.604 ; 0.000         ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; 0.643 ; 0.000         ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; 0.707 ; 0.000         ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; 0.713 ; 0.000         ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; 0.715 ; 0.000         ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; 0.737 ; 0.000         ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; 0.742 ; 0.000         ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; 0.743 ; 0.000         ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; 0.743 ; 0.000         ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; 0.743 ; 0.000         ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; 0.744 ; 0.000         ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; 0.745 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; i_CLK                                            ; -3.000 ; -121.960      ;
; CLK_DIV:c_STL_CLK|CLK                            ; -1.487 ; -278.069      ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; -1.487 ; -25.279       ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; -1.487 ; -25.279       ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; -1.487 ; -19.331       ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; -1.487 ; -11.978       ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; -1.487 ; -11.896       ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; -1.487 ; -11.896       ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; -1.487 ; -11.896       ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; -1.487 ; -11.896       ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; -1.487 ; -11.896       ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; -1.487 ; -11.896       ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; -1.487 ; -11.896       ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; -1.487 ; -11.896       ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; -1.487 ; -11.896       ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; -1.487 ; -11.896       ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; -1.487 ; -11.896       ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'                                                                                                                                                               ;
+---------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                ; To Node                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -31.634 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.891     ;
; -31.634 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.891     ;
; -31.633 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.890     ;
; -31.632 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.889     ;
; -31.632 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.889     ;
; -31.588 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.256      ; 32.846     ;
; -31.587 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.844     ;
; -31.587 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.844     ;
; -31.586 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.843     ;
; -31.585 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.842     ;
; -31.585 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.842     ;
; -31.572 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.256      ; 32.830     ;
; -31.541 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.256      ; 32.799     ;
; -31.525 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.256      ; 32.783     ;
; -31.524 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.781     ;
; -31.524 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.781     ;
; -31.523 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.780     ;
; -31.522 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.779     ;
; -31.522 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.779     ;
; -31.500 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.757     ;
; -31.500 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.757     ;
; -31.499 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.756     ;
; -31.498 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.755     ;
; -31.498 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.755     ;
; -31.478 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.256      ; 32.736     ;
; -31.462 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.256      ; 32.720     ;
; -31.454 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.256      ; 32.712     ;
; -31.445 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.702     ;
; -31.445 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.702     ;
; -31.444 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.701     ;
; -31.443 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.700     ;
; -31.443 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.700     ;
; -31.438 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.256      ; 32.696     ;
; -31.399 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.256      ; 32.657     ;
; -31.383 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.256      ; 32.641     ;
; -31.373 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.630     ;
; -31.373 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.630     ;
; -31.372 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.629     ;
; -31.371 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.628     ;
; -31.371 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.628     ;
; -31.351 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.608     ;
; -31.351 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.608     ;
; -31.350 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.607     ;
; -31.349 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.606     ;
; -31.349 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.606     ;
; -31.327 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.256      ; 32.585     ;
; -31.311 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.256      ; 32.569     ;
; -31.305 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.256      ; 32.563     ;
; -31.293 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.550     ;
; -31.293 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.550     ;
; -31.292 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.549     ;
; -31.291 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.548     ;
; -31.291 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.255      ; 32.548     ;
; -31.289 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.256      ; 32.547     ;
; -31.247 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.256      ; 32.505     ;
; -31.231 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.256      ; 32.489     ;
; -2.356  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.373      ; 3.731      ;
; -2.348  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.373      ; 3.723      ;
; -2.271  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.372      ; 3.645      ;
; -2.271  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.372      ; 3.645      ;
; -2.270  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.372      ; 3.644      ;
; -2.269  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.372      ; 3.643      ;
; -2.269  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.372      ; 3.643      ;
; -2.227  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.373      ; 3.602      ;
; -2.208  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.373      ; 3.583      ;
; -1.983  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.372      ; 3.357      ;
; -1.965  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.372      ; 3.339      ;
; -1.957  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.372      ; 3.331      ;
; -1.785  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.372      ; 3.159      ;
; -1.782  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.372      ; 3.156      ;
; -0.750  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.070     ; 1.682      ;
; -0.742  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.070     ; 1.674      ;
; -0.615  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.070     ; 1.547      ;
; -0.606  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.070     ; 1.538      ;
; -0.269  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.073     ; 1.198      ;
; -0.090  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.073     ; 1.019      ;
; -0.066  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.073     ; 0.995      ;
; 0.048   ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.073     ; 0.881      ;
; 0.071   ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.073     ; 0.858      ;
; 0.159   ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.073     ; 0.770      ;
; 0.159   ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.073     ; 0.770      ;
+---------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -28.243 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.893     ; 27.362     ;
; -28.189 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.893     ; 27.308     ;
; -28.153 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.893     ; 27.272     ;
; -28.008 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.892     ; 27.128     ;
; -27.992 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.892     ; 27.112     ;
; -27.976 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.893     ; 27.095     ;
; -27.804 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.892     ; 26.924     ;
; -27.754 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.892     ; 26.874     ;
; -1.594  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.566      ;
; -1.516  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.488      ;
; -1.505  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.190      ; 2.717      ;
; -1.476  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.190      ; 2.688      ;
; -1.466  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.438      ;
; -1.447  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.190      ; 2.659      ;
; -1.424  ; PTL_NS_EN[0]                    ; PWM:TRLH_NS_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.619     ; 0.817      ;
; -1.389  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.361      ;
; -1.382  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.190      ; 2.594      ;
; -1.380  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.352      ;
; -1.358  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.190      ; 2.570      ;
; -1.343  ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.315      ;
; -1.342  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.314      ;
; -1.264  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.236      ;
; -1.258  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.230      ;
; -1.257  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.229      ;
; -1.257  ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.190      ; 2.469      ;
; -1.250  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.222      ;
; -1.129  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.101      ;
; -1.117  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.089      ;
; -0.935  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.907      ;
; -0.868  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.840      ;
; -0.857  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.829      ;
; -0.811  ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.783      ;
; -0.810  ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.782      ;
; -0.807  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.779      ;
; -0.770  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.742      ;
; -0.742  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.714      ;
; -0.729  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.701      ;
; -0.729  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.701      ;
; -0.721  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.693      ;
; -0.698  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.670      ;
; -0.531  ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.503      ;
; -0.531  ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.503      ;
; -0.530  ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.502      ;
; -0.313  ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.190      ; 1.525      ;
; -0.274  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.246      ;
; -0.205  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[0] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.183      ;
; -0.199  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.177      ;
; -0.180  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.158      ;
; -0.178  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.156      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -28.164 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.946     ; 27.230     ;
; -28.110 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.946     ; 27.176     ;
; -28.074 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.946     ; 27.140     ;
; -27.929 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.945     ; 26.996     ;
; -27.913 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.945     ; 26.980     ;
; -27.897 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.946     ; 26.963     ;
; -27.725 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.945     ; 26.792     ;
; -27.675 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.945     ; 26.742     ;
; -2.849  ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.688     ; 2.173      ;
; -1.775  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.747      ;
; -1.695  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.667      ;
; -1.644  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.616      ;
; -1.635  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.607      ;
; -1.616  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.588      ;
; -1.615  ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.586      ;
; -1.566  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.538      ;
; -1.526  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.497      ;
; -1.515  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.487      ;
; -1.507  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.479      ;
; -1.479  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.451      ;
; -1.465  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.436      ;
; -1.370  ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.085     ; 2.307      ;
; -1.351  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.323      ;
; -1.319  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.290      ;
; -1.258  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.229      ;
; -1.206  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.177      ;
; -1.189  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.160      ;
; -1.164  ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.085     ; 2.101      ;
; -1.140  ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.111      ;
; -1.133  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.104      ;
; -1.127  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.098      ;
; -1.119  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.090      ;
; -1.032  ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.085     ; 1.969      ;
; -0.937  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.908      ;
; -0.869  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.840      ;
; -0.858  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.829      ;
; -0.808  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.779      ;
; -0.802  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.773      ;
; -0.772  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.743      ;
; -0.743  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.714      ;
; -0.729  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.700      ;
; -0.721  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.692      ;
; -0.714  ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.685      ;
; -0.530  ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.501      ;
; -0.474  ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.085     ; 1.411      ;
; -0.205  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[0] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.183      ;
; -0.192  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.170      ;
; -0.181  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.159      ;
; -0.180  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.158      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -27.879 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.675     ; 27.216     ;
; -27.825 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.675     ; 27.162     ;
; -27.789 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.675     ; 27.126     ;
; -27.644 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.674     ; 26.982     ;
; -27.628 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.674     ; 26.966     ;
; -27.612 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.675     ; 26.949     ;
; -27.440 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.674     ; 26.778     ;
; -27.390 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.674     ; 26.728     ;
; -2.354  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 3.328      ;
; -2.282  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.052     ; 3.252      ;
; -2.251  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 3.225      ;
; -2.232  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.018      ; 3.272      ;
; -2.187  ; TRLH_NS_EN[2]                   ; PWM:TRLH_NS_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.414     ; 1.785      ;
; -2.142  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.018      ; 3.182      ;
; -1.988  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.171     ; 2.839      ;
; -1.949  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.018      ; 2.989      ;
; -1.917  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.052     ; 2.887      ;
; -1.903  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.171     ; 2.754      ;
; -1.859  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.018      ; 2.899      ;
; -1.837  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.018      ; 2.877      ;
; -1.766  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.052     ; 2.736      ;
; -1.699  ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.018      ; 2.739      ;
; -1.629  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.052     ; 2.599      ;
; -1.618  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.018      ; 2.658      ;
; -1.581  ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.052     ; 2.551      ;
; -1.466  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.171     ; 2.317      ;
; -1.427  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.171     ; 2.278      ;
; -1.416  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.052     ; 2.386      ;
; -1.399  ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.171     ; 2.250      ;
; -1.398  ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.372      ;
; -1.388  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.052     ; 2.358      ;
; -1.324  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.018      ; 2.364      ;
; -1.321  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.052     ; 2.291      ;
; -1.171  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.018      ; 2.211      ;
; -1.134  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.052     ; 2.104      ;
; -1.067  ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.018      ; 2.107      ;
; -1.062  ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.052     ; 2.032      ;
; -0.935  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.052     ; 1.905      ;
; -0.908  ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.171     ; 1.759      ;
; -0.853  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.052     ; 1.823      ;
; -0.845  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.052     ; 1.815      ;
; -0.837  ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 1.811      ;
; -0.823  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.052     ; 1.793      ;
; -0.770  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.052     ; 1.740      ;
; -0.727  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.052     ; 1.697      ;
; -0.202  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.180      ;
; -0.192  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.170      ;
; -0.191  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[0] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.169      ;
; -0.178  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.156      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -27.790 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.583     ; 27.219     ;
; -27.736 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.583     ; 27.165     ;
; -27.700 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.583     ; 27.129     ;
; -27.555 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.582     ; 26.985     ;
; -27.539 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.582     ; 26.969     ;
; -27.523 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.583     ; 26.952     ;
; -27.351 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.582     ; 26.781     ;
; -27.301 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.582     ; 26.731     ;
; -1.907  ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.323     ; 1.596      ;
; -1.520  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.493      ;
; -1.505  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.523      ; 3.050      ;
; -1.495  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.523      ; 3.040      ;
; -1.457  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.430      ;
; -1.422  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.395      ;
; -1.399  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.372      ;
; -1.390  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.523      ; 2.935      ;
; -1.385  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.358      ;
; -1.364  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.523      ; 2.909      ;
; -1.330  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.303      ;
; -1.295  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.268      ;
; -1.274  ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.523      ; 2.819      ;
; -1.258  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.231      ;
; -1.253  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.226      ;
; -1.227  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.523      ; 2.772      ;
; -1.206  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.179      ;
; -1.204  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.177      ;
; -1.199  ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.172      ;
; -1.115  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.088      ;
; -1.061  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.034      ;
; -0.935  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.908      ;
; -0.863  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.836      ;
; -0.863  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.836      ;
; -0.842  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.815      ;
; -0.808  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.781      ;
; -0.770  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.743      ;
; -0.742  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.715      ;
; -0.737  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.710      ;
; -0.731  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.704      ;
; -0.713  ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.686      ;
; -0.702  ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.675      ;
; -0.572  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.545      ;
; -0.527  ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.500      ;
; -0.526  ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.499      ;
; -0.525  ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.498      ;
; -0.344  ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.523      ; 1.889      ;
; -0.212  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[0] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.190      ;
; -0.194  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.172      ;
; -0.181  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.159      ;
; -0.180  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.158      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -27.546 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.679     ; 26.879     ;
; -27.492 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.679     ; 26.825     ;
; -27.456 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.679     ; 26.789     ;
; -27.311 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.678     ; 26.645     ;
; -27.295 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.678     ; 26.629     ;
; -27.279 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.679     ; 26.612     ;
; -27.107 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.678     ; 26.441     ;
; -27.057 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.678     ; 26.391     ;
; -2.590  ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.421     ; 2.181      ;
; -2.213  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 3.186      ;
; -2.009  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.008     ; 3.023      ;
; -1.907  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.008     ; 2.921      ;
; -1.883  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.008     ; 2.897      ;
; -1.858  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.008     ; 2.872      ;
; -1.793  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.008     ; 2.807      ;
; -1.749  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.008     ; 2.763      ;
; -1.740  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.008     ; 2.754      ;
; -1.697  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.149     ; 2.570      ;
; -1.677  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.008     ; 2.691      ;
; -1.623  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.008     ; 2.637      ;
; -1.611  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.008     ; 2.625      ;
; -1.592  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.565      ;
; -1.556  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.529      ;
; -1.552  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.525      ;
; -1.546  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.519      ;
; -1.438  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.411      ;
; -1.428  ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.401      ;
; -1.411  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.384      ;
; -1.389  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.362      ;
; -1.313  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.286      ;
; -1.301  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.149     ; 2.174      ;
; -1.255  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.228      ;
; -1.187  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.160      ;
; -1.141  ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.149     ; 2.014      ;
; -1.126  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.099      ;
; -0.933  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.906      ;
; -0.878  ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.149     ; 1.751      ;
; -0.843  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.816      ;
; -0.831  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.804      ;
; -0.807  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.780      ;
; -0.768  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.741      ;
; -0.725  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.698      ;
; -0.717  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.690      ;
; -0.717  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.690      ;
; -0.694  ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.667      ;
; -0.202  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.180      ;
; -0.180  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[0] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.158      ;
; -0.179  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.157      ;
; -0.179  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.157      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -27.483 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.578     ; 26.917     ;
; -27.429 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.578     ; 26.863     ;
; -27.393 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.578     ; 26.827     ;
; -27.248 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.577     ; 26.683     ;
; -27.232 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.577     ; 26.667     ;
; -27.216 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.578     ; 26.650     ;
; -27.044 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.577     ; 26.479     ;
; -26.994 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.577     ; 26.429     ;
; -1.464  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.436      ;
; -1.389  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.361      ;
; -1.378  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.350      ;
; -1.373  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.505      ; 2.900      ;
; -1.331  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.303      ;
; -1.310  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.505      ; 2.837      ;
; -1.269  ; PTL_EW_EN[0]                    ; PWM:TRLH_EW_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.292     ; 0.989      ;
; -1.265  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.237      ;
; -1.251  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.223      ;
; -1.246  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.218      ;
; -1.238  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.505      ; 2.765      ;
; -1.212  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.184      ;
; -1.212  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.505      ; 2.739      ;
; -1.203  ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.175      ;
; -1.132  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.104      ;
; -1.126  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.098      ;
; -1.124  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.096      ;
; -1.116  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.088      ;
; -1.114  ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.505      ; 2.641      ;
; -1.100  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.505      ; 2.627      ;
; -0.943  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.915      ;
; -0.868  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.840      ;
; -0.857  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.829      ;
; -0.841  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.813      ;
; -0.810  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.782      ;
; -0.778  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.750      ;
; -0.742  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.714      ;
; -0.730  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.702      ;
; -0.725  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.697      ;
; -0.694  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.666      ;
; -0.685  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.657      ;
; -0.639  ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.611      ;
; -0.635  ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.607      ;
; -0.634  ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.606      ;
; -0.580  ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.552      ;
; -0.374  ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.346      ;
; -0.208  ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.505      ; 1.735      ;
; -0.205  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[0] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.183      ;
; -0.195  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.173      ;
; -0.190  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.168      ;
; -0.181  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.159      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -27.268 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.576     ; 26.704     ;
; -27.214 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.576     ; 26.650     ;
; -27.178 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.576     ; 26.614     ;
; -27.033 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.575     ; 26.470     ;
; -27.017 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.575     ; 26.454     ;
; -27.001 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.576     ; 26.437     ;
; -26.829 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.575     ; 26.266     ;
; -26.779 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.575     ; 26.216     ;
; -2.124  ; TRLH_EW_EN[2]                   ; PWM:TRLH_EW_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.292     ; 1.844      ;
; -1.591  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.565      ;
; -1.537  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.574      ; 3.133      ;
; -1.535  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.509      ;
; -1.489  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.463      ;
; -1.469  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.443      ;
; -1.453  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.427      ;
; -1.431  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.405      ;
; -1.430  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.404      ;
; -1.382  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.356      ;
; -1.365  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.339      ;
; -1.365  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.339      ;
; -1.364  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.338      ;
; -1.340  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.314      ;
; -1.301  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.574      ; 2.897      ;
; -1.257  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.231      ;
; -1.243  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.217      ;
; -1.238  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.212      ;
; -1.216  ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.190      ;
; -1.172  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.574      ; 2.768      ;
; -1.119  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.093      ;
; -1.112  ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.086      ;
; -1.111  ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.085      ;
; -1.085  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.574      ; 2.681      ;
; -1.052  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.574      ; 2.648      ;
; -1.047  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.021      ;
; -0.961  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.574      ; 2.557      ;
; -0.934  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 1.908      ;
; -0.843  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 1.817      ;
; -0.832  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 1.806      ;
; -0.796  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 1.770      ;
; -0.769  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 1.743      ;
; -0.733  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 1.707      ;
; -0.725  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 1.699      ;
; -0.721  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 1.695      ;
; -0.717  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 1.691      ;
; -0.414  ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.574      ; 2.010      ;
; -0.201  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.179      ;
; -0.182  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[0] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.160      ;
; -0.181  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.159      ;
; -0.169  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.147      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -25.985 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.193      ; 27.180     ;
; -25.931 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.193      ; 27.126     ;
; -25.895 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.193      ; 27.090     ;
; -25.750 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.194      ; 26.946     ;
; -25.734 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.194      ; 26.930     ;
; -25.718 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.193      ; 26.913     ;
; -25.546 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.194      ; 26.742     ;
; -25.496 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.194      ; 26.692     ;
; -1.894  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.824      ;
; -1.804  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.734      ;
; -1.801  ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.732      ;
; -1.767  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.697      ;
; -1.766  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.696      ;
; -1.681  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.611      ;
; -1.649  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.579      ;
; -1.643  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.573      ;
; -1.554  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.484      ;
; -1.522  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.452      ;
; -1.516  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.446      ;
; -1.423  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.353      ;
; -1.380  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.310      ;
; -1.370  ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.301      ;
; -1.356  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.286      ;
; -1.297  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.227      ;
; -1.290  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.220      ;
; -1.226  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.156      ;
; -1.171  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.101      ;
; -1.162  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.092      ;
; -1.152  ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.083      ;
; -1.079  ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.010      ;
; -0.975  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.905      ;
; -0.893  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.823      ;
; -0.885  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.815      ;
; -0.877  ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.808      ;
; -0.848  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.778      ;
; -0.842  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.772      ;
; -0.841  ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.772      ;
; -0.827  ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.758      ;
; -0.810  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.740      ;
; -0.770  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.700      ;
; -0.767  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.697      ;
; -0.762  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.692      ;
; -0.691  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.621      ;
; -0.657  ; PTL_NS_EN[1]                    ; PWM:PTL_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.467      ; 2.126      ;
; -0.439  ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.370      ;
; -0.241  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.171      ;
; -0.239  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[0] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.169      ;
; -0.227  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.157      ;
; -0.226  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.156      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -25.854 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.513      ; 27.369     ;
; -25.800 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.513      ; 27.315     ;
; -25.764 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.513      ; 27.279     ;
; -25.619 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.514      ; 27.135     ;
; -25.603 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.514      ; 27.119     ;
; -25.587 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.513      ; 27.102     ;
; -25.415 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.514      ; 26.931     ;
; -25.365 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.514      ; 26.881     ;
; -1.761  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.691      ;
; -1.735  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.665      ;
; -1.664  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.594      ;
; -1.641  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.571      ;
; -1.558  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.488      ;
; -1.556  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.486      ;
; -1.542  ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.472      ;
; -1.492  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.422      ;
; -1.484  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.414      ;
; -1.451  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.381      ;
; -1.422  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.352      ;
; -1.416  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.346      ;
; -1.407  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.337      ;
; -1.372  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.302      ;
; -1.294  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.224      ;
; -1.252  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.182      ;
; -1.242  ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.172      ;
; -1.174  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.104      ;
; -1.166  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.096      ;
; -1.157  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.087      ;
; -1.144  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.074      ;
; -1.037  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.967      ;
; -0.998  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.928      ;
; -0.972  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.902      ;
; -0.960  ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.890      ;
; -0.911  ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.841      ;
; -0.895  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.825      ;
; -0.887  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.817      ;
; -0.852  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.782      ;
; -0.826  ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.756      ;
; -0.807  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.737      ;
; -0.777  ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.707      ;
; -0.777  ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.707      ;
; -0.769  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.699      ;
; -0.677  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.607      ;
; -0.593  ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.523      ;
; -0.517  ; PTL_EW_EN[1]                    ; PWM:PTL_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.788      ; 2.307      ;
; -0.243  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.173      ;
; -0.241  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[0] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.171      ;
; -0.229  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.159      ;
; -0.225  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.155      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -25.821 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.286      ; 27.109     ;
; -25.767 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.286      ; 27.055     ;
; -25.731 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.286      ; 27.019     ;
; -25.586 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.287      ; 26.875     ;
; -25.570 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.287      ; 26.859     ;
; -25.554 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.286      ; 26.842     ;
; -25.382 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.287      ; 26.671     ;
; -25.332 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.287      ; 26.621     ;
; -1.830  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.068     ; 2.764      ;
; -1.824  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.068     ; 2.758      ;
; -1.779  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.076     ; 2.705      ;
; -1.720  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.068     ; 2.654      ;
; -1.694  ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.534     ; 2.162      ;
; -1.691  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.068     ; 2.625      ;
; -1.639  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.068     ; 2.573      ;
; -1.627  ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.068     ; 2.561      ;
; -1.545  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.068     ; 2.479      ;
; -1.541  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.471      ;
; -1.413  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.343      ;
; -1.355  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.068     ; 2.289      ;
; -1.300  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.230      ;
; -1.285  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.215      ;
; -1.279  ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.538     ; 1.743      ;
; -1.258  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.372      ; 2.632      ;
; -1.258  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.076     ; 2.184      ;
; -1.219  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.076     ; 2.145      ;
; -1.170  ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.068     ; 2.104      ;
; -1.169  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.099      ;
; -1.166  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.096      ;
; -1.130  ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.534     ; 1.598      ;
; -1.051  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.376      ; 2.429      ;
; -0.978  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.908      ;
; -0.973  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.068     ; 1.907      ;
; -0.970  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.376      ; 2.348      ;
; -0.920  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.376      ; 2.298      ;
; -0.897  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.827      ;
; -0.892  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.822      ;
; -0.847  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.777      ;
; -0.833  ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.090     ; 1.745      ;
; -0.813  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.743      ;
; -0.795  ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.376      ; 2.173      ;
; -0.766  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.696      ;
; -0.755  ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.685      ;
; -0.710  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.376      ; 2.088      ;
; -0.587  ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.546      ; 2.135      ;
; -0.251  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[0] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.181      ;
; -0.243  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.173      ;
; -0.229  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.159      ;
; -0.226  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.156      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -25.724 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.502      ; 27.228     ;
; -25.670 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.502      ; 27.174     ;
; -25.634 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.502      ; 27.138     ;
; -25.489 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.503      ; 26.994     ;
; -25.473 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.503      ; 26.978     ;
; -25.457 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.502      ; 26.961     ;
; -25.285 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.503      ; 26.790     ;
; -25.235 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.503      ; 26.740     ;
; -1.682  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.613      ;
; -1.631  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.561      ;
; -1.605  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.535      ;
; -1.572  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.502      ;
; -1.544  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.474      ;
; -1.543  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.474      ;
; -1.449  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.380      ;
; -1.448  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.378      ;
; -1.367  ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.297      ;
; -1.339  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.269      ;
; -1.324  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.255      ;
; -1.298  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.229      ;
; -1.295  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.225      ;
; -1.240  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.170      ;
; -1.040  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.371      ; 2.413      ;
; -1.039  ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.532     ; 1.509      ;
; -1.033  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.963      ;
; -1.030  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.371      ; 2.403      ;
; -1.024  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.955      ;
; -0.985  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.916      ;
; -0.970  ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.533     ; 1.439      ;
; -0.961  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.892      ;
; -0.953  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.371      ; 2.326      ;
; -0.915  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.371      ; 2.288      ;
; -0.909  ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.533     ; 1.378      ;
; -0.907  ; PTL_NS_EN[0]                    ; PWM:PTL_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.776      ; 2.685      ;
; -0.885  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.816      ;
; -0.874  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.805      ;
; -0.836  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.767      ;
; -0.823  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.753      ;
; -0.801  ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.371      ; 2.174      ;
; -0.796  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.727      ;
; -0.759  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.690      ;
; -0.759  ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.690      ;
; -0.724  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.371      ; 2.097      ;
; -0.668  ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.090     ; 1.580      ;
; -0.643  ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.573      ;
; -0.251  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.182      ;
; -0.228  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[0] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.159      ;
; -0.215  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.146      ;
; -0.214  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.145      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -25.537 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.574      ; 27.113     ;
; -25.483 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.574      ; 27.059     ;
; -25.447 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.574      ; 27.023     ;
; -25.302 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.575      ; 26.879     ;
; -25.286 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.575      ; 26.863     ;
; -25.270 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.574      ; 26.846     ;
; -25.098 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.575      ; 26.675     ;
; -25.048 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.575      ; 26.625     ;
; -1.932  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.862      ;
; -1.868  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.798      ;
; -1.816  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.746      ;
; -1.795  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.725      ;
; -1.703  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.633      ;
; -1.608  ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.538      ;
; -1.557  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.488      ;
; -1.551  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.482      ;
; -1.498  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.429      ;
; -1.468  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.399      ;
; -1.462  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.393      ;
; -1.426  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.357      ;
; -1.409  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.340      ;
; -1.370  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.301      ;
; -1.334  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.265      ;
; -1.298  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.229      ;
; -1.284  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.215      ;
; -1.243  ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.174      ;
; -1.156  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 2.087      ;
; -0.976  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.907      ;
; -0.944  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.875      ;
; -0.895  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.826      ;
; -0.887  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.818      ;
; -0.880  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.811      ;
; -0.878  ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.809      ;
; -0.848  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.779      ;
; -0.811  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.742      ;
; -0.790  ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.720      ;
; -0.770  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.701      ;
; -0.769  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.700      ;
; -0.762  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.693      ;
; -0.759  ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.690      ;
; -0.749  ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.680      ;
; -0.701  ; PTL_EW_EN[0]                    ; PWM:PTL_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.860      ; 2.563      ;
; -0.643  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.574      ;
; -0.609  ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.540      ;
; -0.480  ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.411      ;
; -0.241  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[0] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.172      ;
; -0.240  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.171      ;
; -0.227  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.158      ;
; -0.227  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.071     ; 1.158      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_DIV:c_STL_CLK|CLK'                                                                                                    ;
+--------+--------------------------------------+---------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node       ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------+-----------------------+-----------------------+--------------+------------+------------+
; -8.009 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.338      ;
; -8.009 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.338      ;
; -8.009 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.338      ;
; -8.009 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.338      ;
; -8.009 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.338      ;
; -8.009 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.338      ;
; -8.009 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.338      ;
; -7.910 ; Flow_counter:EAST_WEST|CAR_FLOW[2]   ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.239      ;
; -7.910 ; Flow_counter:EAST_WEST|CAR_FLOW[2]   ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.239      ;
; -7.910 ; Flow_counter:EAST_WEST|CAR_FLOW[2]   ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.239      ;
; -7.910 ; Flow_counter:EAST_WEST|CAR_FLOW[2]   ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.239      ;
; -7.910 ; Flow_counter:EAST_WEST|CAR_FLOW[2]   ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.239      ;
; -7.910 ; Flow_counter:EAST_WEST|CAR_FLOW[2]   ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.239      ;
; -7.910 ; Flow_counter:EAST_WEST|CAR_FLOW[2]   ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.239      ;
; -7.894 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.215      ;
; -7.894 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.215      ;
; -7.894 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.215      ;
; -7.894 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.215      ;
; -7.894 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.215      ;
; -7.894 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.215      ;
; -7.894 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.215      ;
; -7.876 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.197      ;
; -7.876 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.197      ;
; -7.876 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.197      ;
; -7.876 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.197      ;
; -7.876 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.197      ;
; -7.876 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.197      ;
; -7.876 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.197      ;
; -7.831 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.160      ;
; -7.831 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.160      ;
; -7.831 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.160      ;
; -7.831 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.160      ;
; -7.831 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.160      ;
; -7.831 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.160      ;
; -7.831 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.160      ;
; -7.783 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.315      ; 9.100      ;
; -7.783 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.315      ; 9.100      ;
; -7.783 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.315      ; 9.100      ;
; -7.783 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.315      ; 9.100      ;
; -7.783 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.315      ; 9.100      ;
; -7.783 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.315      ; 9.100      ;
; -7.783 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.315      ; 9.100      ;
; -7.760 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2] ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.081      ;
; -7.760 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2] ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.081      ;
; -7.760 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2] ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.081      ;
; -7.760 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2] ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.081      ;
; -7.760 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2] ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.081      ;
; -7.760 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2] ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.081      ;
; -7.760 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2] ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.081      ;
; -7.749 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.078      ;
; -7.749 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.078      ;
; -7.749 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.078      ;
; -7.749 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.078      ;
; -7.749 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.078      ;
; -7.749 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.078      ;
; -7.749 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.327      ; 9.078      ;
; -7.703 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.315      ; 9.020      ;
; -7.703 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.315      ; 9.020      ;
; -7.703 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.315      ; 9.020      ;
; -7.703 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.315      ; 9.020      ;
; -7.703 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.315      ; 9.020      ;
; -7.703 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.315      ; 9.020      ;
; -7.703 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.315      ; 9.020      ;
; -7.691 ; Flow_counter:WEST_EAST|CAR_FLOW[3]   ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.012      ;
; -7.691 ; Flow_counter:WEST_EAST|CAR_FLOW[3]   ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.012      ;
; -7.691 ; Flow_counter:WEST_EAST|CAR_FLOW[3]   ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.012      ;
; -7.691 ; Flow_counter:WEST_EAST|CAR_FLOW[3]   ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.012      ;
; -7.691 ; Flow_counter:WEST_EAST|CAR_FLOW[3]   ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.012      ;
; -7.691 ; Flow_counter:WEST_EAST|CAR_FLOW[3]   ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.012      ;
; -7.691 ; Flow_counter:WEST_EAST|CAR_FLOW[3]   ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 9.012      ;
; -7.667 ; Flow_counter:WEST_EAST|CAR_FLOW[6]   ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 8.988      ;
; -7.667 ; Flow_counter:WEST_EAST|CAR_FLOW[6]   ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 8.988      ;
; -7.667 ; Flow_counter:WEST_EAST|CAR_FLOW[6]   ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 8.988      ;
; -7.667 ; Flow_counter:WEST_EAST|CAR_FLOW[6]   ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 8.988      ;
; -7.667 ; Flow_counter:WEST_EAST|CAR_FLOW[6]   ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 8.988      ;
; -7.667 ; Flow_counter:WEST_EAST|CAR_FLOW[6]   ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 8.988      ;
; -7.667 ; Flow_counter:WEST_EAST|CAR_FLOW[6]   ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.319      ; 8.988      ;
; -7.649 ; Flow_counter:WEST_EAST|CAR_FLOW[0]   ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.320      ; 8.971      ;
; -7.649 ; Flow_counter:WEST_EAST|CAR_FLOW[0]   ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.320      ; 8.971      ;
; -7.649 ; Flow_counter:WEST_EAST|CAR_FLOW[0]   ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.320      ; 8.971      ;
; -7.649 ; Flow_counter:WEST_EAST|CAR_FLOW[0]   ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.320      ; 8.971      ;
; -7.649 ; Flow_counter:WEST_EAST|CAR_FLOW[0]   ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.320      ; 8.971      ;
; -7.649 ; Flow_counter:WEST_EAST|CAR_FLOW[0]   ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.320      ; 8.971      ;
; -7.649 ; Flow_counter:WEST_EAST|CAR_FLOW[0]   ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.320      ; 8.971      ;
; -7.630 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; TRLH_NS_EN[0] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; -0.070     ; 8.562      ;
; -7.621 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[6] ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.315      ; 8.938      ;
; -7.621 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[6] ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.315      ; 8.938      ;
; -7.621 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[6] ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.315      ; 8.938      ;
; -7.621 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[6] ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.315      ; 8.938      ;
; -7.621 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[6] ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.315      ; 8.938      ;
; -7.621 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[6] ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.315      ; 8.938      ;
; -7.621 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[6] ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.315      ; 8.938      ;
; -7.614 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.317      ; 8.933      ;
; -7.614 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.317      ; 8.933      ;
; -7.614 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.317      ; 8.933      ;
; -7.614 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.317      ; 8.933      ;
; -7.614 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.317      ; 8.933      ;
; -7.614 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.317      ; 8.933      ;
; -7.614 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.317      ; 8.933      ;
; -7.610 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[21]      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.318      ; 8.930      ;
+--------+--------------------------------------+---------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CLK'                                                                                                                                   ;
+--------+--------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.080 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.077     ; 5.005      ;
; -4.076 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.077     ; 5.001      ;
; -4.004 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.926      ;
; -4.000 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.922      ;
; -3.985 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.077     ; 4.910      ;
; -3.978 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.082     ; 4.898      ;
; -3.974 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.082     ; 4.894      ;
; -3.955 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.877      ;
; -3.951 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.873      ;
; -3.909 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.831      ;
; -3.887 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.077     ; 4.812      ;
; -3.883 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.082     ; 4.803      ;
; -3.883 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.077     ; 4.808      ;
; -3.880 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.087     ; 4.795      ;
; -3.869 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.077     ; 4.794      ;
; -3.863 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.077     ; 4.788      ;
; -3.861 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.087     ; 4.776      ;
; -3.860 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.782      ;
; -3.823 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.077     ; 4.748      ;
; -3.810 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.077     ; 4.735      ;
; -3.804 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 4.716      ;
; -3.793 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.715      ;
; -3.792 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.077     ; 4.717      ;
; -3.787 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.709      ;
; -3.785 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 4.697      ;
; -3.778 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.092     ; 4.688      ;
; -3.767 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.082     ; 4.687      ;
; -3.761 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.082     ; 4.681      ;
; -3.759 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.092     ; 4.669      ;
; -3.755 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 4.667      ;
; -3.747 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.669      ;
; -3.744 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.666      ;
; -3.738 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.660      ;
; -3.736 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 4.648      ;
; -3.734 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.656      ;
; -3.721 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.082     ; 4.641      ;
; -3.708 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.082     ; 4.628      ;
; -3.706 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.087     ; 4.621      ;
; -3.698 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.078     ; 4.622      ;
; -3.698 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.620      ;
; -3.697 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.077     ; 4.622      ;
; -3.694 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.078     ; 4.618      ;
; -3.687 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.087     ; 4.602      ;
; -3.685 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.607      ;
; -3.676 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.077     ; 4.601      ;
; -3.672 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.593      ;
; -3.671 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.077     ; 4.596      ;
; -3.671 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.087     ; 4.586      ;
; -3.670 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.077     ; 4.595      ;
; -3.668 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.087     ; 4.583      ;
; -3.668 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.589      ;
; -3.654 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.576      ;
; -3.654 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.576      ;
; -3.654 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.576      ;
; -3.650 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.572      ;
; -3.650 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.572      ;
; -3.650 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.572      ;
; -3.647 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.087     ; 4.562      ;
; -3.643 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.087     ; 4.558      ;
; -3.630 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.077     ; 4.555      ;
; -3.630 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.077     ; 4.555      ;
; -3.630 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 4.542      ;
; -3.621 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.543      ;
; -3.617 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.077     ; 4.542      ;
; -3.604 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.092     ; 4.514      ;
; -3.603 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.078     ; 4.527      ;
; -3.597 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.087     ; 4.512      ;
; -3.595 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.517      ;
; -3.595 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 4.507      ;
; -3.595 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.082     ; 4.515      ;
; -3.581 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 4.493      ;
; -3.580 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.077     ; 4.505      ;
; -3.577 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.498      ;
; -3.572 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.494      ;
; -3.571 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 4.483      ;
; -3.569 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.082     ; 4.489      ;
; -3.569 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.092     ; 4.479      ;
; -3.567 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 4.479      ;
; -3.559 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[15]          ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.087     ; 4.474      ;
; -3.559 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.481      ;
; -3.559 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.481      ;
; -3.559 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.481      ;
; -3.556 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.087     ; 4.471      ;
; -3.554 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.476      ;
; -3.546 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.468      ;
; -3.546 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 4.458      ;
; -3.545 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.092     ; 4.455      ;
; -3.541 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.092     ; 4.451      ;
; -3.539 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]           ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.087     ; 4.454      ;
; -3.535 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.087     ; 4.450      ;
; -3.528 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.082     ; 4.448      ;
; -3.522 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 4.434      ;
; -3.521 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 4.433      ;
; -3.518 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 4.430      ;
; -3.513 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.087     ; 4.428      ;
; -3.511 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[29] ; CLK_DIV:c_STL_CLK|CLK               ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.442      ;
; -3.505 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.427      ;
; -3.504 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28]          ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.426      ;
; -3.504 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.077     ; 4.429      ;
; -3.498 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.088     ; 4.412      ;
+--------+--------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                           ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.049 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[4]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 1.979      ;
; -1.049 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[5]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 1.979      ;
; -1.049 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[6]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 1.979      ;
; -1.049 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[7]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 1.979      ;
; -0.971 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[1]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 1.901      ;
; -0.971 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[0]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 1.901      ;
; -0.971 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[3]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 1.901      ;
; -0.971 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[2]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 1.901      ;
; -0.644 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.078     ; 1.568      ;
; -0.630 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|o_WR                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.078     ; 1.554      ;
; -0.394 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.066     ; 1.330      ;
; -0.036 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|o_RD                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 0.966      ;
; 0.106  ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 0.824      ;
; 0.116  ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 0.814      ;
; 0.123  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|o_CS                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 0.807      ;
; 0.123  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 0.807      ;
; 0.134  ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 0.796      ;
; 0.185  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 0.745      ;
; 0.185  ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 0.745      ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                              ;
+--------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -1.004 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 1.933      ;
; -1.004 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 1.933      ;
; -0.960 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 1.889      ;
; -0.960 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 1.889      ;
; -0.960 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 1.889      ;
; -0.960 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 1.889      ;
; -0.960 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 1.889      ;
; -0.960 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 1.889      ;
; -0.642 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.062     ; 1.582      ;
; -0.468 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.084     ; 1.386      ;
; -0.230 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 1.159      ;
; -0.229 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 1.158      ;
; -0.063 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|o_RD                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 0.992      ;
; -0.052 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|o_CS                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 0.981      ;
; -0.024 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|o_WR                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 0.953      ;
; 0.115  ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 0.814      ;
; 0.134  ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 0.795      ;
; 0.184  ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 0.745      ;
; 0.184  ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 0.745      ;
+--------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_DIV:c_STL_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.382 ; act_state.YELLOW                      ; act_state.YELLOW                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; clks[31]                              ; clks[31]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; clks[12]                              ; clks[12]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; clks[13]                              ; clks[13]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; clks[14]                              ; clks[14]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; clks[24]                              ; clks[24]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; clks[26]                              ; clks[26]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.092      ; 0.669      ;
; 0.384 ; clks[27]                              ; clks[27]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; clks[28]                              ; clks[28]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; clks[29]                              ; clks[29]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; clks[30]                              ; clks[30]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; clks[25]                              ; clks[25]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; clks[15]                              ; clks[15]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; clks[16]                              ; clks[16]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; clks[17]                              ; clks[17]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; clks[18]                              ; clks[18]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; clks[19]                              ; clks[19]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; clks[20]                              ; clks[20]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; clks[21]                              ; clks[21]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; clks[22]                              ; clks[22]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; clks[23]                              ; clks[23]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.089      ; 0.669      ;
; 0.401 ; TRLH_EW_EN[0]                         ; TRLH_EW_EN[0]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; TRLH_NS_EN[2]                         ; TRLH_NS_EN[2]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; TRLH_NS_EN[0]                         ; TRLH_NS_EN[0]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; TRLH_EW_EN[2]                         ; TRLH_EW_EN[2]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PTL_EW_EN[1]                          ; PTL_EW_EN[1]                          ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.665 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[18] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[18] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.074      ; 0.934      ;
; 0.665 ; Flow_counter:WEST_EAST|CAR_FLOW[24]   ; Flow_counter:WEST_EAST|CAR_FLOW[24]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.933      ;
; 0.666 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[8]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[8]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[22] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[22] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[27] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[27] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.934      ;
; 0.667 ; Flow_counter:WEST_EAST|CAR_FLOW[20]   ; Flow_counter:WEST_EAST|CAR_FLOW[20]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.935      ;
; 0.672 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[9]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[9]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.940      ;
; 0.672 ; Flow_counter:EAST_WEST|CAR_FLOW[13]   ; Flow_counter:EAST_WEST|CAR_FLOW[13]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.940      ;
; 0.673 ; Flow_counter:EAST_WEST|CAR_FLOW[6]    ; Flow_counter:EAST_WEST|CAR_FLOW[6]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.941      ;
; 0.673 ; Flow_counter:EAST_WEST|CAR_FLOW[9]    ; Flow_counter:EAST_WEST|CAR_FLOW[9]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.941      ;
; 0.673 ; Flow_counter:EAST_WEST|CAR_FLOW[17]   ; Flow_counter:EAST_WEST|CAR_FLOW[17]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.074      ; 0.942      ;
; 0.673 ; Flow_counter:WEST_EAST|CAR_FLOW[15]   ; Flow_counter:WEST_EAST|CAR_FLOW[15]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.941      ;
; 0.674 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[7]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[7]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.942      ;
; 0.674 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[13] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[13] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.942      ;
; 0.674 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[18] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[18] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.942      ;
; 0.675 ; Flow_counter:WEST_EAST|CAR_FLOW[9]    ; Flow_counter:WEST_EAST|CAR_FLOW[9]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.072      ; 0.942      ;
; 0.675 ; Flow_counter:WEST_EAST|CAR_FLOW[12]   ; Flow_counter:WEST_EAST|CAR_FLOW[12]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.072      ; 0.942      ;
; 0.675 ; Flow_counter:WEST_EAST|CAR_FLOW[13]   ; Flow_counter:WEST_EAST|CAR_FLOW[13]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.072      ; 0.942      ;
; 0.687 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[24] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[24] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.074      ; 0.956      ;
; 0.687 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[25] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[25] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.074      ; 0.956      ;
; 0.687 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[9]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[9]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[20] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[20] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[21] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[21] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[24] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[24] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; Flow_counter:WEST_EAST|CAR_FLOW[18]   ; Flow_counter:WEST_EAST|CAR_FLOW[18]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; Flow_counter:WEST_EAST|CAR_FLOW[6]    ; Flow_counter:WEST_EAST|CAR_FLOW[6]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; Flow_counter:WEST_EAST|CAR_FLOW[22]   ; Flow_counter:WEST_EAST|CAR_FLOW[22]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; Flow_counter:WEST_EAST|CAR_FLOW[19]   ; Flow_counter:WEST_EAST|CAR_FLOW[19]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[2]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; Flow_counter:WEST_EAST|CAR_FLOW[5]    ; Flow_counter:WEST_EAST|CAR_FLOW[5]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.957      ;
; 0.694 ; Flow_counter:EAST_WEST|CAR_FLOW[22]   ; Flow_counter:EAST_WEST|CAR_FLOW[22]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.074      ; 0.963      ;
; 0.694 ; Flow_counter:WEST_EAST|CAR_FLOW[17]   ; Flow_counter:WEST_EAST|CAR_FLOW[17]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[4]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[12] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[12] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[11] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[11] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[14] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[14] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; Flow_counter:EAST_WEST|CAR_FLOW[2]    ; Flow_counter:EAST_WEST|CAR_FLOW[2]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; Flow_counter:EAST_WEST|CAR_FLOW[10]   ; Flow_counter:EAST_WEST|CAR_FLOW[10]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; Flow_counter:EAST_WEST|CAR_FLOW[19]   ; Flow_counter:EAST_WEST|CAR_FLOW[19]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.074      ; 0.964      ;
; 0.695 ; Flow_counter:EAST_WEST|CAR_FLOW[29]   ; Flow_counter:EAST_WEST|CAR_FLOW[29]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; Flow_counter:EAST_WEST|CAR_FLOW[4]    ; Flow_counter:EAST_WEST|CAR_FLOW[4]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; Flow_counter:EAST_WEST|CAR_FLOW[24]   ; Flow_counter:EAST_WEST|CAR_FLOW[24]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; Flow_counter:EAST_WEST|CAR_FLOW[26]   ; Flow_counter:EAST_WEST|CAR_FLOW[26]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; Flow_counter:WEST_EAST|CAR_FLOW[14]   ; Flow_counter:WEST_EAST|CAR_FLOW[14]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; Flow_counter:EAST_WEST|CAR_FLOW[28]   ; Flow_counter:EAST_WEST|CAR_FLOW[28]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; Flow_counter:WEST_EAST|CAR_FLOW[2]    ; Flow_counter:WEST_EAST|CAR_FLOW[2]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.072      ; 0.964      ;
; 0.855 ; Flow_counter:WEST_EAST|CAR_FLOW[26]   ; Flow_counter:WEST_EAST|CAR_FLOW[26]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.123      ;
; 0.855 ; Flow_counter:WEST_EAST|CAR_FLOW[28]   ; Flow_counter:WEST_EAST|CAR_FLOW[28]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.123      ;
; 0.859 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[19] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[19] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.127      ;
; 0.859 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[26] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[26] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.127      ;
; 0.862 ; Flow_counter:WEST_EAST|CAR_FLOW[30]   ; Flow_counter:WEST_EAST|CAR_FLOW[30]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.130      ;
; 0.864 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.132      ;
; 0.870 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.138      ;
; 0.871 ; Flow_counter:EAST_WEST|CAR_FLOW[11]   ; Flow_counter:EAST_WEST|CAR_FLOW[11]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.139      ;
; 0.871 ; Flow_counter:EAST_WEST|CAR_FLOW[16]   ; Flow_counter:EAST_WEST|CAR_FLOW[16]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.074      ; 1.140      ;
; 0.872 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[15] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[15] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.140      ;
; 0.872 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.140      ;
; 0.872 ; Flow_counter:EAST_WEST|CAR_FLOW[15]   ; Flow_counter:EAST_WEST|CAR_FLOW[15]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.140      ;
; 0.874 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[15] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[15] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.142      ;
; 0.875 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[22] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[22] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.143      ;
; 0.875 ; Flow_counter:EAST_WEST|CAR_FLOW[3]    ; Flow_counter:EAST_WEST|CAR_FLOW[3]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.143      ;
; 0.876 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[4]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.144      ;
; 0.876 ; Flow_counter:EAST_WEST|CAR_FLOW[14]   ; Flow_counter:EAST_WEST|CAR_FLOW[14]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.144      ;
; 0.878 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[16] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[16] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.146      ;
; 0.878 ; Flow_counter:WEST_EAST|CAR_FLOW[7]    ; Flow_counter:WEST_EAST|CAR_FLOW[7]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.072      ; 1.145      ;
; 0.880 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[28] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[28] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.148      ;
; 0.885 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[28] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[28] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.153      ;
; 0.887 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[10] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[10] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.155      ;
; 0.887 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[26] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[26] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.155      ;
; 0.887 ; Flow_counter:EAST_WEST|CAR_FLOW[12]   ; Flow_counter:EAST_WEST|CAR_FLOW[12]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.155      ;
; 0.889 ; Flow_counter:WEST_EAST|CAR_FLOW[0]    ; Flow_counter:WEST_EAST|CAR_FLOW[0]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.072      ; 1.156      ;
; 0.892 ; Flow_counter:EAST_WEST|CAR_FLOW[5]    ; Flow_counter:EAST_WEST|CAR_FLOW[5]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.160      ;
; 0.892 ; Flow_counter:EAST_WEST|CAR_FLOW[8]    ; Flow_counter:EAST_WEST|CAR_FLOW[8]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.160      ;
+-------+---------------------------------------+---------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                              ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.401 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.448 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 0.716      ;
; 0.470 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 0.738      ;
; 0.586 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|o_WR                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 0.854      ;
; 0.607 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|o_CS                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 0.875      ;
; 0.659 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|o_RD                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 0.927      ;
; 0.694 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 0.962      ;
; 0.954 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.062      ; 1.211      ;
; 1.128 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.084      ; 1.407      ;
; 1.598 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 1.866      ;
; 1.598 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 1.866      ;
; 1.598 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 1.866      ;
; 1.598 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 1.866      ;
; 1.598 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 1.866      ;
; 1.598 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 1.866      ;
; 1.641 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 1.909      ;
; 1.641 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 1.909      ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'                                                                                                                                                              ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.401 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.073      ; 0.684      ;
; 0.505 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.073      ; 0.773      ;
; 0.524 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.073      ; 0.792      ;
; 0.626 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.073      ; 0.894      ;
; 0.644 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.073      ; 0.912      ;
; 0.736 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.073      ; 1.004      ;
; 1.024 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.536      ; 1.755      ;
; 1.043 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.536      ; 1.774      ;
; 1.048 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.538      ; 1.781      ;
; 1.070 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.538      ; 1.803      ;
; 1.137 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.076      ; 1.408      ;
; 1.152 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.076      ; 1.423      ;
; 1.165 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.076      ; 1.436      ;
; 1.198 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.076      ; 1.469      ;
; 1.327 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.536      ; 2.058      ;
; 1.329 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.536      ; 2.060      ;
; 1.330 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.536      ; 2.061      ;
; 1.387 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.536      ; 2.118      ;
; 1.395 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.536      ; 2.126      ;
; 1.661 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.536      ; 2.392      ;
; 1.661 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.536      ; 2.392      ;
; 1.662 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.536      ; 2.393      ;
; 1.749 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.538      ; 2.482      ;
; 1.755 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.538      ; 2.488      ;
; 3.362 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 4.173      ;
; 3.370 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 4.181      ;
; 3.492 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 4.303      ;
; 3.492 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 4.303      ;
; 3.519 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 4.330      ;
; 3.676 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.598      ; 4.489      ;
; 3.695 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.598      ; 4.508      ;
; 3.771 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 4.582      ;
; 3.779 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 4.590      ;
; 3.901 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 4.712      ;
; 3.901 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 4.712      ;
; 3.928 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 4.739      ;
; 4.085 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.598      ; 4.898      ;
; 4.104 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.598      ; 4.917      ;
; 4.510 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 5.321      ;
; 4.518 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 5.329      ;
; 4.640 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 5.451      ;
; 4.640 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 5.451      ;
; 4.667 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 5.478      ;
; 4.824 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.598      ; 5.637      ;
; 4.843 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.598      ; 5.656      ;
; 5.146 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 5.957      ;
; 5.147 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 5.958      ;
; 5.231 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 6.042      ;
; 5.231 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 6.042      ;
; 5.258 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 6.069      ;
; 5.406 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 6.217      ;
; 5.407 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 6.218      ;
; 5.415 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.598      ; 6.228      ;
; 5.434 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.598      ; 6.247      ;
; 5.491 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 6.302      ;
; 5.491 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 6.302      ;
; 5.518 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 6.329      ;
; 5.675 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.598      ; 6.488      ;
; 5.694 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.598      ; 6.507      ;
; 6.000 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.598      ; 6.813      ;
; 6.024 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.598      ; 6.837      ;
; 6.037 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 6.848      ;
; 6.038 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 6.849      ;
; 6.038 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 6.849      ;
; 6.039 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 6.850      ;
; 6.040 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 6.851      ;
; 6.097 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.598      ; 6.910      ;
; 6.121 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.598      ; 6.934      ;
; 6.134 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 6.945      ;
; 6.135 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 6.946      ;
; 6.135 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 6.946      ;
; 6.136 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 6.947      ;
; 6.137 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 6.948      ;
; 6.246 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.598      ; 7.059      ;
; 6.270 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.598      ; 7.083      ;
; 6.283 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 7.094      ;
; 6.284 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 7.095      ;
; 6.284 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 7.095      ;
; 6.285 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 7.096      ;
; 6.286 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.596      ; 7.097      ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                           ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.402 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.449 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 0.716      ;
; 0.456 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 0.723      ;
; 0.472 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 0.739      ;
; 0.478 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|o_CS                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 0.746      ;
; 0.602 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|o_RD                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 0.869      ;
; 0.855 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.078      ; 1.128      ;
; 1.061 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.066      ; 1.322      ;
; 1.087 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|o_WR                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.066      ; 1.348      ;
; 1.623 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[1]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 1.890      ;
; 1.623 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[0]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 1.890      ;
; 1.623 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[3]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 1.890      ;
; 1.623 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[2]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 1.890      ;
; 1.686 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[4]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.071      ; 1.952      ;
; 1.686 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[5]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.071      ; 1.952      ;
; 1.686 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[6]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.071      ; 1.952      ;
; 1.686 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[7]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.071      ; 1.952      ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CLK'                                                                                                                                                                                    ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.408 ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK       ; 0.000        ; 2.357      ; 3.230      ;
; 0.524 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; i_CLK       ; 0.000        ; 2.367      ; 3.356      ;
; 0.553 ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 2.357      ; 3.365      ;
; 0.578 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK       ; 0.000        ; 2.374      ; 3.417      ;
; 0.579 ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 2.360      ; 3.394      ;
; 0.602 ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 2.360      ; 3.417      ;
; 0.622 ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; i_CLK       ; 0.000        ; 2.367      ; 3.454      ;
; 0.625 ; CLK_DIV:c_STL_CLK|CLK                            ; CLK_DIV:c_STL_CLK|CLK                            ; CLK_DIV:c_STL_CLK|CLK                            ; i_CLK       ; 0.000        ; 2.370      ; 3.460      ;
; 0.636 ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 2.355      ; 3.446      ;
; 0.659 ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK       ; 0.000        ; 2.374      ; 3.498      ;
; 0.661 ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 2.359      ; 3.475      ;
; 0.684 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[1]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[1]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.952      ;
; 0.687 ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK       ; 0.000        ; 2.357      ; 3.509      ;
; 0.688 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.956      ;
; 0.693 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[0]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[0]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.091      ; 0.979      ;
; 0.693 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.091      ; 0.979      ;
; 0.704 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[5]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[5]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[3]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[3]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[13] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[13] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[15]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[15]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[11] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[11] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; i_CLK       ; 0.000        ; 2.366      ; 3.536      ;
; 0.706 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[19] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[19] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[21] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[21] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[29] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[29] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[6]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[6]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[9]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[9]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[17] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[17] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[27] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[27] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[31] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[31] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[7]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[7]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[22] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[22] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[7]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[7]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[14] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[14] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[25] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[25] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[23] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[23] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[4]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[4]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[10] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[10] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[12] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[12] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[16] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[16] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[8]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[8]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[18] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[18] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[20] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[20] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[26] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[26] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[30] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[30] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[28] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[28] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[20]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[20]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[24] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[24] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[24]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[24]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 2.357      ; 3.527      ;
; 0.747 ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 2.357      ; 3.569      ;
; 0.789 ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 2.356      ; 3.600      ;
; 1.005 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[3]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 1.273      ;
; 1.008 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[1]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 1.276      ;
; 1.013 ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK       ; -0.500       ; 2.357      ; 3.335      ;
; 1.022 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[4]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 1.290      ;
; 1.026 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[5]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[6]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[13] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[14] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[6]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[7]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[3]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[4]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[7]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[11] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[12] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[22] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[23] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[15]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[4]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[5]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[12] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[13] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[10] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[11] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.073      ; 1.296      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.604 ; PTL_EW_EN[1]                    ; PWM:PTL_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.089      ; 1.908      ;
; 0.712 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 0.979      ;
; 0.717 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 0.984      ;
; 0.721 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 0.988      ;
; 0.743 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[0] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.010      ;
; 0.817 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.084      ;
; 1.038 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.305      ;
; 1.041 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.308      ;
; 1.053 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.320      ;
; 1.078 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.345      ;
; 1.131 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.398      ;
; 1.147 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.414      ;
; 1.151 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.418      ;
; 1.151 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.418      ;
; 1.156 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.423      ;
; 1.160 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.427      ;
; 1.175 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.442      ;
; 1.177 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.444      ;
; 1.208 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.475      ;
; 1.245 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.512      ;
; 1.245 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.512      ;
; 1.260 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.527      ;
; 1.281 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.548      ;
; 1.291 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.558      ;
; 1.311 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.578      ;
; 1.381 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.648      ;
; 1.389 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.656      ;
; 1.389 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.656      ;
; 1.393 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.660      ;
; 1.412 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.679      ;
; 1.447 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.714      ;
; 1.515 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.782      ;
; 1.543 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.810      ;
; 1.641 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.908      ;
; 1.641 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.908      ;
; 1.721 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.988      ;
; 1.752 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 2.019      ;
; 1.773 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 2.040      ;
; 1.821 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 2.088      ;
; 1.919 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 2.186      ;
; 2.040 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 2.307      ;
; 3.927 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.825      ; 4.967      ;
; 4.047 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.825      ; 5.087      ;
; 4.086 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.825      ; 5.126      ;
; 4.296 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.825      ; 5.336      ;
; 4.324 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.825      ; 5.364      ;
; 4.458 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.825      ; 5.498      ;
; 4.480 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.825      ; 5.520      ;
; 4.570 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.825      ; 5.610      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.643 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.538      ; 1.376      ;
; 0.714 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 0.981      ;
; 0.717 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 0.984      ;
; 0.721 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 0.988      ;
; 0.738 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[0] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.005      ;
; 0.796 ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.838      ; 1.849      ;
; 0.848 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.538      ; 1.581      ;
; 0.915 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.538      ; 1.648      ;
; 0.954 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.090      ; 1.239      ;
; 0.958 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.538      ; 1.691      ;
; 0.963 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.538      ; 1.696      ;
; 1.036 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.303      ;
; 1.036 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.303      ;
; 1.079 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.346      ;
; 1.113 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.380      ;
; 1.139 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.406      ;
; 1.158 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.425      ;
; 1.163 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.430      ;
; 1.173 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.534      ; 1.902      ;
; 1.173 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.440      ;
; 1.344 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.076      ; 1.615      ;
; 1.368 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.068      ; 1.631      ;
; 1.378 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.645      ;
; 1.428 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.695      ;
; 1.433 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.700      ;
; 1.475 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.068      ; 1.738      ;
; 1.599 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.866      ;
; 1.622 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.076      ; 1.893      ;
; 1.643 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.068      ; 1.906      ;
; 1.675 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.372     ; 1.498      ;
; 1.689 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.076      ; 1.960      ;
; 1.709 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.076      ; 1.980      ;
; 1.711 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.376     ; 1.530      ;
; 1.717 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.076      ; 1.988      ;
; 1.745 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 2.012      ;
; 1.764 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.076      ; 2.035      ;
; 1.830 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.076      ; 2.101      ;
; 1.858 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.076      ; 2.129      ;
; 1.991 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.076      ; 2.262      ;
; 2.022 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.372     ; 1.845      ;
; 2.086 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.076      ; 2.357      ;
; 3.943 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.588      ; 4.746      ;
; 3.972 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.588      ; 4.775      ;
; 4.236 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.588      ; 5.039      ;
; 4.509 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.588      ; 5.312      ;
; 4.772 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.588      ; 5.575      ;
; 5.047 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.588      ; 5.850      ;
; 5.113 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.588      ; 5.916      ;
; 5.174 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.588      ; 5.977      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.707 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 0.973      ;
; 0.718 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 0.984      ;
; 0.736 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[0] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.002      ;
; 0.800 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.090      ; 1.085      ;
; 0.886 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.532      ; 1.613      ;
; 0.910 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.533      ; 1.638      ;
; 0.944 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.532      ; 1.671      ;
; 0.956 ; PTL_NS_EN[0]                    ; PWM:PTL_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.077      ; 2.248      ;
; 0.986 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.532      ; 1.713      ;
; 1.029 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.296      ;
; 1.048 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.532      ; 1.775      ;
; 1.122 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.388      ;
; 1.142 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.409      ;
; 1.151 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.417      ;
; 1.152 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.418      ;
; 1.168 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.434      ;
; 1.170 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.532      ; 1.897      ;
; 1.196 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.463      ;
; 1.218 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.484      ;
; 1.224 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.490      ;
; 1.230 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.496      ;
; 1.237 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.504      ;
; 1.294 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.560      ;
; 1.300 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.567      ;
; 1.313 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.579      ;
; 1.365 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.631      ;
; 1.439 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.705      ;
; 1.460 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.371     ; 1.284      ;
; 1.494 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.760      ;
; 1.512 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.371     ; 1.336      ;
; 1.534 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.800      ;
; 1.575 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.841      ;
; 1.583 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.849      ;
; 1.583 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.371     ; 1.407      ;
; 1.606 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.873      ;
; 1.671 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.937      ;
; 1.680 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.946      ;
; 1.821 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 2.087      ;
; 1.927 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 2.193      ;
; 3.698 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.814      ; 4.727      ;
; 3.742 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.814      ; 4.771      ;
; 3.931 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.814      ; 4.960      ;
; 4.169 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.814      ; 5.198      ;
; 4.186 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.814      ; 5.215      ;
; 4.303 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.814      ; 5.332      ;
; 4.325 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.814      ; 5.354      ;
; 4.407 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.814      ; 5.436      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.713 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 0.982      ;
; 0.719 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 0.986      ;
; 0.742 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[0] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.009      ;
; 0.891 ; PTL_NS_EN[1]                    ; PWM:PTL_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.754      ; 1.860      ;
; 1.019 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.286      ;
; 1.035 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.302      ;
; 1.037 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.304      ;
; 1.039 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.306      ;
; 1.054 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.321      ;
; 1.055 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.321      ;
; 1.056 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.322      ;
; 1.136 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.403      ;
; 1.141 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.407      ;
; 1.142 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.408      ;
; 1.159 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.426      ;
; 1.161 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.428      ;
; 1.174 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.441      ;
; 1.200 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.466      ;
; 1.201 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.467      ;
; 1.213 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.480      ;
; 1.227 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.494      ;
; 1.281 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.548      ;
; 1.310 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.576      ;
; 1.358 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.624      ;
; 1.359 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.625      ;
; 1.361 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.627      ;
; 1.401 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.667      ;
; 1.401 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.667      ;
; 1.461 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.727      ;
; 1.462 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.728      ;
; 1.487 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.754      ;
; 1.497 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.764      ;
; 1.517 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.784      ;
; 1.521 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.788      ;
; 1.534 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.801      ;
; 1.585 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.852      ;
; 1.608 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.875      ;
; 1.622 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.889      ;
; 1.633 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.900      ;
; 1.731 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.998      ;
; 3.782 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.491      ; 4.488      ;
; 4.005 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.491      ; 4.711      ;
; 4.174 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.491      ; 4.880      ;
; 4.481 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.491      ; 5.187      ;
; 4.660 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.491      ; 5.366      ;
; 4.904 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.491      ; 5.610      ;
; 5.001 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.491      ; 5.707      ;
; 5.060 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.491      ; 5.766      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.715 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 0.981      ;
; 0.717 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 0.983      ;
; 0.720 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 0.986      ;
; 0.745 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[0] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.011      ;
; 0.857 ; PTL_EW_EN[0]                    ; PWM:PTL_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.163      ; 2.235      ;
; 0.878 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.144      ;
; 1.007 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.273      ;
; 1.016 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.282      ;
; 1.037 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.303      ;
; 1.040 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.306      ;
; 1.041 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.307      ;
; 1.056 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.322      ;
; 1.091 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.357      ;
; 1.119 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.385      ;
; 1.133 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.399      ;
; 1.136 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.402      ;
; 1.138 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.404      ;
; 1.144 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.410      ;
; 1.147 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.413      ;
; 1.162 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.428      ;
; 1.163 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.429      ;
; 1.169 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.435      ;
; 1.177 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.443      ;
; 1.221 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.487      ;
; 1.238 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.504      ;
; 1.260 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.526      ;
; 1.277 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.543      ;
; 1.345 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.611      ;
; 1.377 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.643      ;
; 1.378 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.644      ;
; 1.385 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.651      ;
; 1.396 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.662      ;
; 1.400 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.666      ;
; 1.405 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.671      ;
; 1.409 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 1.675      ;
; 1.773 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 2.039      ;
; 1.961 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 2.227      ;
; 1.964 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 2.230      ;
; 2.062 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 2.328      ;
; 2.104 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 2.370      ;
; 2.151 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.071      ; 2.417      ;
; 3.596 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.888      ; 4.699      ;
; 3.972 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.888      ; 5.075      ;
; 4.040 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.888      ; 5.143      ;
; 4.289 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.888      ; 5.392      ;
; 4.501 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.888      ; 5.604      ;
; 4.780 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.888      ; 5.883      ;
; 4.842 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.888      ; 5.945      ;
; 4.903 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.888      ; 6.006      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.737 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.976      ;
; 0.744 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.983      ;
; 0.745 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.984      ;
; 0.764 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[0] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 1.003      ;
; 0.924 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.712      ; 1.831      ;
; 1.003 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.246      ;
; 1.054 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.297      ;
; 1.057 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.300      ;
; 1.059 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.302      ;
; 1.074 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.317      ;
; 1.113 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.356      ;
; 1.124 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.367      ;
; 1.124 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.367      ;
; 1.125 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.368      ;
; 1.163 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.406      ;
; 1.176 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.419      ;
; 1.187 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.430      ;
; 1.192 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.435      ;
; 1.224 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.712      ; 2.131      ;
; 1.293 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.712      ; 2.200      ;
; 1.348 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.712      ; 2.255      ;
; 1.402 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.645      ;
; 1.413 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.712      ; 2.320      ;
; 1.438 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.681      ;
; 1.438 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.681      ;
; 1.439 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.682      ;
; 1.468 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.712      ; 2.375      ;
; 1.507 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.750      ;
; 1.574 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.817      ;
; 1.578 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.821      ;
; 1.581 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.824      ;
; 1.607 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.850      ;
; 1.627 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.870      ;
; 1.628 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.871      ;
; 1.634 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.877      ;
; 1.634 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.877      ;
; 1.686 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.929      ;
; 1.742 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.712      ; 2.649      ;
; 1.839 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 2.082      ;
; 1.846 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 2.089      ;
; 2.520 ; TRLH_EW_EN[2]                   ; PWM:TRLH_EW_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.079     ; 1.646      ;
; 5.945 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.352     ; 4.798      ;
; 6.141 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.352     ; 4.994      ;
; 6.334 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.352     ; 5.187      ;
; 6.513 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.352     ; 5.366      ;
; 6.613 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.352     ; 5.466      ;
; 6.751 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.352     ; 5.604      ;
; 6.867 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.352     ; 5.720      ;
; 6.907 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.352     ; 5.760      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.742 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.981      ;
; 0.745 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.984      ;
; 0.746 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.985      ;
; 0.786 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[0] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 1.025      ;
; 1.057 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.303      ;
; 1.060 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.306      ;
; 1.073 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.319      ;
; 1.075 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.321      ;
; 1.079 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.324      ;
; 1.107 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.353      ;
; 1.150 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.085      ; 1.430      ;
; 1.160 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.406      ;
; 1.160 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.406      ;
; 1.161 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.407      ;
; 1.184 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.085      ; 1.464      ;
; 1.184 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.430      ;
; 1.195 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.441      ;
; 1.211 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.457      ;
; 1.287 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.533      ;
; 1.288 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.534      ;
; 1.309 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.085      ; 1.589      ;
; 1.331 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.085      ; 1.611      ;
; 1.372 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.618      ;
; 1.401 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.085      ; 1.681      ;
; 1.420 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.666      ;
; 1.423 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.085      ; 1.703      ;
; 1.447 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.693      ;
; 1.453 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.085      ; 1.733      ;
; 1.467 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.712      ;
; 1.511 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.757      ;
; 1.516 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.085      ; 1.796      ;
; 1.521 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.767      ;
; 1.542 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.085      ; 1.822      ;
; 1.543 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.085      ; 1.823      ;
; 1.608 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.853      ;
; 1.631 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.876      ;
; 1.632 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.878      ;
; 1.646 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.892      ;
; 1.916 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 2.162      ;
; 1.951 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 2.197      ;
; 3.160 ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.489     ; 1.876      ;
; 5.990 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.737     ; 4.458      ;
; 6.351 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.737     ; 4.819      ;
; 6.434 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.737     ; 4.902      ;
; 6.469 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.737     ; 4.937      ;
; 6.689 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.737     ; 5.157      ;
; 6.707 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.737     ; 5.175      ;
; 6.841 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.737     ; 5.309      ;
; 6.863 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.737     ; 5.331      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.743 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.982      ;
; 0.744 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.983      ;
; 0.744 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.983      ;
; 0.762 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[0] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 1.001      ;
; 1.051 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.295      ;
; 1.060 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.304      ;
; 1.063 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.307      ;
; 1.075 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.319      ;
; 1.159 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.403      ;
; 1.173 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.417      ;
; 1.184 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.428      ;
; 1.189 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.433      ;
; 1.303 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.547      ;
; 1.304 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.548      ;
; 1.335 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.579      ;
; 1.425 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.008      ; 1.628      ;
; 1.433 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.677      ;
; 1.434 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.678      ;
; 1.506 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.750      ;
; 1.523 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.767      ;
; 1.538 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.149      ; 1.882      ;
; 1.539 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.149      ; 1.883      ;
; 1.553 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.149      ; 1.897      ;
; 1.553 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.149      ; 1.897      ;
; 1.628 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.008      ; 1.831      ;
; 1.633 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.877      ;
; 1.645 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.889      ;
; 1.649 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.149      ; 1.993      ;
; 1.649 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.149      ; 1.993      ;
; 1.656 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.900      ;
; 1.661 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.905      ;
; 1.727 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.149      ; 2.071      ;
; 1.727 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.149      ; 2.071      ;
; 1.750 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.008      ; 1.953      ;
; 1.788 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.149      ; 2.132      ;
; 1.788 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.149      ; 2.132      ;
; 1.880 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.008      ; 2.083      ;
; 1.931 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 2.175      ;
; 1.947 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 2.191      ;
; 2.018 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 2.262      ;
; 2.954 ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.212     ; 1.947      ;
; 6.037 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.460     ; 4.782      ;
; 6.208 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.460     ; 4.953      ;
; 6.426 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.460     ; 5.171      ;
; 6.700 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.460     ; 5.445      ;
; 6.859 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.460     ; 5.604      ;
; 7.127 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.460     ; 5.872      ;
; 7.200 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.460     ; 5.945      ;
; 7.261 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.460     ; 6.006      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.743 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.982      ;
; 0.744 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.983      ;
; 0.758 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.997      ;
; 0.770 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[0] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 1.009      ;
; 1.057 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.052      ; 1.304      ;
; 1.074 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.052      ; 1.321      ;
; 1.102 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.052      ; 1.349      ;
; 1.156 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.052      ; 1.403      ;
; 1.179 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.052      ; 1.426      ;
; 1.181 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.052      ; 1.428      ;
; 1.194 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.052      ; 1.441      ;
; 1.283 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.526      ;
; 1.376 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.171      ; 1.742      ;
; 1.383 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.626      ;
; 1.397 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.052      ; 1.644      ;
; 1.398 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.052      ; 1.645      ;
; 1.404 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.647      ;
; 1.425 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.668      ;
; 1.461 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.171      ; 1.827      ;
; 1.475 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.018     ; 1.652      ;
; 1.483 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.171      ; 1.849      ;
; 1.508 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.052      ; 1.755      ;
; 1.518 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.171      ; 1.884      ;
; 1.524 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.052      ; 1.771      ;
; 1.583 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.018     ; 1.760      ;
; 1.618 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.171      ; 1.984      ;
; 1.631 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.052      ; 1.878      ;
; 1.639 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.171      ; 2.005      ;
; 1.641 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.171      ; 2.007      ;
; 1.644 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.052      ; 1.891      ;
; 1.647 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.052      ; 1.894      ;
; 1.690 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.018     ; 1.867      ;
; 1.719 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.052      ; 1.966      ;
; 1.756 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.052      ; 2.003      ;
; 1.793 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.171      ; 2.159      ;
; 1.830 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.171      ; 2.196      ;
; 1.838 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.018     ; 2.015      ;
; 1.926 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.018     ; 2.103      ;
; 1.972 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.171      ; 2.338      ;
; 2.186 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.018     ; 2.363      ;
; 2.554 ; TRLH_NS_EN[2]                   ; PWM:TRLH_NS_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.204     ; 1.555      ;
; 5.738 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.455     ; 4.488      ;
; 6.034 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.455     ; 4.784      ;
; 6.182 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.455     ; 4.932      ;
; 6.244 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.455     ; 4.994      ;
; 6.437 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.455     ; 5.187      ;
; 6.482 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.455     ; 5.232      ;
; 6.616 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.455     ; 5.366      ;
; 6.638 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.455     ; 5.388      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.743 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.982      ;
; 0.743 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.982      ;
; 0.744 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.983      ;
; 0.786 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[0] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 1.025      ;
; 0.892 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.137      ;
; 0.892 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.137      ;
; 0.928 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.318      ; 1.441      ;
; 1.007 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.252      ;
; 1.020 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.265      ;
; 1.020 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.265      ;
; 1.061 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.306      ;
; 1.062 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.307      ;
; 1.074 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.319      ;
; 1.077 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.322      ;
; 1.104 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.349      ;
; 1.147 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.392      ;
; 1.159 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.404      ;
; 1.160 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.405      ;
; 1.170 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.415      ;
; 1.171 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.416      ;
; 1.171 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.416      ;
; 1.184 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.429      ;
; 1.196 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.441      ;
; 1.212 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.457      ;
; 1.257 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.502      ;
; 1.257 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.502      ;
; 1.275 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.520      ;
; 1.288 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.533      ;
; 1.382 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.627      ;
; 1.382 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.627      ;
; 1.385 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.630      ;
; 1.385 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.630      ;
; 1.440 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.685      ;
; 1.453 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.318      ; 1.966      ;
; 1.578 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.318      ; 2.091      ;
; 1.654 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.899      ;
; 1.670 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.318      ; 2.183      ;
; 1.689 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.318      ; 2.202      ;
; 1.719 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.318      ; 2.232      ;
; 1.824 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.318      ; 2.337      ;
; 1.973 ; PTL_NS_EN[0]                    ; PWM:TRLH_NS_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.419     ; 0.759      ;
; 5.998 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.682     ; 4.521      ;
; 6.026 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.682     ; 4.549      ;
; 6.062 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.682     ; 4.585      ;
; 6.520 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.682     ; 5.043      ;
; 6.890 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.682     ; 5.413      ;
; 7.169 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.682     ; 5.692      ;
; 7.231 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.682     ; 5.754      ;
; 7.292 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.682     ; 5.815      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.744 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.983      ;
; 0.745 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.984      ;
; 0.748 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.987      ;
; 0.779 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[0] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 1.018      ;
; 0.844 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.088      ;
; 0.882 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.663      ; 1.740      ;
; 0.889 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.133      ;
; 1.063 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.307      ;
; 1.072 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.316      ;
; 1.075 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.319      ;
; 1.091 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.335      ;
; 1.121 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.365      ;
; 1.156 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.400      ;
; 1.156 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.400      ;
; 1.158 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.402      ;
; 1.162 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.406      ;
; 1.165 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.409      ;
; 1.179 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.423      ;
; 1.186 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.430      ;
; 1.194 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.438      ;
; 1.209 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.453      ;
; 1.243 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.487      ;
; 1.296 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.540      ;
; 1.296 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.540      ;
; 1.378 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.622      ;
; 1.402 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.646      ;
; 1.416 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.663      ; 2.274      ;
; 1.422 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.666      ;
; 1.422 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.666      ;
; 1.422 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.666      ;
; 1.445 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.689      ;
; 1.447 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.691      ;
; 1.458 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.702      ;
; 1.489 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.663      ; 2.347      ;
; 1.513 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.663      ; 2.371      ;
; 1.572 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.816      ;
; 1.626 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.663      ; 2.484      ;
; 1.633 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.663      ; 2.491      ;
; 1.690 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.934      ;
; 1.758 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.663      ; 2.616      ;
; 2.274 ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.109     ; 1.370      ;
; 6.199 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.359     ; 5.045      ;
; 6.247 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.359     ; 5.093      ;
; 6.258 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.359     ; 5.104      ;
; 6.798 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.359     ; 5.644      ;
; 6.971 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.359     ; 5.817      ;
; 7.101 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.359     ; 5.947      ;
; 7.237 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.359     ; 6.083      ;
; 7.391 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.359     ; 6.237      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.745 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.984      ;
; 0.749 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.988      ;
; 0.756 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.995      ;
; 0.786 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[0] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 1.025      ;
; 0.786 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.646      ; 1.627      ;
; 0.844 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.089      ;
; 1.024 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.269      ;
; 1.025 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.270      ;
; 1.029 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.274      ;
; 1.059 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.304      ;
; 1.063 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.308      ;
; 1.073 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.318      ;
; 1.074 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.319      ;
; 1.109 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.354      ;
; 1.165 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.410      ;
; 1.194 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.439      ;
; 1.195 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.440      ;
; 1.212 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.457      ;
; 1.253 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.498      ;
; 1.254 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.499      ;
; 1.256 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.501      ;
; 1.269 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.514      ;
; 1.270 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.515      ;
; 1.281 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.526      ;
; 1.282 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.527      ;
; 1.286 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.531      ;
; 1.302 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.547      ;
; 1.303 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.548      ;
; 1.305 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.550      ;
; 1.312 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.646      ; 2.153      ;
; 1.389 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.634      ;
; 1.392 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.637      ;
; 1.398 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.646      ; 2.239      ;
; 1.408 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.646      ; 2.249      ;
; 1.430 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.675      ;
; 1.505 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.646      ; 2.346      ;
; 1.536 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.781      ;
; 1.539 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.784      ;
; 1.572 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.646      ; 2.413      ;
; 1.623 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.646      ; 2.464      ;
; 1.761 ; PTL_EW_EN[0]                    ; PWM:TRLH_EW_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.079     ; 0.887      ;
; 5.642 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.354     ; 4.493      ;
; 5.862 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.354     ; 4.713      ;
; 5.991 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.354     ; 4.842      ;
; 6.341 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.354     ; 5.192      ;
; 6.471 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.354     ; 5.322      ;
; 6.709 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.354     ; 5.560      ;
; 6.843 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.354     ; 5.694      ;
; 6.865 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.354     ; 5.716      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; -14.148 ; -98.961       ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; -12.961 ; -13.415       ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; -12.918 ; -13.553       ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; -12.808 ; -14.689       ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; -12.741 ; -13.119       ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; -12.610 ; -13.669       ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; -12.573 ; -12.877       ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; -12.456 ; -12.968       ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; -11.873 ; -12.671       ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; -11.807 ; -12.368       ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; -11.764 ; -12.382       ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; -11.704 ; -12.137       ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; -11.600 ; -12.237       ;
; CLK_DIV:c_STL_CLK|CLK                            ; -3.271  ; -413.593      ;
; i_CLK                                            ; -1.309  ; -72.518       ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; 0.055   ; 0.000         ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; 0.075   ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLK_DIV:c_STL_CLK|CLK                            ; 0.178 ; 0.000         ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; 0.187 ; 0.000         ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; 0.187 ; 0.000         ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.187 ; 0.000         ;
; i_CLK                                            ; 0.218 ; 0.000         ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; 0.305 ; 0.000         ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; 0.306 ; 0.000         ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; 0.309 ; 0.000         ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; 0.310 ; 0.000         ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; 0.310 ; 0.000         ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; 0.320 ; 0.000         ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; 0.324 ; 0.000         ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; 0.324 ; 0.000         ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; 0.324 ; 0.000         ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; 0.324 ; 0.000         ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; 0.324 ; 0.000         ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; 0.325 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; i_CLK                                            ; -3.000 ; -106.662      ;
; CLK_DIV:c_STL_CLK|CLK                            ; -1.000 ; -187.000      ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; -1.000 ; -17.000       ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; -1.000 ; -17.000       ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; -1.000 ; -13.000       ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; -1.000 ; -8.000        ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; -1.000 ; -8.000        ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; -1.000 ; -8.000        ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; -1.000 ; -8.000        ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; -1.000 ; -8.000        ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; -1.000 ; -8.000        ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; -1.000 ; -8.000        ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; -1.000 ; -8.000        ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; -1.000 ; -8.000        ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; -1.000 ; -8.000        ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; -1.000 ; -8.000        ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; -1.000 ; -8.000        ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'                                                                                                                                                               ;
+---------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                ; To Node                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -14.148 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.306     ;
; -14.147 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.305     ;
; -14.147 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.305     ;
; -14.138 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.296     ;
; -14.137 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.295     ;
; -14.128 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.286     ;
; -14.127 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.285     ;
; -14.127 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.285     ;
; -14.126 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.172      ; 15.285     ;
; -14.125 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.283     ;
; -14.124 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.282     ;
; -14.124 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.282     ;
; -14.118 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.172      ; 15.277     ;
; -14.118 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.276     ;
; -14.117 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.275     ;
; -14.115 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.273     ;
; -14.114 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.272     ;
; -14.106 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.172      ; 15.265     ;
; -14.103 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.261     ;
; -14.103 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.172      ; 15.262     ;
; -14.102 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.260     ;
; -14.102 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.260     ;
; -14.098 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.172      ; 15.257     ;
; -14.095 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.172      ; 15.254     ;
; -14.093 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.251     ;
; -14.092 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.250     ;
; -14.081 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.172      ; 15.240     ;
; -14.073 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.172      ; 15.232     ;
; -14.045 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.203     ;
; -14.044 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.202     ;
; -14.044 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.202     ;
; -14.035 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.193     ;
; -14.034 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.192     ;
; -14.023 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.181     ;
; -14.023 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.172      ; 15.182     ;
; -14.022 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.180     ;
; -14.022 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.180     ;
; -14.015 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.172      ; 15.174     ;
; -14.013 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.171     ;
; -14.012 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.170     ;
; -14.001 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.172      ; 15.160     ;
; -13.993 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.172      ; 15.152     ;
; -13.981 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.139     ;
; -13.980 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.138     ;
; -13.980 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.138     ;
; -13.977 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.135     ;
; -13.976 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.134     ;
; -13.976 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.134     ;
; -13.971 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.129     ;
; -13.970 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.128     ;
; -13.967 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.125     ;
; -13.966 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.171      ; 15.124     ;
; -13.959 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.172      ; 15.118     ;
; -13.955 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.172      ; 15.114     ;
; -13.951 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.172      ; 15.110     ;
; -13.947 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.172      ; 15.106     ;
; -0.557  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.157      ; 1.701      ;
; -0.546  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.157      ; 1.690      ;
; -0.504  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.156      ; 1.647      ;
; -0.504  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.156      ; 1.647      ;
; -0.503  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.156      ; 1.646      ;
; -0.502  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.156      ; 1.645      ;
; -0.502  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.156      ; 1.645      ;
; -0.495  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.157      ; 1.639      ;
; -0.464  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.157      ; 1.608      ;
; -0.413  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.156      ; 1.556      ;
; -0.404  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.156      ; 1.547      ;
; -0.402  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.156      ; 1.545      ;
; -0.334  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.156      ; 1.477      ;
; -0.333  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.156      ; 1.476      ;
; 0.168   ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.034     ; 0.785      ;
; 0.170   ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.034     ; 0.783      ;
; 0.201   ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.034     ; 0.752      ;
; 0.225   ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.034     ; 0.728      ;
; 0.376   ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.036     ; 0.575      ;
; 0.472   ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.036     ; 0.479      ;
; 0.501   ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.036     ; 0.450      ;
; 0.545   ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.036     ; 0.406      ;
; 0.546   ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.036     ; 0.405      ;
; 0.592   ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.036     ; 0.359      ;
; 0.592   ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.036     ; 0.359      ;
+---------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -12.961 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.928     ; 13.030     ;
; -12.960 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.928     ; 13.029     ;
; -12.954 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.928     ; 13.023     ;
; -12.891 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.926     ; 12.962     ;
; -12.817 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.926     ; 12.888     ;
; -12.795 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.926     ; 12.866     ;
; -12.779 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.928     ; 12.848     ;
; -12.772 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.926     ; 12.843     ;
; -0.243  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.226      ;
; -0.216  ; PTL_NS_EN[0]                    ; PWM:TRLH_NS_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.829     ; 0.384      ;
; -0.215  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.054      ; 1.276      ;
; -0.200  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.183      ;
; -0.174  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.157      ;
; -0.161  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.054      ; 1.222      ;
; -0.149  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.054      ; 1.210      ;
; -0.131  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.114      ;
; -0.128  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.054      ; 1.189      ;
; -0.108  ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.091      ;
; -0.106  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.089      ;
; -0.105  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.088      ;
; -0.097  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.080      ;
; -0.097  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.054      ; 1.158      ;
; -0.063  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.046      ;
; -0.059  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.042      ;
; -0.036  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.019      ;
; -0.028  ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.054      ; 1.089      ;
; -0.024  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.007      ;
; 0.047   ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.936      ;
; 0.073   ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.910      ;
; 0.116   ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.867      ;
; 0.126   ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.857      ;
; 0.126   ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.857      ;
; 0.137   ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.846      ;
; 0.142   ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.841      ;
; 0.145   ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.838      ;
; 0.174   ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.809      ;
; 0.185   ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.798      ;
; 0.213   ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.770      ;
; 0.218   ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.765      ;
; 0.235   ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.748      ;
; 0.265   ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.718      ;
; 0.265   ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.718      ;
; 0.265   ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.718      ;
; 0.380   ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.054      ; 0.681      ;
; 0.415   ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.568      ;
; 0.422   ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[0] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.563      ;
; 0.426   ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.559      ;
; 0.436   ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.549      ;
; 0.437   ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.548      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -12.918 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.948     ; 12.967     ;
; -12.917 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.948     ; 12.966     ;
; -12.911 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.948     ; 12.960     ;
; -12.848 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.946     ; 12.899     ;
; -12.774 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.946     ; 12.825     ;
; -12.752 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.946     ; 12.803     ;
; -12.736 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.948     ; 12.785     ;
; -12.729 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.946     ; 12.780     ;
; -0.891  ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.856     ; 1.032      ;
; -0.270  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.027     ; 1.250      ;
; -0.261  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.027     ; 1.241      ;
; -0.258  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.027     ; 1.238      ;
; -0.215  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.027     ; 1.195      ;
; -0.215  ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 1.197      ;
; -0.204  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.188      ;
; -0.198  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.027     ; 1.178      ;
; -0.187  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.027     ; 1.167      ;
; -0.186  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.027     ; 1.166      ;
; -0.143  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.027     ; 1.123      ;
; -0.118  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.027     ; 1.098      ;
; -0.107  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.091      ;
; -0.088  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.072      ;
; -0.074  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.027     ; 1.054      ;
; -0.060  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.044      ;
; -0.051  ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 1.023      ;
; -0.030  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.014      ;
; -0.021  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.005      ;
; 0.006   ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.978      ;
; 0.008   ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.964      ;
; 0.013   ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.971      ;
; 0.024   ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 0.958      ;
; 0.035   ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.949      ;
; 0.074   ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.910      ;
; 0.081   ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.891      ;
; 0.117   ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.867      ;
; 0.138   ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.846      ;
; 0.146   ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.838      ;
; 0.147   ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.837      ;
; 0.189   ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.795      ;
; 0.200   ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.784      ;
; 0.215   ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.769      ;
; 0.221   ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.763      ;
; 0.238   ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 0.744      ;
; 0.269   ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 0.713      ;
; 0.332   ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.640      ;
; 0.422   ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[0] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.563      ;
; 0.427   ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.558      ;
; 0.436   ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.549      ;
; 0.439   ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.546      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -12.808 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.851     ; 12.954     ;
; -12.807 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.851     ; 12.953     ;
; -12.801 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.851     ; 12.947     ;
; -12.738 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.849     ; 12.886     ;
; -12.664 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.849     ; 12.812     ;
; -12.642 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.849     ; 12.790     ;
; -12.626 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.851     ; 12.772     ;
; -12.619 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.849     ; 12.767     ;
; -0.591  ; TRLH_NS_EN[2]                   ; PWM:TRLH_NS_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.755     ; 0.833      ;
; -0.580  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.563      ;
; -0.526  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.509      ;
; -0.516  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.499      ;
; -0.482  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.030      ; 1.519      ;
; -0.433  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.030      ; 1.470      ;
; -0.412  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.099     ; 1.320      ;
; -0.368  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.030      ; 1.405      ;
; -0.363  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.346      ;
; -0.340  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.099     ; 1.248      ;
; -0.319  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.030      ; 1.356      ;
; -0.305  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.030      ; 1.342      ;
; -0.279  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.262      ;
; -0.234  ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.030      ; 1.271      ;
; -0.202  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.185      ;
; -0.185  ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.168      ;
; -0.184  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.030      ; 1.221      ;
; -0.160  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.099     ; 1.068      ;
; -0.144  ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.099     ; 1.052      ;
; -0.133  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.116      ;
; -0.115  ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.098      ;
; -0.099  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.082      ;
; -0.099  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.099     ; 1.007      ;
; -0.091  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.074      ;
; -0.085  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.030      ; 1.122      ;
; 0.006   ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.977      ;
; 0.012   ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.030      ; 1.025      ;
; 0.047   ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.936      ;
; 0.051   ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.030      ; 0.986      ;
; 0.073   ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.910      ;
; 0.080   ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.099     ; 0.828      ;
; 0.113   ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.870      ;
; 0.122   ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.861      ;
; 0.136   ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.847      ;
; 0.137   ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.846      ;
; 0.154   ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.829      ;
; 0.222   ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.761      ;
; 0.426   ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.559      ;
; 0.428   ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[0] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.557      ;
; 0.431   ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.554      ;
; 0.436   ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.549      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -12.741 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.793     ; 12.945     ;
; -12.740 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.793     ; 12.944     ;
; -12.734 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.793     ; 12.938     ;
; -12.671 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.791     ; 12.877     ;
; -12.597 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.791     ; 12.803     ;
; -12.575 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.791     ; 12.781     ;
; -12.559 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.793     ; 12.763     ;
; -12.552 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.791     ; 12.758     ;
; -0.448  ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.698     ; 0.747      ;
; -0.239  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.201      ; 1.447      ;
; -0.176  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.159      ;
; -0.170  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.153      ;
; -0.168  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.201      ; 1.376      ;
; -0.167  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.150      ;
; -0.166  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.201      ; 1.374      ;
; -0.125  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.108      ;
; -0.107  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.090      ;
; -0.103  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.201      ; 1.311      ;
; -0.101  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.084      ;
; -0.100  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.083      ;
; -0.086  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.201      ; 1.294      ;
; -0.060  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.043      ;
; -0.042  ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.201      ; 1.250      ;
; -0.032  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.015      ;
; -0.030  ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.013      ;
; -0.024  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.007      ;
; -0.014  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.997      ;
; 0.015   ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.968      ;
; 0.040   ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.943      ;
; 0.072   ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.911      ;
; 0.117   ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.866      ;
; 0.136   ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.847      ;
; 0.141   ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.842      ;
; 0.143   ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.840      ;
; 0.145   ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.838      ;
; 0.182   ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.801      ;
; 0.189   ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.794      ;
; 0.191   ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.792      ;
; 0.212   ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.771      ;
; 0.213   ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.770      ;
; 0.267   ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.716      ;
; 0.269   ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.714      ;
; 0.269   ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.714      ;
; 0.286   ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.697      ;
; 0.346   ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.201      ; 0.862      ;
; 0.422   ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[0] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.563      ;
; 0.427   ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.558      ;
; 0.435   ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.550      ;
; 0.436   ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.549      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -12.610 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.843     ; 12.764     ;
; -12.609 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.843     ; 12.763     ;
; -12.603 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.843     ; 12.757     ;
; -12.540 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.841     ; 12.696     ;
; -12.466 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.841     ; 12.622     ;
; -12.444 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.841     ; 12.600     ;
; -12.428 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.843     ; 12.582     ;
; -12.421 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.841     ; 12.577     ;
; -0.814  ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.751     ; 1.060      ;
; -0.539  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.026     ; 1.520      ;
; -0.398  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.010      ; 1.415      ;
; -0.343  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.010      ; 1.360      ;
; -0.330  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.010      ; 1.347      ;
; -0.313  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.010      ; 1.330      ;
; -0.292  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.010      ; 1.309      ;
; -0.282  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.010      ; 1.299      ;
; -0.245  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.010      ; 1.262      ;
; -0.229  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.010      ; 1.246      ;
; -0.227  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.084     ; 1.150      ;
; -0.215  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.198      ;
; -0.214  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.010      ; 1.231      ;
; -0.207  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.190      ;
; -0.205  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.188      ;
; -0.203  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.026     ; 1.184      ;
; -0.161  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.010      ; 1.178      ;
; -0.143  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.126      ;
; -0.116  ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.026     ; 1.097      ;
; -0.114  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.097      ;
; -0.110  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.093      ;
; -0.086  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.069      ;
; -0.085  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.084     ; 1.008      ;
; -0.062  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.045      ;
; -0.018  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.001      ;
; 0.000   ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.084     ; 0.923      ;
; 0.010   ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.973      ;
; 0.073   ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.910      ;
; 0.108   ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.084     ; 0.815      ;
; 0.128   ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.855      ;
; 0.137   ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.846      ;
; 0.141   ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.842      ;
; 0.158   ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.825      ;
; 0.189   ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.794      ;
; 0.193   ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.026     ; 0.788      ;
; 0.221   ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.762      ;
; 0.226   ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.757      ;
; 0.426   ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.559      ;
; 0.434   ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[0] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.551      ;
; 0.436   ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.549      ;
; 0.436   ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.549      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -12.573 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.784     ; 12.786     ;
; -12.572 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.784     ; 12.785     ;
; -12.566 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.784     ; 12.779     ;
; -12.503 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.782     ; 12.718     ;
; -12.429 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.782     ; 12.644     ;
; -12.407 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.782     ; 12.622     ;
; -12.391 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.784     ; 12.604     ;
; -12.384 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.782     ; 12.599     ;
; -0.169  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.197      ; 1.373      ;
; -0.169  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.152      ;
; -0.139  ; PTL_EW_EN[0]                    ; PWM:TRLH_EW_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.679     ; 0.457      ;
; -0.125  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.108      ;
; -0.112  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.197      ; 1.316      ;
; -0.105  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.197      ; 1.309      ;
; -0.103  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.086      ;
; -0.101  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.084      ;
; -0.094  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.077      ;
; -0.055  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.038      ;
; -0.048  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.197      ; 1.252      ;
; -0.035  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.197      ; 1.239      ;
; -0.035  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.018      ;
; -0.033  ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.016      ;
; -0.032  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.015      ;
; -0.020  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.003      ;
; 0.012   ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.971      ;
; 0.015   ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.968      ;
; 0.028   ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.197      ; 1.176      ;
; 0.049   ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.934      ;
; 0.072   ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.911      ;
; 0.116   ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.867      ;
; 0.136   ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.847      ;
; 0.140   ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.843      ;
; 0.145   ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.838      ;
; 0.147   ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.836      ;
; 0.186   ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.797      ;
; 0.213   ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.770      ;
; 0.214   ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.769      ;
; 0.219   ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.764      ;
; 0.228   ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.755      ;
; 0.232   ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.751      ;
; 0.235   ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.748      ;
; 0.237   ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.746      ;
; 0.274   ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.709      ;
; 0.361   ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.622      ;
; 0.392   ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.197      ; 0.812      ;
; 0.422   ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[0] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.563      ;
; 0.426   ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.559      ;
; 0.434   ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.551      ;
; 0.435   ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.550      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -12.456 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.786     ; 12.667     ;
; -12.455 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.786     ; 12.666     ;
; -12.449 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.786     ; 12.660     ;
; -12.386 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.784     ; 12.599     ;
; -12.312 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.784     ; 12.525     ;
; -12.290 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.784     ; 12.503     ;
; -12.274 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.786     ; 12.485     ;
; -12.267 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.784     ; 12.480     ;
; -0.578  ; TRLH_EW_EN[2]                   ; PWM:TRLH_EW_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.678     ; 0.897      ;
; -0.250  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.222      ; 1.479      ;
; -0.240  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.224      ;
; -0.186  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.170      ;
; -0.166  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.150      ;
; -0.150  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.134      ;
; -0.145  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.129      ;
; -0.126  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.110      ;
; -0.124  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.108      ;
; -0.122  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.106      ;
; -0.104  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.088      ;
; -0.104  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.088      ;
; -0.102  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.086      ;
; -0.100  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.084      ;
; -0.084  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.068      ;
; -0.079  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.222      ; 1.308      ;
; -0.062  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.222      ; 1.291      ;
; -0.050  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.034      ;
; -0.031  ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.015      ;
; -0.030  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.014      ;
; -0.022  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.006      ;
; -0.012  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.222      ; 1.241      ;
; -0.005  ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.989      ;
; -0.003  ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.987      ;
; 0.005   ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.222      ; 1.224      ;
; 0.051   ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.933      ;
; 0.056   ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.222      ; 1.173      ;
; 0.074   ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.910      ;
; 0.128   ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.856      ;
; 0.138   ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.846      ;
; 0.148   ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.836      ;
; 0.158   ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.826      ;
; 0.177   ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.807      ;
; 0.188   ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.796      ;
; 0.220   ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.764      ;
; 0.226   ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.758      ;
; 0.301   ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.222      ; 0.928      ;
; 0.426   ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.559      ;
; 0.433   ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[0] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.552      ;
; 0.436   ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.549      ;
; 0.442   ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.543      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -11.873 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.073      ; 12.933     ;
; -11.872 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.073      ; 12.932     ;
; -11.866 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.073      ; 12.926     ;
; -11.803 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.075      ; 12.865     ;
; -11.729 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.075      ; 12.791     ;
; -11.707 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.075      ; 12.769     ;
; -11.691 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.073      ; 12.751     ;
; -11.684 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.075      ; 12.746     ;
; -0.371  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.321      ;
; -0.323  ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.274      ;
; -0.323  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.273      ;
; -0.301  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.251      ;
; -0.292  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.242      ;
; -0.276  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.226      ;
; -0.256  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.206      ;
; -0.222  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.172      ;
; -0.210  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.160      ;
; -0.188  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.138      ;
; -0.161  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.112      ;
; -0.141  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.091      ;
; -0.135  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.086      ;
; -0.119  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.070      ;
; -0.091  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.042      ;
; -0.087  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.038      ;
; -0.066  ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 1.018      ;
; -0.051  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.002      ;
; -0.025  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.976      ;
; 0.003   ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.948      ;
; 0.020   ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.932      ;
; 0.029   ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.922      ;
; 0.042   ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.909      ;
; 0.090   ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.861      ;
; 0.100   ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.851      ;
; 0.100   ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.851      ;
; 0.106   ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.845      ;
; 0.112   ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.839      ;
; 0.122   ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.829      ;
; 0.144   ; PTL_NS_EN[1]                    ; PWM:PTL_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.171      ; 1.014      ;
; 0.148   ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.803      ;
; 0.156   ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.796      ;
; 0.157   ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.794      ;
; 0.188   ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.763      ;
; 0.190   ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.761      ;
; 0.230   ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.721      ;
; 0.334   ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.618      ;
; 0.393   ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.558      ;
; 0.394   ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[0] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.557      ;
; 0.403   ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.548      ;
; 0.404   ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.547      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -11.807 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.227      ; 13.021     ;
; -11.806 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.227      ; 13.020     ;
; -11.800 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.227      ; 13.014     ;
; -11.737 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.229      ; 12.953     ;
; -11.663 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.229      ; 12.879     ;
; -11.641 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.229      ; 12.857     ;
; -11.625 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.227      ; 12.839     ;
; -11.618 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.229      ; 12.834     ;
; -0.309  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.259      ;
; -0.260  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.210      ;
; -0.232  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.182      ;
; -0.206  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.156      ;
; -0.193  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.144      ;
; -0.189  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.139      ;
; -0.171  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 1.123      ;
; -0.159  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.109      ;
; -0.150  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.101      ;
; -0.146  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.097      ;
; -0.143  ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.093      ;
; -0.136  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 1.088      ;
; -0.131  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.082      ;
; -0.130  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.081      ;
; -0.119  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.070      ;
; -0.068  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.019      ;
; -0.062  ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.013      ;
; -0.043  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.994      ;
; -0.015  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.966      ;
; 0.016   ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.935      ;
; 0.031   ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 0.919      ;
; 0.046   ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.905      ;
; 0.068   ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.884      ;
; 0.072   ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 0.878      ;
; 0.083   ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.868      ;
; 0.089   ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.862      ;
; 0.104   ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.848      ;
; 0.108   ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.843      ;
; 0.110   ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.841      ;
; 0.121   ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.830      ;
; 0.147   ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 0.803      ;
; 0.158   ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.793      ;
; 0.158   ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.793      ;
; 0.189   ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.762      ;
; 0.240   ; PTL_EW_EN[1]                    ; PWM:PTL_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.327      ; 1.074      ;
; 0.257   ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 0.693      ;
; 0.269   ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 0.681      ;
; 0.392   ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.559      ;
; 0.393   ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[0] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.558      ;
; 0.401   ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.550      ;
; 0.406   ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.545      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -11.764 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.141      ; 12.892     ;
; -11.763 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.141      ; 12.891     ;
; -11.757 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.141      ; 12.885     ;
; -11.694 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.143      ; 12.824     ;
; -11.620 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.143      ; 12.750     ;
; -11.598 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.143      ; 12.728     ;
; -11.582 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.141      ; 12.710     ;
; -11.575 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.143      ; 12.705     ;
; -0.345  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.031     ; 1.301      ;
; -0.293  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.031     ; 1.249      ;
; -0.259  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.031     ; 1.215      ;
; -0.232  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.040     ; 1.179      ;
; -0.227  ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.230     ; 0.984      ;
; -0.220  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.031     ; 1.176      ;
; -0.211  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.031     ; 1.167      ;
; -0.208  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.031     ; 1.164      ;
; -0.171  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.122      ;
; -0.170  ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.031     ; 1.126      ;
; -0.134  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 1.086      ;
; -0.118  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 1.070      ;
; -0.088  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.151      ; 1.226      ;
; -0.086  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.037      ;
; -0.062  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.031     ; 1.018      ;
; -0.060  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 1.012      ;
; -0.039  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.040     ; 0.986      ;
; -0.028  ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.031     ; 0.984      ;
; -0.017  ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.234     ; 0.770      ;
; -0.008  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.156      ; 1.151      ;
; 0.007   ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.040     ; 0.940      ;
; 0.019   ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.933      ;
; 0.022   ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.230     ; 0.735      ;
; 0.040   ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.156      ; 1.103      ;
; 0.041   ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.911      ;
; 0.066   ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.156      ; 1.077      ;
; 0.089   ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.863      ;
; 0.105   ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.847      ;
; 0.115   ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.837      ;
; 0.121   ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.831      ;
; 0.131   ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.156      ; 1.012      ;
; 0.137   ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.031     ; 0.819      ;
; 0.171   ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.043     ; 0.773      ;
; 0.176   ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.156      ; 0.967      ;
; 0.182   ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.770      ;
; 0.189   ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.763      ;
; 0.219   ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.236      ; 1.004      ;
; 0.392   ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[0] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.560      ;
; 0.393   ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.559      ;
; 0.402   ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.550      ;
; 0.407   ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.545      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -11.704 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.277      ; 12.968     ;
; -11.703 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.277      ; 12.967     ;
; -11.697 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.277      ; 12.961     ;
; -11.634 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.279      ; 12.900     ;
; -11.560 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.279      ; 12.826     ;
; -11.538 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.279      ; 12.804     ;
; -11.522 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.277      ; 12.786     ;
; -11.515 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.279      ; 12.781     ;
; -0.256  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.206      ;
; -0.228  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.178      ;
; -0.205  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 1.157      ;
; -0.198  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.149      ;
; -0.193  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.143      ;
; -0.187  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.138      ;
; -0.184  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.134      ;
; -0.130  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.081      ;
; -0.123  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.073      ;
; -0.113  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.063      ;
; -0.091  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.042      ;
; -0.065  ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.015      ;
; -0.057  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.008      ;
; -0.037  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.988      ;
; 0.001   ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.154      ; 1.140      ;
; 0.025   ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.155      ; 1.117      ;
; 0.027   ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 0.923      ;
; 0.033   ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.234     ; 0.720      ;
; 0.045   ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.154      ; 1.096      ;
; 0.051   ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.900      ;
; 0.069   ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.154      ; 1.072      ;
; 0.075   ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.877      ;
; 0.083   ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.235     ; 0.669      ;
; 0.095   ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.856      ;
; 0.108   ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.844      ;
; 0.115   ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.836      ;
; 0.119   ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.832      ;
; 0.126   ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.825      ;
; 0.128   ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.154      ; 1.013      ;
; 0.130   ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.235     ; 0.622      ;
; 0.136   ; PTL_NS_EN[0]                    ; PWM:PTL_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.376      ; 1.227      ;
; 0.155   ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 0.795      ;
; 0.157   ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.794      ;
; 0.175   ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.154      ; 0.966      ;
; 0.194   ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.757      ;
; 0.207   ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 0.743      ;
; 0.228   ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 0.715      ;
; 0.392   ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.559      ;
; 0.399   ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[0] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.552      ;
; 0.411   ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.540      ;
; 0.411   ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.540      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -11.600 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.308      ; 12.895     ;
; -11.599 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.308      ; 12.894     ;
; -11.593 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.308      ; 12.888     ;
; -11.530 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.310      ; 12.827     ;
; -11.456 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.310      ; 12.753     ;
; -11.434 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.310      ; 12.731     ;
; -11.418 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.308      ; 12.713     ;
; -11.411 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.310      ; 12.708     ;
; -0.388  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.339      ;
; -0.341  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.292      ;
; -0.339  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.290      ;
; -0.283  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.234      ;
; -0.274  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.225      ;
; -0.231  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.182      ;
; -0.206  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.157      ;
; -0.200  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.151      ;
; -0.191  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.142      ;
; -0.185  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.136      ;
; -0.159  ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.110      ;
; -0.154  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.105      ;
; -0.136  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.087      ;
; -0.130  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.081      ;
; -0.126  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.077      ;
; -0.088  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.039      ;
; -0.063  ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.014      ;
; -0.056  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.007      ;
; -0.017  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.968      ;
; 0.042   ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.909      ;
; 0.049   ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.902      ;
; 0.083   ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.868      ;
; 0.088   ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.863      ;
; 0.106   ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.845      ;
; 0.112   ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.839      ;
; 0.113   ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.838      ;
; 0.121   ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.830      ;
; 0.154   ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.797      ;
; 0.155   ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.796      ;
; 0.158   ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.793      ;
; 0.158   ; PTL_EW_EN[0]                    ; PWM:PTL_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.413      ; 1.242      ;
; 0.178   ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.773      ;
; 0.186   ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.765      ;
; 0.189   ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.762      ;
; 0.211   ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.740      ;
; 0.226   ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.725      ;
; 0.301   ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.650      ;
; 0.392   ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[0] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.559      ;
; 0.393   ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.558      ;
; 0.403   ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.548      ;
; 0.404   ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.547      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_DIV:c_STL_CLK|CLK'                                                                                                    ;
+--------+--------------------------------------+---------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node       ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------+-----------------------+-----------------------+--------------+------------+------------+
; -3.271 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.398      ;
; -3.271 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.398      ;
; -3.271 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.398      ;
; -3.271 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.398      ;
; -3.271 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.398      ;
; -3.271 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.398      ;
; -3.271 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.398      ;
; -3.244 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.371      ;
; -3.244 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.371      ;
; -3.244 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.371      ;
; -3.244 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.371      ;
; -3.244 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.371      ;
; -3.244 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.371      ;
; -3.244 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.371      ;
; -3.225 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.352      ;
; -3.225 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.352      ;
; -3.225 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.352      ;
; -3.225 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.352      ;
; -3.225 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.352      ;
; -3.225 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.352      ;
; -3.225 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.352      ;
; -3.216 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.133      ; 4.336      ;
; -3.216 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.133      ; 4.336      ;
; -3.216 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.133      ; 4.336      ;
; -3.216 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.133      ; 4.336      ;
; -3.216 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.133      ; 4.336      ;
; -3.216 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.133      ; 4.336      ;
; -3.216 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.133      ; 4.336      ;
; -3.200 ; Flow_counter:WEST_EAST|CAR_FLOW[3]   ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.131      ; 4.318      ;
; -3.200 ; Flow_counter:WEST_EAST|CAR_FLOW[3]   ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.131      ; 4.318      ;
; -3.200 ; Flow_counter:WEST_EAST|CAR_FLOW[3]   ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.131      ; 4.318      ;
; -3.200 ; Flow_counter:WEST_EAST|CAR_FLOW[3]   ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.131      ; 4.318      ;
; -3.200 ; Flow_counter:WEST_EAST|CAR_FLOW[3]   ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.131      ; 4.318      ;
; -3.200 ; Flow_counter:WEST_EAST|CAR_FLOW[3]   ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.131      ; 4.318      ;
; -3.200 ; Flow_counter:WEST_EAST|CAR_FLOW[3]   ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.131      ; 4.318      ;
; -3.182 ; Flow_counter:EAST_WEST|CAR_FLOW[2]   ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.309      ;
; -3.182 ; Flow_counter:EAST_WEST|CAR_FLOW[2]   ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.309      ;
; -3.182 ; Flow_counter:EAST_WEST|CAR_FLOW[2]   ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.309      ;
; -3.182 ; Flow_counter:EAST_WEST|CAR_FLOW[2]   ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.309      ;
; -3.182 ; Flow_counter:EAST_WEST|CAR_FLOW[2]   ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.309      ;
; -3.182 ; Flow_counter:EAST_WEST|CAR_FLOW[2]   ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.309      ;
; -3.182 ; Flow_counter:EAST_WEST|CAR_FLOW[2]   ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.140      ; 4.309      ;
; -3.180 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.133      ; 4.300      ;
; -3.180 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.133      ; 4.300      ;
; -3.180 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.133      ; 4.300      ;
; -3.180 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.133      ; 4.300      ;
; -3.180 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.133      ; 4.300      ;
; -3.180 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.133      ; 4.300      ;
; -3.180 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.133      ; 4.300      ;
; -3.168 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.129      ; 4.284      ;
; -3.168 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.129      ; 4.284      ;
; -3.168 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.129      ; 4.284      ;
; -3.168 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.129      ; 4.284      ;
; -3.168 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.129      ; 4.284      ;
; -3.168 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.129      ; 4.284      ;
; -3.168 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.129      ; 4.284      ;
; -3.157 ; Flow_counter:WEST_EAST|CAR_FLOW[5]   ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.131      ; 4.275      ;
; -3.157 ; Flow_counter:WEST_EAST|CAR_FLOW[5]   ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.131      ; 4.275      ;
; -3.157 ; Flow_counter:WEST_EAST|CAR_FLOW[5]   ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.131      ; 4.275      ;
; -3.157 ; Flow_counter:WEST_EAST|CAR_FLOW[5]   ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.131      ; 4.275      ;
; -3.157 ; Flow_counter:WEST_EAST|CAR_FLOW[5]   ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.131      ; 4.275      ;
; -3.157 ; Flow_counter:WEST_EAST|CAR_FLOW[5]   ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.131      ; 4.275      ;
; -3.157 ; Flow_counter:WEST_EAST|CAR_FLOW[5]   ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.131      ; 4.275      ;
; -3.121 ; Flow_counter:WEST_EAST|CAR_FLOW[1]   ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.131      ; 4.239      ;
; -3.121 ; Flow_counter:WEST_EAST|CAR_FLOW[1]   ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.131      ; 4.239      ;
; -3.121 ; Flow_counter:WEST_EAST|CAR_FLOW[1]   ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.131      ; 4.239      ;
; -3.121 ; Flow_counter:WEST_EAST|CAR_FLOW[1]   ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.131      ; 4.239      ;
; -3.121 ; Flow_counter:WEST_EAST|CAR_FLOW[1]   ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.131      ; 4.239      ;
; -3.121 ; Flow_counter:WEST_EAST|CAR_FLOW[1]   ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.131      ; 4.239      ;
; -3.121 ; Flow_counter:WEST_EAST|CAR_FLOW[1]   ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.131      ; 4.239      ;
; -3.114 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.129      ; 4.230      ;
; -3.114 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.129      ; 4.230      ;
; -3.114 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.129      ; 4.230      ;
; -3.114 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.129      ; 4.230      ;
; -3.114 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.129      ; 4.230      ;
; -3.114 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.129      ; 4.230      ;
; -3.114 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.129      ; 4.230      ;
; -3.107 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2] ; clks[0]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.133      ; 4.227      ;
; -3.107 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2] ; clks[1]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.133      ; 4.227      ;
; -3.107 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2] ; clks[2]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.133      ; 4.227      ;
; -3.107 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2] ; clks[3]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.133      ; 4.227      ;
; -3.107 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2] ; clks[4]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.133      ; 4.227      ;
; -3.107 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2] ; clks[5]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.133      ; 4.227      ;
; -3.107 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2] ; clks[6]       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.133      ; 4.227      ;
; -3.097 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[21]      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.130      ; 4.214      ;
; -3.097 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[23]      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.130      ; 4.214      ;
; -3.096 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[21]      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.130      ; 4.213      ;
; -3.095 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[19]      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.130      ; 4.212      ;
; -3.095 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[23]      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.130      ; 4.212      ;
; -3.094 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[15]      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.130      ; 4.211      ;
; -3.094 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[19]      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.130      ; 4.211      ;
; -3.093 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[15]      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.130      ; 4.210      ;
; -3.092 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[25]      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.130      ; 4.209      ;
; -3.092 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[20]      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.130      ; 4.209      ;
; -3.091 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[25]      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.130      ; 4.208      ;
; -3.091 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[20]      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.130      ; 4.208      ;
; -3.090 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; TRLH_NS_EN[0] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; -0.038     ; 4.039      ;
; -3.090 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[16]      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.130      ; 4.207      ;
; -3.090 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; clks[16]      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.130      ; 4.207      ;
; -3.089 ; Flow_counter:EAST_WEST|CAR_FLOW[1]   ; clks[17]      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.130      ; 4.206      ;
+--------+--------------------------------------+---------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CLK'                                                                                                                          ;
+--------+-----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.309 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.256      ;
; -1.308 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.255      ;
; -1.276 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.223      ;
; -1.265 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.210      ;
; -1.264 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.209      ;
; -1.251 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.198      ;
; -1.232 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.177      ;
; -1.232 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.177      ;
; -1.231 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.176      ;
; -1.226 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.046     ; 2.167      ;
; -1.223 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.046     ; 2.164      ;
; -1.220 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.167      ;
; -1.217 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.044     ; 2.160      ;
; -1.216 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.044     ; 2.159      ;
; -1.215 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.162      ;
; -1.214 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.161      ;
; -1.207 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.152      ;
; -1.199 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.144      ;
; -1.184 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.131      ;
; -1.184 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.044     ; 2.127      ;
; -1.183 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.130      ;
; -1.182 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 2.121      ;
; -1.179 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 2.118      ;
; -1.176 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.121      ;
; -1.174 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.119      ;
; -1.171 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.116      ;
; -1.170 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.115      ;
; -1.163 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.110      ;
; -1.159 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.044     ; 2.102      ;
; -1.151 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.098      ;
; -1.149 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 2.088      ;
; -1.146 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 2.085      ;
; -1.143 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.088      ;
; -1.139 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.046     ; 2.080      ;
; -1.138 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.083      ;
; -1.137 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.082      ;
; -1.134 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.050     ; 2.071      ;
; -1.131 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.050     ; 2.068      ;
; -1.128 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.044     ; 2.071      ;
; -1.127 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.046     ; 2.068      ;
; -1.126 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.073      ;
; -1.123 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.070      ;
; -1.123 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.044     ; 2.066      ;
; -1.122 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.044     ; 2.065      ;
; -1.121 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.068      ;
; -1.120 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.067      ;
; -1.119 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.046     ; 2.060      ;
; -1.119 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.064      ;
; -1.117 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]  ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.046     ; 2.058      ;
; -1.113 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.060      ;
; -1.112 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]  ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.046     ; 2.053      ;
; -1.107 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.054      ;
; -1.106 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.043     ; 2.050      ;
; -1.105 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.043     ; 2.049      ;
; -1.101 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.046     ; 2.042      ;
; -1.100 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.046     ; 2.041      ;
; -1.099 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.046     ; 2.040      ;
; -1.098 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.046     ; 2.039      ;
; -1.095 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.040      ;
; -1.095 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.040      ;
; -1.095 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.040      ;
; -1.095 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.042      ;
; -1.095 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 2.034      ;
; -1.094 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.039      ;
; -1.094 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.039      ;
; -1.094 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.039      ;
; -1.090 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.037      ;
; -1.090 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.037      ;
; -1.089 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.036      ;
; -1.088 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.035      ;
; -1.086 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.031      ;
; -1.083 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 2.022      ;
; -1.081 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]  ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.046     ; 2.022      ;
; -1.081 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[15] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.046     ; 2.022      ;
; -1.079 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.024      ;
; -1.075 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 2.014      ;
; -1.073 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]  ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 2.012      ;
; -1.073 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.043     ; 2.017      ;
; -1.071 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.044     ; 2.014      ;
; -1.069 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.014      ;
; -1.068 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]  ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 2.007      ;
; -1.063 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.008      ;
; -1.063 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.010      ;
; -1.062 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 2.001      ;
; -1.062 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.007      ;
; -1.062 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.007      ;
; -1.062 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.007      ;
; -1.058 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[24] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.005      ;
; -1.056 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 1.995      ;
; -1.055 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[20] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 2.002      ;
; -1.055 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 1.994      ;
; -1.050 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 1.989      ;
; -1.048 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.043     ; 1.992      ;
; -1.047 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.050     ; 1.984      ;
; -1.046 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 1.991      ;
; -1.046 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 1.991      ;
; -1.042 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 1.981      ;
; -1.040 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]  ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 1.979      ;
; -1.040 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]  ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.046     ; 1.981      ;
; -1.038 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.040     ; 1.985      ;
+--------+-----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                          ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.055 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[4]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.038     ; 0.894      ;
; 0.055 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[5]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.038     ; 0.894      ;
; 0.055 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[6]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.038     ; 0.894      ;
; 0.055 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[7]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.038     ; 0.894      ;
; 0.092 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[1]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.859      ;
; 0.092 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[0]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.859      ;
; 0.092 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[3]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.859      ;
; 0.092 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[2]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.859      ;
; 0.240 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.042     ; 0.705      ;
; 0.245 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|o_WR                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.042     ; 0.700      ;
; 0.362 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.030     ; 0.595      ;
; 0.517 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|o_RD                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.434      ;
; 0.571 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|o_CS                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.380      ;
; 0.572 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.379      ;
; 0.575 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.376      ;
; 0.578 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.373      ;
; 0.582 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.369      ;
; 0.601 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.350      ;
; 0.601 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.350      ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                             ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.075 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.037     ; 0.875      ;
; 0.075 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.037     ; 0.875      ;
; 0.103 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.848      ;
; 0.103 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.848      ;
; 0.103 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.848      ;
; 0.103 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.848      ;
; 0.103 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.848      ;
; 0.103 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.848      ;
; 0.231 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.027     ; 0.729      ;
; 0.290 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.045     ; 0.652      ;
; 0.402 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.549      ;
; 0.404 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.547      ;
; 0.495 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|o_RD                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.456      ;
; 0.496 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|o_CS                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.455      ;
; 0.524 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|o_WR                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.427      ;
; 0.579 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.372      ;
; 0.582 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.369      ;
; 0.601 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.350      ;
; 0.601 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.350      ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_DIV:c_STL_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.178 ; act_state.YELLOW                      ; act_state.YELLOW                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; clks[31]                              ; clks[31]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; clks[12]                              ; clks[12]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; clks[13]                              ; clks[13]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; clks[14]                              ; clks[14]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; clks[24]                              ; clks[24]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; clks[26]                              ; clks[26]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; clks[27]                              ; clks[27]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; clks[28]                              ; clks[28]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; clks[29]                              ; clks[29]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; clks[30]                              ; clks[30]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; clks[25]                              ; clks[25]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clks[15]                              ; clks[15]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clks[16]                              ; clks[16]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clks[17]                              ; clks[17]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clks[18]                              ; clks[18]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clks[19]                              ; clks[19]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clks[20]                              ; clks[20]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clks[21]                              ; clks[21]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clks[22]                              ; clks[22]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clks[23]                              ; clks[23]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; TRLH_NS_EN[0]                         ; TRLH_NS_EN[0]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; TRLH_EW_EN[2]                         ; TRLH_EW_EN[2]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; TRLH_EW_EN[0]                         ; TRLH_EW_EN[0]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PTL_EW_EN[1]                          ; PTL_EW_EN[1]                          ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; TRLH_NS_EN[2]                         ; TRLH_NS_EN[2]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.276 ; Flow_counter:WEST_EAST|CAR_FLOW[24]   ; Flow_counter:WEST_EAST|CAR_FLOW[24]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.397      ;
; 0.277 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[8]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[8]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[18] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[18] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[22] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[22] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[27] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[27] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; Flow_counter:WEST_EAST|CAR_FLOW[20]   ; Flow_counter:WEST_EAST|CAR_FLOW[20]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.398      ;
; 0.280 ; Flow_counter:EAST_WEST|CAR_FLOW[13]   ; Flow_counter:EAST_WEST|CAR_FLOW[13]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[18] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[18] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; Flow_counter:EAST_WEST|CAR_FLOW[6]    ; Flow_counter:EAST_WEST|CAR_FLOW[6]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; Flow_counter:EAST_WEST|CAR_FLOW[9]    ; Flow_counter:EAST_WEST|CAR_FLOW[9]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; Flow_counter:WEST_EAST|CAR_FLOW[9]    ; Flow_counter:WEST_EAST|CAR_FLOW[9]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; Flow_counter:WEST_EAST|CAR_FLOW[15]   ; Flow_counter:WEST_EAST|CAR_FLOW[15]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[7]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[7]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[9]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[9]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[13] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[13] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; Flow_counter:EAST_WEST|CAR_FLOW[17]   ; Flow_counter:EAST_WEST|CAR_FLOW[17]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; Flow_counter:WEST_EAST|CAR_FLOW[12]   ; Flow_counter:WEST_EAST|CAR_FLOW[12]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; Flow_counter:WEST_EAST|CAR_FLOW[13]   ; Flow_counter:WEST_EAST|CAR_FLOW[13]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.403      ;
; 0.288 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.409      ;
; 0.289 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[2]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.410      ;
; 0.289 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[24] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[24] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.410      ;
; 0.289 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[25] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[25] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.410      ;
; 0.289 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[9]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[9]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.410      ;
; 0.289 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[20] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[20] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.410      ;
; 0.289 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[21] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[21] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.410      ;
; 0.289 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[24] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[24] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.410      ;
; 0.289 ; Flow_counter:WEST_EAST|CAR_FLOW[18]   ; Flow_counter:WEST_EAST|CAR_FLOW[18]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.410      ;
; 0.289 ; Flow_counter:WEST_EAST|CAR_FLOW[5]    ; Flow_counter:WEST_EAST|CAR_FLOW[5]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.410      ;
; 0.289 ; Flow_counter:WEST_EAST|CAR_FLOW[6]    ; Flow_counter:WEST_EAST|CAR_FLOW[6]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.410      ;
; 0.289 ; Flow_counter:WEST_EAST|CAR_FLOW[22]   ; Flow_counter:WEST_EAST|CAR_FLOW[22]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.410      ;
; 0.289 ; Flow_counter:WEST_EAST|CAR_FLOW[19]   ; Flow_counter:WEST_EAST|CAR_FLOW[19]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.410      ;
; 0.291 ; Flow_counter:WEST_EAST|CAR_FLOW[17]   ; Flow_counter:WEST_EAST|CAR_FLOW[17]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[4]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; Flow_counter:EAST_WEST|CAR_FLOW[10]   ; Flow_counter:EAST_WEST|CAR_FLOW[10]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[12] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[12] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[11] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[11] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[14] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[14] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Flow_counter:EAST_WEST|CAR_FLOW[2]    ; Flow_counter:EAST_WEST|CAR_FLOW[2]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Flow_counter:EAST_WEST|CAR_FLOW[4]    ; Flow_counter:EAST_WEST|CAR_FLOW[4]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Flow_counter:EAST_WEST|CAR_FLOW[26]   ; Flow_counter:EAST_WEST|CAR_FLOW[26]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; Flow_counter:EAST_WEST|CAR_FLOW[29]   ; Flow_counter:EAST_WEST|CAR_FLOW[29]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; Flow_counter:WEST_EAST|CAR_FLOW[2]    ; Flow_counter:WEST_EAST|CAR_FLOW[2]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Flow_counter:WEST_EAST|CAR_FLOW[14]   ; Flow_counter:WEST_EAST|CAR_FLOW[14]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; Flow_counter:EAST_WEST|CAR_FLOW[22]   ; Flow_counter:EAST_WEST|CAR_FLOW[22]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Flow_counter:EAST_WEST|CAR_FLOW[24]   ; Flow_counter:EAST_WEST|CAR_FLOW[24]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Flow_counter:EAST_WEST|CAR_FLOW[28]   ; Flow_counter:EAST_WEST|CAR_FLOW[28]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; Flow_counter:EAST_WEST|CAR_FLOW[19]   ; Flow_counter:EAST_WEST|CAR_FLOW[19]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.415      ;
; 0.345 ; Flow_counter:WEST_EAST|CAR_FLOW[28]   ; Flow_counter:WEST_EAST|CAR_FLOW[28]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.466      ;
; 0.346 ; Flow_counter:WEST_EAST|CAR_FLOW[26]   ; Flow_counter:WEST_EAST|CAR_FLOW[26]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.466      ;
; 0.347 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[19] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[19] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.468      ;
; 0.347 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[26] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[26] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.468      ;
; 0.348 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.469      ;
; 0.350 ; Flow_counter:WEST_EAST|CAR_FLOW[7]    ; Flow_counter:WEST_EAST|CAR_FLOW[7]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.471      ;
; 0.351 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.471      ;
; 0.352 ; Flow_counter:EAST_WEST|CAR_FLOW[11]   ; Flow_counter:EAST_WEST|CAR_FLOW[11]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.473      ;
; 0.352 ; Flow_counter:EAST_WEST|CAR_FLOW[15]   ; Flow_counter:EAST_WEST|CAR_FLOW[15]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.473      ;
; 0.353 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[15] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[15] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.474      ;
; 0.354 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[15] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[15] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.474      ;
; 0.354 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[22] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[22] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.475      ;
; 0.354 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[4]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.475      ;
; 0.354 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.474      ;
; 0.354 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[28] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[28] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.475      ;
; 0.354 ; Flow_counter:EAST_WEST|CAR_FLOW[14]   ; Flow_counter:EAST_WEST|CAR_FLOW[14]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.475      ;
; 0.354 ; Flow_counter:EAST_WEST|CAR_FLOW[16]   ; Flow_counter:EAST_WEST|CAR_FLOW[16]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.474      ;
; 0.355 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[28] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[28] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.476      ;
; 0.355 ; Flow_counter:EAST_WEST|CAR_FLOW[3]    ; Flow_counter:EAST_WEST|CAR_FLOW[3]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.476      ;
; 0.357 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[16] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[16] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.478      ;
; 0.359 ; Flow_counter:WEST_EAST|CAR_FLOW[0]    ; Flow_counter:WEST_EAST|CAR_FLOW[0]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.480      ;
; 0.360 ; Flow_counter:EAST_WEST|CAR_FLOW[5]    ; Flow_counter:EAST_WEST|CAR_FLOW[5]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.481      ;
; 0.360 ; Flow_counter:EAST_WEST|CAR_FLOW[12]   ; Flow_counter:EAST_WEST|CAR_FLOW[12]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.481      ;
; 0.361 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[10] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[10] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.481      ;
; 0.361 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[26] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[26] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.482      ;
; 0.363 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[11] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[11] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.484      ;
; 0.363 ; Flow_counter:EAST_WEST|CAR_FLOW[8]    ; Flow_counter:EAST_WEST|CAR_FLOW[8]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.484      ;
+-------+---------------------------------------+---------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                           ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.187 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|o_CS                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.319      ;
; 0.203 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.323      ;
; 0.265 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|o_RD                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.385      ;
; 0.387 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.042      ; 0.513      ;
; 0.487 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.030      ; 0.601      ;
; 0.490 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|o_WR                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.030      ; 0.604      ;
; 0.720 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[1]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.840      ;
; 0.720 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[0]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.840      ;
; 0.720 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[3]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.840      ;
; 0.720 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[2]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.840      ;
; 0.747 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[4]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.034      ; 0.865      ;
; 0.747 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[5]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.034      ; 0.865      ;
; 0.747 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[6]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.034      ; 0.865      ;
; 0.747 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[7]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.034      ; 0.865      ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                              ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.187 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.318      ;
; 0.256 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|o_WR                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.376      ;
; 0.259 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|o_CS                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.379      ;
; 0.275 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|o_RD                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.395      ;
; 0.299 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.419      ;
; 0.441 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.027      ; 0.552      ;
; 0.501 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.045      ; 0.630      ;
; 0.713 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.833      ;
; 0.713 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.833      ;
; 0.713 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.833      ;
; 0.713 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.833      ;
; 0.713 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.833      ;
; 0.713 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.833      ;
; 0.728 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.848      ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'                                                                                                                                                              ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.187 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.036      ; 0.314      ;
; 0.224 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.036      ; 0.344      ;
; 0.229 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.036      ; 0.349      ;
; 0.277 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.036      ; 0.398      ;
; 0.322 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.036      ; 0.442      ;
; 0.468 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.237      ; 0.789      ;
; 0.481 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.238      ; 0.803      ;
; 0.489 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.237      ; 0.810      ;
; 0.508 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.238      ; 0.830      ;
; 0.509 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.038      ; 0.631      ;
; 0.510 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.038      ; 0.632      ;
; 0.540 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.038      ; 0.662      ;
; 0.549 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.038      ; 0.671      ;
; 0.615 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.237      ; 0.936      ;
; 0.617 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.237      ; 0.938      ;
; 0.617 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.237      ; 0.938      ;
; 0.639 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.237      ; 0.960      ;
; 0.639 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.237      ; 0.960      ;
; 0.746 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.237      ; 1.067      ;
; 0.747 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.237      ; 1.068      ;
; 0.749 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.237      ; 1.070      ;
; 0.818 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.238      ; 1.140      ;
; 0.819 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.238      ; 1.141      ;
; 1.534 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 1.974      ;
; 1.534 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 1.974      ;
; 1.589 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.029      ;
; 1.590 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.030      ;
; 1.597 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.037      ;
; 1.683 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 2.124      ;
; 1.688 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 2.129      ;
; 1.722 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.162      ;
; 1.722 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.162      ;
; 1.777 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.217      ;
; 1.778 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.218      ;
; 1.785 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.225      ;
; 1.871 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 2.312      ;
; 1.876 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 2.317      ;
; 2.052 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.492      ;
; 2.052 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.492      ;
; 2.107 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.547      ;
; 2.108 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.548      ;
; 2.115 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.555      ;
; 2.201 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 2.642      ;
; 2.206 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 2.647      ;
; 2.375 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.815      ;
; 2.376 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.816      ;
; 2.425 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.865      ;
; 2.426 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.866      ;
; 2.433 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.873      ;
; 2.463 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.903      ;
; 2.464 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.904      ;
; 2.513 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.953      ;
; 2.514 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.954      ;
; 2.519 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 2.960      ;
; 2.521 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 2.961      ;
; 2.524 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 2.965      ;
; 2.607 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 3.048      ;
; 2.612 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 3.053      ;
; 2.690 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.338      ; 3.132      ;
; 2.691 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.338      ; 3.133      ;
; 2.707 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 3.148      ;
; 2.707 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 3.148      ;
; 2.708 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 3.149      ;
; 2.709 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 3.150      ;
; 2.709 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 3.150      ;
; 2.783 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.338      ; 3.225      ;
; 2.784 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.338      ; 3.226      ;
; 2.800 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 3.241      ;
; 2.800 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 3.241      ;
; 2.801 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 3.242      ;
; 2.802 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 3.243      ;
; 2.802 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 3.243      ;
; 2.805 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 3.246      ;
; 2.806 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.337      ; 3.247      ;
; 2.822 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 3.262      ;
; 2.822 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 3.262      ;
; 2.823 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 3.263      ;
; 2.824 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 3.264      ;
; 2.824 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]         ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.336      ; 3.264      ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CLK'                                                                                                                                                                                    ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.218 ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK       ; 0.000        ; 1.085      ; 1.522      ;
; 0.245 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK       ; 0.000        ; 1.096      ; 1.560      ;
; 0.260 ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 1.085      ; 1.554      ;
; 0.273 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; i_CLK       ; 0.000        ; 1.090      ; 1.582      ;
; 0.290 ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 1.087      ; 1.586      ;
; 0.292 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[1]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[1]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.413      ;
; 0.294 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; i_CLK       ; 0.000        ; 1.090      ; 1.604      ;
; 0.297 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[0]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[0]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 1.087      ; 1.593      ;
; 0.303 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[31] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[31] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[5]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[5]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[3]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[3]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[13] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[13] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[15]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[15]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[6]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[6]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[7]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[7]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[11] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[11] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[17] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[17] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[19] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[19] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[21] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[21] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[27] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[27] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[29] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[29] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[8]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[8]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[9]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[9]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[14] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[14] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[25] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[25] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[16] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[16] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[22] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[22] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[23] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[23] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[7]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[7]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[4]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[4]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[10] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[10] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[12] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[12] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[18] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[18] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[20] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[20] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[24] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[24] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[30] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[30] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[26] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[26] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[28] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[28] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[20]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[20]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[24]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[24]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.428      ;
; 0.315 ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK       ; 0.000        ; 1.096      ; 1.630      ;
; 0.322 ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 1.087      ; 1.618      ;
; 0.327 ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 1.085      ; 1.621      ;
; 0.330 ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK       ; 0.000        ; 1.085      ; 1.634      ;
; 0.332 ; CLK_DIV:c_STL_CLK|CLK                            ; CLK_DIV:c_STL_CLK|CLK                            ; CLK_DIV:c_STL_CLK|CLK                            ; i_CLK       ; 0.000        ; 1.091      ; 1.642      ;
; 0.336 ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 1.082      ; 1.627      ;
; 0.369 ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 1.084      ; 1.662      ;
; 0.371 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; i_CLK       ; 0.000        ; 1.089      ; 1.679      ;
; 0.423 ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK       ; 0.000        ; 1.085      ; 1.727      ;
; 0.441 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[1]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.562      ;
; 0.452 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[3]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[5]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[6]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[13] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[14] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[3]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[4]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[7]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[8]  ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[21] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[22] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[11] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[12] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[17] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[18] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[19] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[20] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[29] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[30] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[27] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[28] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[9]  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[10] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[23] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[24] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[25] ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[26] ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[7]           ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ; i_CLK                                            ; i_CLK       ; 0.000        ; 0.036      ; 0.574      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.305 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.425      ;
; 0.311 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.431      ;
; 0.318 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[0] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.438      ;
; 0.355 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.483      ;
; 0.376 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.234      ; 0.694      ;
; 0.422 ; PTL_NS_EN[0]                    ; PWM:PTL_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.522      ; 1.048      ;
; 0.427 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.234      ; 0.745      ;
; 0.443 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.234      ; 0.761      ;
; 0.446 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.235      ; 0.765      ;
; 0.454 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.574      ;
; 0.465 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.585      ;
; 0.475 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.234      ; 0.793      ;
; 0.517 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.637      ;
; 0.520 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.640      ;
; 0.523 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.643      ;
; 0.529 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 0.650      ;
; 0.531 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.652      ;
; 0.534 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.654      ;
; 0.541 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.234      ; 0.859      ;
; 0.546 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 0.667      ;
; 0.549 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 0.670      ;
; 0.567 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.686      ;
; 0.571 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.691      ;
; 0.594 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.713      ;
; 0.620 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.740      ;
; 0.630 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.750      ;
; 0.635 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.155     ; 0.564      ;
; 0.651 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.155     ; 0.580      ;
; 0.664 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.784      ;
; 0.665 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.784      ;
; 0.682 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.154     ; 0.612      ;
; 0.706 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.825      ;
; 0.717 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.836      ;
; 0.757 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.877      ;
; 0.770 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.889      ;
; 0.773 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.892      ;
; 0.840 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.959      ;
; 0.910 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 1.029      ;
; 1.696 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.427      ; 2.227      ;
; 1.698 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.427      ; 2.229      ;
; 1.789 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.429      ; 2.322      ;
; 1.839 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.429      ; 2.372      ;
; 1.891 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.429      ; 2.424      ;
; 1.903 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.427      ; 2.434      ;
; 1.951 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.429      ; 2.484      ;
; 1.977 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.427      ; 2.508      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.306 ; PTL_EW_EN[1]                    ; PWM:PTL_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.472      ; 0.882      ;
; 0.309 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.429      ;
; 0.311 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.432      ;
; 0.323 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[0] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.443      ;
; 0.361 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.481      ;
; 0.450 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.569      ;
; 0.460 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.580      ;
; 0.463 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.583      ;
; 0.470 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.590      ;
; 0.500 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.620      ;
; 0.500 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.620      ;
; 0.514 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.633      ;
; 0.521 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.641      ;
; 0.524 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.644      ;
; 0.534 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.653      ;
; 0.536 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.656      ;
; 0.539 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.659      ;
; 0.550 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 0.671      ;
; 0.552 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.672      ;
; 0.553 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 0.674      ;
; 0.558 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.677      ;
; 0.563 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.682      ;
; 0.571 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.691      ;
; 0.571 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.691      ;
; 0.608 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.728      ;
; 0.608 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.728      ;
; 0.612 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.732      ;
; 0.622 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.742      ;
; 0.623 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.742      ;
; 0.625 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.745      ;
; 0.676 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.796      ;
; 0.706 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.825      ;
; 0.713 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 0.834      ;
; 0.790 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.909      ;
; 0.822 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.942      ;
; 0.825 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.944      ;
; 0.852 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.971      ;
; 0.904 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 1.023      ;
; 0.971 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 1.090      ;
; 1.835 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.376      ; 2.315      ;
; 1.917 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.376      ; 2.397      ;
; 1.928 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.378      ; 2.410      ;
; 1.979 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.378      ; 2.461      ;
; 2.014 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.376      ; 2.494      ;
; 2.031 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.378      ; 2.513      ;
; 2.093 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.378      ; 2.575      ;
; 2.116 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.376      ; 2.596      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.309 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.429      ;
; 0.312 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.432      ;
; 0.321 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[0] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.441      ;
; 0.441 ; PTL_NS_EN[1]                    ; PWM:PTL_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.308      ; 0.853      ;
; 0.443 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 0.564      ;
; 0.458 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.578      ;
; 0.464 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.583      ;
; 0.465 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.584      ;
; 0.468 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.588      ;
; 0.470 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.590      ;
; 0.473 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.593      ;
; 0.485 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.605      ;
; 0.485 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.605      ;
; 0.521 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.641      ;
; 0.524 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.644      ;
; 0.530 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.649      ;
; 0.531 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.650      ;
; 0.534 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.654      ;
; 0.537 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.657      ;
; 0.541 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.661      ;
; 0.561 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 0.682      ;
; 0.570 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.690      ;
; 0.577 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.696      ;
; 0.577 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.696      ;
; 0.587 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.707      ;
; 0.593 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.712      ;
; 0.593 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.712      ;
; 0.646 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.766      ;
; 0.656 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.775      ;
; 0.657 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.776      ;
; 0.662 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.782      ;
; 0.663 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 0.784      ;
; 0.691 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.811      ;
; 0.703 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.823      ;
; 0.717 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 0.838      ;
; 0.733 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.853      ;
; 0.755 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.875      ;
; 0.770 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.890      ;
; 0.823 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.943      ;
; 1.795 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.214      ; 2.113      ;
; 1.897 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.214      ; 2.215      ;
; 1.974 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.214      ; 2.292      ;
; 2.076 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.214      ; 2.394      ;
; 2.190 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.216      ; 2.510      ;
; 2.241 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.216      ; 2.561      ;
; 2.293 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.216      ; 2.613      ;
; 2.355 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.216      ; 2.675      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.310 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.430      ;
; 0.312 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.432      ;
; 0.322 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[0] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.442      ;
; 0.378 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.498      ;
; 0.388 ; PTL_EW_EN[0]                    ; PWM:PTL_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.561      ; 1.053      ;
; 0.442 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.562      ;
; 0.453 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.573      ;
; 0.459 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.579      ;
; 0.469 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.589      ;
; 0.472 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.592      ;
; 0.475 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.595      ;
; 0.482 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.602      ;
; 0.486 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.606      ;
; 0.492 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.612      ;
; 0.494 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.614      ;
; 0.518 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.639      ;
; 0.522 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.642      ;
; 0.524 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.645      ;
; 0.535 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.655      ;
; 0.538 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.658      ;
; 0.549 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.669      ;
; 0.571 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.691      ;
; 0.575 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.695      ;
; 0.590 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.710      ;
; 0.600 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.720      ;
; 0.611 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.731      ;
; 0.627 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.747      ;
; 0.636 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.756      ;
; 0.648 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.768      ;
; 0.650 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.770      ;
; 0.805 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.925      ;
; 0.915 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 1.035      ;
; 0.917 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 1.037      ;
; 0.974 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 1.094      ;
; 0.979 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 1.099      ;
; 1.022 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 1.142      ;
; 1.648 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.460      ; 2.212      ;
; 1.824 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.460      ; 2.388      ;
; 1.855 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.460      ; 2.419      ;
; 1.929 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.460      ; 2.493      ;
; 2.062 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.462      ; 2.628      ;
; 2.113 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.462      ; 2.679      ;
; 2.165 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.462      ; 2.731      ;
; 2.227 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.462      ; 2.793      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.310 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.429      ;
; 0.312 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.432      ;
; 0.318 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.234      ; 0.636      ;
; 0.321 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[0] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.440      ;
; 0.361 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.234      ; 0.679      ;
; 0.377 ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.376      ; 0.857      ;
; 0.413 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.043      ; 0.540      ;
; 0.422 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.234      ; 0.740      ;
; 0.423 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.234      ; 0.741      ;
; 0.428 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.234      ; 0.746      ;
; 0.459 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.578      ;
; 0.463 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.582      ;
; 0.470 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.589      ;
; 0.521 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.640      ;
; 0.524 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.643      ;
; 0.527 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.646      ;
; 0.536 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.655      ;
; 0.539 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.658      ;
; 0.544 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.230      ; 0.858      ;
; 0.623 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.742      ;
; 0.625 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.744      ;
; 0.626 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.745      ;
; 0.639 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.040      ; 0.763      ;
; 0.645 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.031      ; 0.760      ;
; 0.648 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.031      ; 0.763      ;
; 0.713 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.040      ; 0.837      ;
; 0.728 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.151     ; 0.661      ;
; 0.741 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.040      ; 0.865      ;
; 0.742 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.040      ; 0.866      ;
; 0.747 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.031      ; 0.862      ;
; 0.748 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.156     ; 0.676      ;
; 0.753 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.873      ;
; 0.806 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.040      ; 0.930      ;
; 0.808 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.928      ;
; 0.817 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.040      ; 0.941      ;
; 0.859 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.040      ; 0.983      ;
; 0.867 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.040      ; 0.991      ;
; 0.903 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.151     ; 0.836      ;
; 0.936 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.040      ; 1.060      ;
; 0.991 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.040      ; 1.115      ;
; 1.829 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.285      ; 2.218      ;
; 1.850 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.285      ; 2.239      ;
; 1.966 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.285      ; 2.355      ;
; 2.068 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.285      ; 2.457      ;
; 2.219 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.287      ; 2.610      ;
; 2.270 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.287      ; 2.661      ;
; 2.322 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.287      ; 2.713      ;
; 2.384 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.287      ; 2.775      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.320 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.324 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.325 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.431      ;
; 0.332 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[0] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.438      ;
; 0.434 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.541      ;
; 0.453 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.287      ; 0.824      ;
; 0.468 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.575      ;
; 0.478 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.585      ;
; 0.480 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.587      ;
; 0.483 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.590      ;
; 0.486 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.593      ;
; 0.524 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.631      ;
; 0.524 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.631      ;
; 0.525 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.632      ;
; 0.536 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.643      ;
; 0.539 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.646      ;
; 0.544 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.651      ;
; 0.547 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.654      ;
; 0.616 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.287      ; 0.987      ;
; 0.627 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.734      ;
; 0.627 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.734      ;
; 0.627 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.734      ;
; 0.635 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.742      ;
; 0.653 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.287      ; 1.024      ;
; 0.681 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.287      ; 1.052      ;
; 0.685 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.792      ;
; 0.687 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.794      ;
; 0.694 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.801      ;
; 0.696 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.803      ;
; 0.717 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.824      ;
; 0.717 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.824      ;
; 0.717 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.287      ; 1.088      ;
; 0.736 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.843      ;
; 0.737 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.844      ;
; 0.744 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.851      ;
; 0.747 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.287      ; 1.118      ;
; 0.787 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.894      ;
; 0.850 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.957      ;
; 0.895 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.287      ; 1.266      ;
; 0.926 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 1.033      ;
; 1.240 ; TRLH_EW_EN[2]                   ; PWM:TRLH_EW_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.576     ; 0.758      ;
; 2.836 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.680     ; 2.250      ;
; 2.946 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.680     ; 2.360      ;
; 3.010 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.680     ; 2.424      ;
; 3.099 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.678     ; 2.515      ;
; 3.117 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.680     ; 2.531      ;
; 3.150 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.678     ; 2.566      ;
; 3.202 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.678     ; 2.618      ;
; 3.264 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.678     ; 2.680      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.324 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.326 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.432      ;
; 0.340 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[0] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.446      ;
; 0.377 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.485      ;
; 0.405 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.513      ;
; 0.435 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.267      ; 0.786      ;
; 0.471 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.579      ;
; 0.485 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.593      ;
; 0.487 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.595      ;
; 0.490 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.598      ;
; 0.493 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.601      ;
; 0.495 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.603      ;
; 0.505 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.613      ;
; 0.514 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.622      ;
; 0.533 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.641      ;
; 0.534 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.642      ;
; 0.537 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.645      ;
; 0.549 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.657      ;
; 0.549 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.657      ;
; 0.553 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.661      ;
; 0.556 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.664      ;
; 0.567 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.675      ;
; 0.567 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.675      ;
; 0.624 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.732      ;
; 0.624 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.732      ;
; 0.628 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.736      ;
; 0.638 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.746      ;
; 0.639 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.747      ;
; 0.643 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.751      ;
; 0.643 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.751      ;
; 0.655 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.763      ;
; 0.709 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.267      ; 1.060      ;
; 0.713 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.821      ;
; 0.752 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.860      ;
; 0.754 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.267      ; 1.105      ;
; 0.769 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.267      ; 1.120      ;
; 0.828 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.267      ; 1.179      ;
; 0.830 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.267      ; 1.181      ;
; 0.897 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.267      ; 1.248      ;
; 1.141 ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.596     ; 0.639      ;
; 2.963 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.687     ; 2.370      ;
; 2.993 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.687     ; 2.400      ;
; 3.000 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.687     ; 2.407      ;
; 3.218 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.687     ; 2.625      ;
; 3.309 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.685     ; 2.718      ;
; 3.332 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.685     ; 2.741      ;
; 3.389 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.685     ; 2.798      ;
; 3.458 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.685     ; 2.867      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.324 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.325 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.431      ;
; 0.325 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.431      ;
; 0.343 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[0] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.449      ;
; 0.467 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.027      ; 0.578      ;
; 0.472 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.579      ;
; 0.477 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.584      ;
; 0.483 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.590      ;
; 0.486 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.593      ;
; 0.489 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.596      ;
; 0.495 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.604      ;
; 0.496 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.605      ;
; 0.503 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.622      ;
; 0.534 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.653      ;
; 0.536 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.643      ;
; 0.539 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.646      ;
; 0.554 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.663      ;
; 0.555 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.662      ;
; 0.555 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.664      ;
; 0.558 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.665      ;
; 0.569 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.688      ;
; 0.585 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.704      ;
; 0.615 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.722      ;
; 0.624 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.743      ;
; 0.625 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.732      ;
; 0.640 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.759      ;
; 0.644 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.751      ;
; 0.650 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.769      ;
; 0.652 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.027      ; 0.763      ;
; 0.681 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.800      ;
; 0.699 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.818      ;
; 0.707 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.814      ;
; 0.708 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.827      ;
; 0.711 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.027      ; 0.822      ;
; 0.719 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.826      ;
; 0.733 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.027      ; 0.844      ;
; 0.771 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.878      ;
; 0.785 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.892      ;
; 0.891 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.998      ;
; 0.911 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 1.018      ;
; 1.544 ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.760     ; 0.878      ;
; 2.858 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.849     ; 2.103      ;
; 3.030 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.849     ; 2.275      ;
; 3.065 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.849     ; 2.310      ;
; 3.087 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.847     ; 2.334      ;
; 3.138 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.847     ; 2.385      ;
; 3.139 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.849     ; 2.384      ;
; 3.190 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.847     ; 2.437      ;
; 3.252 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.847     ; 2.499      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.324 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.325 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.431      ;
; 0.331 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[0] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.437      ;
; 0.471 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.579      ;
; 0.476 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.584      ;
; 0.481 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.589      ;
; 0.484 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.592      ;
; 0.534 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.642      ;
; 0.537 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.645      ;
; 0.542 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.650      ;
; 0.545 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.653      ;
; 0.565 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.026      ; 0.675      ;
; 0.565 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.026      ; 0.675      ;
; 0.575 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.683      ;
; 0.628 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.026      ; 0.738      ;
; 0.628 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.026      ; 0.738      ;
; 0.650 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.010     ; 0.724      ;
; 0.684 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 0.852      ;
; 0.684 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 0.852      ;
; 0.701 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.809      ;
; 0.710 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 0.878      ;
; 0.710 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 0.878      ;
; 0.715 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.823      ;
; 0.723 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.831      ;
; 0.731 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.839      ;
; 0.740 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.010     ; 0.814      ;
; 0.761 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 0.929      ;
; 0.761 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 0.929      ;
; 0.763 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 0.931      ;
; 0.763 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 0.931      ;
; 0.769 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.877      ;
; 0.781 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.889      ;
; 0.803 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.010     ; 0.877      ;
; 0.822 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 0.990      ;
; 0.822 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 0.990      ;
; 0.891 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.010     ; 0.965      ;
; 0.900 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 1.008      ;
; 0.916 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 1.024      ;
; 0.932 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 1.040      ;
; 1.453 ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.650     ; 0.897      ;
; 2.883 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.739     ; 2.238      ;
; 2.984 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.739     ; 2.339      ;
; 3.059 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.739     ; 2.414      ;
; 3.164 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.739     ; 2.519      ;
; 3.269 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.737     ; 2.626      ;
; 3.320 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.737     ; 2.677      ;
; 3.372 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.737     ; 2.729      ;
; 3.434 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.737     ; 2.791      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.324 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.325 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.431      ;
; 0.332 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.438      ;
; 0.335 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[0] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.441      ;
; 0.478 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.586      ;
; 0.479 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.587      ;
; 0.480 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.588      ;
; 0.534 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.642      ;
; 0.537 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.645      ;
; 0.546 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.654      ;
; 0.549 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.657      ;
; 0.567 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.675      ;
; 0.598 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.099      ; 0.781      ;
; 0.599 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.707      ;
; 0.615 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.723      ;
; 0.635 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.743      ;
; 0.639 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.099      ; 0.822      ;
; 0.650 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.758      ;
; 0.655 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.099      ; 0.838      ;
; 0.657 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.765      ;
; 0.665 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.099      ; 0.848      ;
; 0.680 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.030     ; 0.734      ;
; 0.696 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.804      ;
; 0.705 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.813      ;
; 0.724 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.099      ; 0.907      ;
; 0.734 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.099      ; 0.917      ;
; 0.747 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.099      ; 0.930      ;
; 0.754 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.862      ;
; 0.766 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.874      ;
; 0.770 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.030     ; 0.824      ;
; 0.773 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.030     ; 0.827      ;
; 0.785 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.893      ;
; 0.791 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.899      ;
; 0.801 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.099      ; 0.984      ;
; 0.814 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.099      ; 0.997      ;
; 0.838 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.946      ;
; 0.844 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.030     ; 0.898      ;
; 0.868 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.099      ; 1.051      ;
; 0.945 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.030     ; 0.999      ;
; 1.060 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.030     ; 1.114      ;
; 1.277 ; TRLH_NS_EN[2]                   ; PWM:TRLH_NS_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.656     ; 0.715      ;
; 2.766 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.748     ; 2.112      ;
; 2.927 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.748     ; 2.273      ;
; 2.973 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.748     ; 2.319      ;
; 3.003 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.746     ; 2.351      ;
; 3.047 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.748     ; 2.393      ;
; 3.054 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.746     ; 2.402      ;
; 3.106 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.746     ; 2.454      ;
; 3.168 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.746     ; 2.516      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.324 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.325 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.431      ;
; 0.344 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[0] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.450      ;
; 0.407 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.515      ;
; 0.407 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.515      ;
; 0.435 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.114      ; 0.633      ;
; 0.438 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.546      ;
; 0.459 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.567      ;
; 0.459 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.567      ;
; 0.471 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.579      ;
; 0.478 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.586      ;
; 0.484 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.592      ;
; 0.487 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.595      ;
; 0.489 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.597      ;
; 0.498 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.606      ;
; 0.506 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.614      ;
; 0.518 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.626      ;
; 0.518 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.626      ;
; 0.535 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.643      ;
; 0.538 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.646      ;
; 0.542 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.650      ;
; 0.555 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.663      ;
; 0.558 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.666      ;
; 0.581 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.689      ;
; 0.581 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.689      ;
; 0.592 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.700      ;
; 0.592 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.700      ;
; 0.594 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.702      ;
; 0.597 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.705      ;
; 0.599 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.707      ;
; 0.599 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.707      ;
; 0.635 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.743      ;
; 0.708 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.114      ; 0.906      ;
; 0.709 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.817      ;
; 0.775 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.114      ; 0.973      ;
; 0.826 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.114      ; 1.024      ;
; 0.829 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.114      ; 1.027      ;
; 0.851 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.114      ; 1.049      ;
; 0.908 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.114      ; 1.106      ;
; 0.964 ; PTL_NS_EN[0]                    ; PWM:TRLH_NS_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.733     ; 0.325      ;
; 2.833 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.828     ; 2.099      ;
; 2.855 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.828     ; 2.121      ;
; 2.885 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.828     ; 2.151      ;
; 3.051 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.828     ; 2.317      ;
; 3.261 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.826     ; 2.529      ;
; 3.312 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.826     ; 2.580      ;
; 3.364 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.826     ; 2.632      ;
; 3.426 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.826     ; 2.694      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.325 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.431      ;
; 0.326 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.432      ;
; 0.331 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.437      ;
; 0.344 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[0] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.450      ;
; 0.377 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.263      ; 0.724      ;
; 0.377 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.485      ;
; 0.438 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.546      ;
; 0.440 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.548      ;
; 0.443 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.551      ;
; 0.472 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.580      ;
; 0.477 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.585      ;
; 0.482 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.590      ;
; 0.485 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.593      ;
; 0.489 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.597      ;
; 0.541 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.649      ;
; 0.544 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.652      ;
; 0.550 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.658      ;
; 0.552 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.660      ;
; 0.555 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.663      ;
; 0.558 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.666      ;
; 0.571 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.679      ;
; 0.572 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.680      ;
; 0.573 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.681      ;
; 0.574 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.682      ;
; 0.575 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.683      ;
; 0.577 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.685      ;
; 0.577 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.685      ;
; 0.578 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.686      ;
; 0.581 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.689      ;
; 0.631 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.739      ;
; 0.639 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.747      ;
; 0.643 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.263      ; 0.990      ;
; 0.643 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.751      ;
; 0.679 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.787      ;
; 0.682 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.790      ;
; 0.700 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.263      ; 1.047      ;
; 0.705 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.263      ; 1.052      ;
; 0.758 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.263      ; 1.105      ;
; 0.778 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.263      ; 1.125      ;
; 0.823 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.263      ; 1.170      ;
; 0.867 ; PTL_EW_EN[0]                    ; PWM:TRLH_EW_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.577     ; 0.384      ;
; 2.701 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.678     ; 2.117      ;
; 2.799 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.678     ; 2.215      ;
; 2.880 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.678     ; 2.296      ;
; 2.982 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.678     ; 2.398      ;
; 3.084 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.676     ; 2.502      ;
; 3.135 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.676     ; 2.553      ;
; 3.187 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.676     ; 2.605      ;
; 3.249 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.676     ; 2.667      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                             ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; -34.697   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; -1.178    ; 0.187 ; N/A      ; N/A     ; -1.487              ;
;  ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; -1.129    ; 0.187 ; N/A      ; N/A     ; -1.487              ;
;  CLK_DIV:c_STL_CLK|CLK                            ; -8.834    ; 0.178 ; N/A      ; N/A     ; -1.487              ;
;  DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; -34.697   ; 0.187 ; N/A      ; N/A     ; -1.487              ;
;  PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; -28.242   ; 0.310 ; N/A      ; N/A     ; -1.487              ;
;  PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; -28.604   ; 0.306 ; N/A      ; N/A     ; -1.487              ;
;  PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; -28.456   ; 0.305 ; N/A      ; N/A     ; -1.487              ;
;  PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; -28.747   ; 0.309 ; N/A      ; N/A     ; -1.487              ;
;  PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; -28.543   ; 0.310 ; N/A      ; N/A     ; -1.487              ;
;  PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; -30.702   ; 0.324 ; N/A      ; N/A     ; -1.487              ;
;  PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; -30.107   ; 0.320 ; N/A      ; N/A     ; -1.487              ;
;  PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; -30.353   ; 0.325 ; N/A      ; N/A     ; -1.487              ;
;  PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; -31.087   ; 0.324 ; N/A      ; N/A     ; -1.487              ;
;  PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; -30.417   ; 0.324 ; N/A      ; N/A     ; -1.487              ;
;  PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; -30.806   ; 0.324 ; N/A      ; N/A     ; -1.487              ;
;  PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; -31.174   ; 0.324 ; N/A      ; N/A     ; -1.487              ;
;  i_CLK                                            ; -4.388    ; 0.218 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                   ; -2208.666 ; 0.0   ; 0.0      ; 0.0     ; -612.752            ;
;  ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; -11.169   ; 0.000 ; N/A      ; N/A     ; -25.279             ;
;  ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; -11.251   ; 0.000 ; N/A      ; N/A     ; -25.279             ;
;  CLK_DIV:c_STL_CLK|CLK                            ; -1184.961 ; 0.000 ; N/A      ; N/A     ; -278.069            ;
;  DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; -245.243  ; 0.000 ; N/A      ; N/A     ; -19.331             ;
;  PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; -37.247   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; -37.723   ; 0.000 ; N/A      ; N/A     ; -11.978             ;
;  PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; -37.180   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; -38.151   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; -38.124   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; -39.095   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; -38.703   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; -38.622   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; -40.194   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; -40.197   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; -42.828   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; -39.722   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  i_CLK                                            ; -288.256  ; 0.000 ; N/A      ; N/A     ; -121.960            ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_LEDS[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDS[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDS[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDS[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PTL_NS[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PTL_NS[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TRLH_NS[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TRLH_NS[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TRLH_NS[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TRLH_NS[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PTL_EW[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PTL_EW[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TRLH_EW[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TRLH_EW[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TRLH_EW[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TRLH_EW[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[7] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_COM[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_COM[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_COM[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_COM[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_CS0         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_RD0         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_WR0         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_CLK_IN0     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_CS1         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_RD1         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_WR1         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_CLK_IN1     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BUZZER      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_RST                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_CLK                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_PBUTTON_NS            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_PBUTTON_EW            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_DATA0[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_DATA0[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_DATA0[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_DATA0[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_DATA0[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_DATA0[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_DATA0[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_DATA0[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_DATA1[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_DATA1[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_DATA1[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_DATA1[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_DATA1[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_DATA1[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_DATA1[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_DATA1[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_INTR0                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_INTR1                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SENSOR_N[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SENSOR_E[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SENSOR_S[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SENSOR_S[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SENSOR_W[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SENSOR_N[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SENSOR_W[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SENSOR_E[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_LEDS[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; o_LEDS[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; o_LEDS[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; o_LEDS[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; o_PTL_NS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_PTL_NS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_TRLH_NS[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; o_TRLH_NS[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; o_TRLH_NS[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; o_TRLH_NS[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_PTL_EW[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_PTL_EW[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; o_TRLH_EW[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_TRLH_EW[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_TRLH_EW[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_TRLH_EW[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_DISP_SEG[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_DISP_SEG[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_DISP_SEG[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_DISP_SEG[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_DISP_SEG[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_DISP_SEG[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_DISP_SEG[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_DISP_SEG[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_DISP_COM[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_DISP_COM[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_DISP_COM[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; o_DISP_COM[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_CS0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; o_RD0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_WR0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_CLK_IN0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; o_CS1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_RD1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_WR1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; o_CLK_IN1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_BUZZER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_LEDS[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; o_LEDS[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; o_LEDS[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; o_LEDS[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; o_PTL_NS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_PTL_NS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_NS[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; o_TRLH_NS[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; o_TRLH_NS[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; o_TRLH_NS[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_PTL_EW[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_PTL_EW[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; o_TRLH_EW[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_EW[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_EW[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_EW[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_COM[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_COM[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_COM[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; o_DISP_COM[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_CS0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; o_RD0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_WR0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_CLK_IN0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; o_CS1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_RD1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_WR1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; o_CLK_IN1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_BUZZER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_LEDS[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; o_LEDS[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; o_LEDS[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; o_LEDS[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; o_PTL_NS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_PTL_NS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_TRLH_NS[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; o_TRLH_NS[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; o_TRLH_NS[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; o_TRLH_NS[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_PTL_EW[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_PTL_EW[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; o_TRLH_EW[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_TRLH_EW[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_TRLH_EW[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_TRLH_EW[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_DISP_SEG[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_DISP_SEG[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_DISP_SEG[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_DISP_SEG[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_DISP_SEG[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_DISP_SEG[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_DISP_SEG[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_DISP_SEG[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_DISP_COM[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_DISP_COM[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_DISP_COM[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; o_DISP_COM[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_CS0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; o_RD0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_WR0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_CLK_IN0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; o_CS1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_RD1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_WR1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; o_CLK_IN1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_BUZZER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; 19           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; 19           ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; CLK_DIV:c_STL_CLK|CLK                            ; 277345       ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 139          ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; i_CLK                                            ; i_CLK                                            ; 3464         ; 0        ; 0        ; 0        ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; 1            ; 0        ; 0        ; 0        ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; 1            ; 0        ; 0        ; 0        ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; 1            ; 0        ; 0        ; 0        ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; 1            ; 0        ; 0        ; 0        ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; 56           ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; 19           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; 19           ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; CLK_DIV:c_STL_CLK|CLK                            ; 277345       ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 139          ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; i_CLK                                            ; i_CLK                                            ; 3464         ; 0        ; 0        ; 0        ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; i_CLK                                            ; 1            ; 1        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; 1            ; 0        ; 0        ; 0        ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; 1            ; 0        ; 0        ; 0        ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; 1            ; 0        ; 0        ; 0        ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; 1            ; 0        ; 0        ; 0        ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                            ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; 56           ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 29    ; 29   ;
; Unconstrained Input Port Paths  ; 719   ; 719  ;
; Unconstrained Output Ports      ; 35    ; 35   ;
; Unconstrained Output Port Paths ; 35    ; 35   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                     ;
+--------------------------------------------------+--------------------------------------------------+------+-------------+
; Target                                           ; Clock                                            ; Type ; Status      ;
+--------------------------------------------------+--------------------------------------------------+------+-------------+
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK      ; Base ; Constrained ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK     ; Base ; Constrained ;
; CLK_DIV:c_STL_CLK|CLK                            ; CLK_DIV:c_STL_CLK|CLK                            ; Base ; Constrained ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; Base ; Constrained ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK               ; Base ; Constrained ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK               ; Base ; Constrained ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK               ; Base ; Constrained ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK               ; Base ; Constrained ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK              ; Base ; Constrained ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK              ; Base ; Constrained ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK              ; Base ; Constrained ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK              ; Base ; Constrained ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK              ; Base ; Constrained ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK              ; Base ; Constrained ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK              ; Base ; Constrained ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK              ; Base ; Constrained ;
; i_CLK                                            ; i_CLK                                            ; Base ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; i_DATA0[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_INTR0       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_INTR1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_PBUTTON_EW  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_PBUTTON_NS  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_RST         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_E[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_E[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_N[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_N[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_S[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_S[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_W[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_W[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; o_CLK_IN0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_CLK_IN1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_CS0         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_CS1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_COM[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_COM[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_COM[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_COM[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDS[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDS[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDS[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDS[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PTL_EW[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PTL_EW[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PTL_NS[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PTL_NS[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RD0         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RD1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_EW[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_EW[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_EW[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_EW[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_NS[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_NS[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_NS[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_NS[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_WR0         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_WR1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; i_DATA0[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_INTR0       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_INTR1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_PBUTTON_EW  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_PBUTTON_NS  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_RST         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_E[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_E[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_N[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_N[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_S[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_S[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_W[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_W[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; o_CLK_IN0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_CLK_IN1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_CS0         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_CS1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_COM[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_COM[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_COM[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_COM[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDS[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDS[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDS[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDS[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PTL_EW[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PTL_EW[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PTL_NS[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PTL_NS[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RD0         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RD1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_EW[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_EW[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_EW[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_EW[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_NS[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_NS[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_NS[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_NS[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_WR0         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_WR1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Fri Dec  6 13:52:04 2024
Info: Command: quartus_sta Smart_traffic_light -c Smart_traffic_light
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Smart_traffic_light.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK
    Info (332105): create_clock -period 1.000 -name i_CLK i_CLK
    Info (332105): create_clock -period 1.000 -name PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK
    Info (332105): create_clock -period 1.000 -name CLK_DIV:c_STL_CLK|CLK CLK_DIV:c_STL_CLK|CLK
    Info (332105): create_clock -period 1.000 -name DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -34.697
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -34.697            -245.243 DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK 
    Info (332119):   -31.174             -39.722 PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -31.087             -40.194 PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -30.806             -42.828 PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -30.702             -39.095 PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -30.417             -40.197 PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -30.353             -38.622 PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -30.107             -38.703 PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -28.747             -38.151 PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -28.604             -37.723 PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -28.543             -38.124 PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -28.456             -37.180 PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -28.242             -37.247 PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -8.834           -1184.961 CLK_DIV:c_STL_CLK|CLK 
    Info (332119):    -4.388            -288.256 i_CLK 
    Info (332119):    -1.178             -11.169 ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):    -1.129             -11.251 ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 CLK_DIV:c_STL_CLK|CLK 
    Info (332119):     0.435               0.000 i_CLK 
    Info (332119):     0.452               0.000 ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):     0.453               0.000 DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK 
    Info (332119):     0.454               0.000 ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):     0.728               0.000 PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.762               0.000 PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.769               0.000 PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.769               0.000 PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.770               0.000 PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.795               0.000 PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.801               0.000 PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.801               0.000 PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.801               0.000 PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.802               0.000 PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.803               0.000 PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.804               0.000 PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -121.960 i_CLK 
    Info (332119):    -1.487            -278.069 CLK_DIV:c_STL_CLK|CLK 
    Info (332119):    -1.487             -25.279 ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):    -1.487             -25.279 ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):    -1.487             -19.331 DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -31.634
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -31.634            -223.242 DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK 
    Info (332119):   -28.243             -35.318 PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -28.164             -35.853 PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -27.879             -38.577 PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -27.790             -34.720 PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -27.546             -35.882 PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -27.483             -34.306 PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -27.268             -34.500 PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -25.985             -33.899 PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -25.854             -33.590 PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -25.821             -34.072 PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -25.724             -33.073 PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -25.537             -33.024 PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -8.009           -1095.899 CLK_DIV:c_STL_CLK|CLK 
    Info (332119):    -4.080            -265.206 i_CLK 
    Info (332119):    -1.049              -9.784 ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):    -1.004              -9.476 ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 CLK_DIV:c_STL_CLK|CLK 
    Info (332119):     0.401               0.000 ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):     0.401               0.000 DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK 
    Info (332119):     0.402               0.000 ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):     0.408               0.000 i_CLK 
    Info (332119):     0.604               0.000 PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.643               0.000 PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.707               0.000 PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.713               0.000 PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.715               0.000 PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.737               0.000 PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.742               0.000 PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.743               0.000 PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.743               0.000 PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.743               0.000 PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.744               0.000 PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.745               0.000 PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -121.960 i_CLK 
    Info (332119):    -1.487            -278.069 CLK_DIV:c_STL_CLK|CLK 
    Info (332119):    -1.487             -25.279 ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):    -1.487             -25.279 ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):    -1.487             -19.331 DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK 
    Info (332119):    -1.487             -11.978 PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.148             -98.961 DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK 
    Info (332119):   -12.961             -13.415 PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -12.918             -13.553 PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -12.808             -14.689 PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -12.741             -13.119 PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -12.610             -13.669 PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -12.573             -12.877 PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -12.456             -12.968 PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -11.873             -12.671 PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -11.807             -12.368 PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -11.764             -12.382 PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -11.704             -12.137 PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -11.600             -12.237 PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -3.271            -413.593 CLK_DIV:c_STL_CLK|CLK 
    Info (332119):    -1.309             -72.518 i_CLK 
    Info (332119):     0.055               0.000 ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):     0.075               0.000 ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 CLK_DIV:c_STL_CLK|CLK 
    Info (332119):     0.187               0.000 ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):     0.187               0.000 ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):     0.187               0.000 DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK 
    Info (332119):     0.218               0.000 i_CLK 
    Info (332119):     0.305               0.000 PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.306               0.000 PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.309               0.000 PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.310               0.000 PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.310               0.000 PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.320               0.000 PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.324               0.000 PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.324               0.000 PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.324               0.000 PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.324               0.000 PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.324               0.000 PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.325               0.000 PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -106.662 i_CLK 
    Info (332119):    -1.000            -187.000 CLK_DIV:c_STL_CLK|CLK 
    Info (332119):    -1.000             -17.000 ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):    -1.000             -17.000 ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):    -1.000             -13.000 DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4824 megabytes
    Info: Processing ended: Fri Dec  6 13:52:07 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


