#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x11f625ac0 .scope module, "microprocessor_top" "microprocessor_top" 2 3;
 .timescale 0 0;
v0x11f657210_0 .var "clk", 0 0;
S_0x11f6076a0 .scope module, "uut" "microprocessor" 2 9, 3 3 0, S_0x11f625ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
v0x11f607810_0 .var "address", 7 0;
v0x11f656510_0 .net "clk", 0 0, v0x11f657210_0;  1 drivers
v0x11f6565b0 .array "data_memory", 0 2, 7 0;
v0x11f656660_0 .var "function_field", 5 0;
v0x11f656710_0 .var "immediate", 7 0;
v0x11f656800_0 .var "instruction", 31 0;
v0x11f6568b0 .array "instruction_memory", 0 10, 31 0;
v0x11f656950_0 .var "lw_read_data", 7 0;
v0x11f656a00_0 .var "opcode", 5 0;
v0x11f656b10_0 .var "pc", 7 0;
v0x11f656bc0_0 .var "rd", 4 0;
v0x11f656c70 .array "register_file", 0 31, 7 0;
v0x11f656d10_0 .var "register_operand_1", 7 0;
v0x11f656dc0_0 .var "register_operand_2", 7 0;
v0x11f656e70_0 .var "rs", 4 0;
v0x11f656f20_0 .var "rt", 4 0;
v0x11f656fd0_0 .var "shift", 4 0;
v0x11f657160_0 .var "state", 2 0;
E_0x11f626670 .event posedge, v0x11f656510_0;
    .scope S_0x11f6076a0;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x11f657160_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x11f6076a0;
T_1 ;
    %pushi/vec4 236, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f6565b0, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f6565b0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f6565b0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x11f6076a0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f656c70, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x11f6076a0;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11f656b10_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x11f6076a0;
T_4 ;
    %pushi/vec4 2348875776, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f6568b0, 4, 0;
    %pushi/vec4 2348941313, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f6568b0, 4, 0;
    %pushi/vec4 2349006850, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f6568b0, 4, 0;
    %pushi/vec4 604241920, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f6568b0, 4, 0;
    %pushi/vec4 606404608, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f6568b0, 4, 0;
    %pushi/vec4 10629162, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f6568b0, 4, 0;
    %pushi/vec4 281018373, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f6568b0, 4, 0;
    %pushi/vec4 8724513, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f6568b0, 4, 0;
    %pushi/vec4 10692641, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f6568b0, 4, 0;
    %pushi/vec4 10629162, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f6568b0, 4, 0;
    %pushi/vec4 348192765, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f6568b0, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x11f6076a0;
T_5 ;
    %wait E_0x11f626670;
    %load/vec4 v0x11f657160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.0 ;
    %ix/getv 4, v0x11f656b10_0;
    %load/vec4a v0x11f6568b0, 4;
    %store/vec4 v0x11f656800_0, 0, 32;
    %load/vec4 v0x11f657160_0;
    %addi 1, 0, 3;
    %store/vec4 v0x11f657160_0, 0, 3;
    %vpi_call 3 91 "$display", "Instruction: %b\012", v0x11f656800_0 {0 0 0};
    %vpi_call 3 92 "$display", "PC: %d\012", v0x11f656b10_0 {0 0 0};
    %vpi_call 3 93 "$display", "State: %d\012", v0x11f657160_0 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 94 "$display", "Register File 1 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 95 "$display", "Register File 2 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 96 "$display", "Register File 3 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 97 "$display", "Register File 4 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 98 "$display", "Register File 5 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 99 "$display", "Register File 6 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 100 "$display", "Register File 7 : %d\012", S<0,vec4,s8> {1 0 0};
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x11f656800_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x11f656a00_0, 0, 6;
    %load/vec4 v0x11f656a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %load/vec4 v0x11f656800_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x11f656e70_0, 0, 5;
    %load/vec4 v0x11f656800_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x11f656f20_0, 0, 5;
    %load/vec4 v0x11f656800_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11f656710_0, 0, 8;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x11f656800_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x11f656e70_0, 0, 5;
    %load/vec4 v0x11f656800_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x11f656f20_0, 0, 5;
    %load/vec4 v0x11f656800_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x11f656bc0_0, 0, 5;
    %load/vec4 v0x11f656800_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x11f656fd0_0, 0, 5;
    %load/vec4 v0x11f656800_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x11f656660_0, 0, 6;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %load/vec4 v0x11f657160_0;
    %addi 1, 0, 3;
    %store/vec4 v0x11f657160_0, 0, 3;
    %vpi_call 3 122 "$display", "State: %d\012", v0x11f657160_0 {0 0 0};
    %vpi_call 3 123 "$display", "rs: %d\012", v0x11f656e70_0 {0 0 0};
    %vpi_call 3 124 "$display", "rt: %d\012", v0x11f656f20_0 {0 0 0};
    %vpi_call 3 125 "$display", "rd: %d\012", v0x11f656bc0_0 {0 0 0};
    %vpi_call 3 126 "$display", "shift: %d\012", v0x11f656fd0_0 {0 0 0};
    %vpi_call 3 127 "$display", "function_field: %d\012", v0x11f656660_0 {0 0 0};
    %vpi_call 3 128 "$display", "immediate: %d\012", v0x11f656710_0 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 129 "$display", "Register File 1 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 130 "$display", "Register File 2 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 131 "$display", "Register File 3 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 132 "$display", "Register File 4 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 133 "$display", "Register File 5 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 134 "$display", "Register File 6 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 135 "$display", "Register File 7 : %d\012", S<0,vec4,s8> {1 0 0};
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x11f656e70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x11f656c70, 4;
    %store/vec4 v0x11f656d10_0, 0, 8;
    %load/vec4 v0x11f656f20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x11f656c70, 4;
    %store/vec4 v0x11f656dc0_0, 0, 8;
    %load/vec4 v0x11f657160_0;
    %addi 1, 0, 3;
    %store/vec4 v0x11f657160_0, 0, 3;
    %vpi_call 3 142 "$display", "State: %d\012", v0x11f657160_0 {0 0 0};
    %load/vec4 v0x11f656d10_0;
    %vpi_call 3 143 "$display", "register operand 1: %d\012", S<0,vec4,s8> {1 0 0};
    %load/vec4 v0x11f656dc0_0;
    %vpi_call 3 144 "$display", "register operand 2: %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 145 "$display", "Register File 1 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 146 "$display", "Register File 2 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 147 "$display", "Register File 3 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 148 "$display", "Register File 4 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 149 "$display", "Register File 5 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 150 "$display", "Register File 6 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 151 "$display", "Register File 7 : %d\012", S<0,vec4,s8> {1 0 0};
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x11f656a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %jmp T_5.16;
T_5.11 ;
    %load/vec4 v0x11f656660_0;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %jmp T_5.19;
T_5.17 ;
    %load/vec4 v0x11f656d10_0;
    %load/vec4 v0x11f656dc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.20, 8;
    %pushi/vec4 1, 0, 8;
    %jmp/1 T_5.21, 8;
T_5.20 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_5.21, 8;
 ; End of false expr.
    %blend;
T_5.21;
    %load/vec4 v0x11f656bc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x11f656c70, 4, 0;
    %load/vec4 v0x11f656d10_0;
    %load/vec4 v0x11f656dc0_0;
    %vpi_call 3 160 "$display", "Less than %d, %d\012", S<1,vec4,s8>, S<0,vec4,s8> {2 0 0};
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0x11f656d10_0;
    %load/vec4 v0x11f656dc0_0;
    %add;
    %load/vec4 v0x11f656bc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x11f656c70, 4, 0;
    %jmp T_5.19;
T_5.19 ;
    %pop/vec4 1;
    %load/vec4 v0x11f656b10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x11f656b10_0, 0, 8;
    %jmp T_5.16;
T_5.12 ;
    %load/vec4 v0x11f656d10_0;
    %load/vec4 v0x11f656710_0;
    %add;
    %load/vec4 v0x11f656f20_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x11f656c70, 4, 0;
    %load/vec4 v0x11f656b10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x11f656b10_0, 0, 8;
    %jmp T_5.16;
T_5.13 ;
    %load/vec4 v0x11f656d10_0;
    %load/vec4 v0x11f656dc0_0;
    %cmp/ne;
    %jmp/0xz  T_5.22, 4;
    %load/vec4 v0x11f656b10_0;
    %load/vec4 v0x11f656710_0;
    %add;
    %store/vec4 v0x11f656b10_0, 0, 8;
    %jmp T_5.23;
T_5.22 ;
    %load/vec4 v0x11f656b10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x11f656b10_0, 0, 8;
T_5.23 ;
    %jmp T_5.16;
T_5.14 ;
    %load/vec4 v0x11f656d10_0;
    %load/vec4 v0x11f656dc0_0;
    %cmp/e;
    %jmp/0xz  T_5.24, 4;
    %load/vec4 v0x11f656b10_0;
    %load/vec4 v0x11f656710_0;
    %add;
    %store/vec4 v0x11f656b10_0, 0, 8;
    %vpi_call 3 183 "$display", "PC: %d\012", v0x11f656b10_0 {0 0 0};
    %vpi_call 3 184 "$display", "Register Operand 1: %d\012", v0x11f656d10_0 {0 0 0};
    %vpi_call 3 185 "$display", "Register Operand 2: %d\012", v0x11f656dc0_0 {0 0 0};
    %vpi_call 3 186 "$finish" {0 0 0};
    %jmp T_5.25;
T_5.24 ;
    %load/vec4 v0x11f656b10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x11f656b10_0, 0, 8;
T_5.25 ;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x11f656d10_0;
    %load/vec4 v0x11f656710_0;
    %add;
    %store/vec4 v0x11f607810_0, 0, 8;
    %load/vec4 v0x11f656b10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x11f656b10_0, 0, 8;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %load/vec4 v0x11f657160_0;
    %addi 1, 0, 3;
    %store/vec4 v0x11f657160_0, 0, 3;
    %vpi_call 3 198 "$display", "State: %d\012", v0x11f657160_0 {0 0 0};
    %vpi_call 3 199 "$display", "PC: %d\012", v0x11f656b10_0 {0 0 0};
    %vpi_call 3 200 "$display", "address: %d\012", v0x11f607810_0 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 201 "$display", "Register File 1 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 202 "$display", "Register File 2 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 203 "$display", "Register File 3 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 204 "$display", "Register File 4 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 205 "$display", "Register File 5 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 206 "$display", "Register File 6 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 207 "$display", "Register File 7 : %d\012", S<0,vec4,s8> {1 0 0};
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x11f656a00_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %jmp T_5.27;
T_5.26 ;
    %ix/getv 4, v0x11f607810_0;
    %load/vec4a v0x11f6565b0, 4;
    %store/vec4 v0x11f656950_0, 0, 8;
    %jmp T_5.27;
T_5.27 ;
    %pop/vec4 1;
    %load/vec4 v0x11f657160_0;
    %addi 1, 0, 3;
    %store/vec4 v0x11f657160_0, 0, 3;
    %vpi_call 3 217 "$display", "State: %d\012", v0x11f657160_0 {0 0 0};
    %load/vec4 v0x11f656950_0;
    %vpi_call 3 218 "$display", "lw_read_data: %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 219 "$display", "Register File 1 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 220 "$display", "Register File 2 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 221 "$display", "Register File 3 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 222 "$display", "Register File 4 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 223 "$display", "Register File 5 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 224 "$display", "Register File 6 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 225 "$display", "Register File 7 : %d\012", S<0,vec4,s8> {1 0 0};
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x11f656a00_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %jmp T_5.29;
T_5.28 ;
    %load/vec4 v0x11f656950_0;
    %load/vec4 v0x11f656f20_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x11f656c70, 4, 0;
    %vpi_call 3 232 "$display", "Update" {0 0 0};
    %jmp T_5.29;
T_5.29 ;
    %pop/vec4 1;
    %load/vec4 v0x11f656b10_0;
    %cmpi/u 11, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.30, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x11f657160_0, 0, 3;
    %jmp T_5.31;
T_5.30 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x11f657160_0, 0, 3;
T_5.31 ;
    %vpi_call 3 241 "$display", "State: %d\012", v0x11f657160_0 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 242 "$display", "Register File 1 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 243 "$display", "Register File 2 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 244 "$display", "Register File 3 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 245 "$display", "Register File 4 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 246 "$display", "Register File 5 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 247 "$display", "Register File 6 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 248 "$display", "Register File 7 : %d\012", S<0,vec4,s8> {1 0 0};
    %jmp T_5.7;
T_5.6 ;
    %vpi_call 3 252 "$display", "%d", &A<v0x11f656c70, 4> {0 0 0};
    %load/vec4 v0x11f657160_0;
    %addi 1, 0, 3;
    %store/vec4 v0x11f657160_0, 0, 3;
    %vpi_call 3 254 "$display", "State: %d\012", v0x11f657160_0 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 255 "$display", "Register File 1 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 256 "$display", "Register File 2 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 257 "$display", "Register File 3 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 258 "$display", "Register File 4 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 259 "$display", "Register File 5 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 260 "$display", "Register File 6 : %d\012", S<0,vec4,s8> {1 0 0};
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f656c70, 4;
    %vpi_call 3 261 "$display", "Register File 7 : %d\012", S<0,vec4,s8> {1 0 0};
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x11f625ac0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f657210_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x11f625ac0;
T_7 ;
    %delay 50, 0;
    %load/vec4 v0x11f657210_0;
    %inv;
    %store/vec4 v0x11f657210_0, 0, 1;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "microprocessor_top.v";
    "./microprocessor.v";
