<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_33ec08d7</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_33ec08d7'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_33ec08d7')">rsnoc_z_H_R_G_T2_U_U_33ec08d7</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="s6 cl rt"><a href="mod758.html#Line" > 62.25</a></td>
<td class="s0 cl rt"><a href="mod758.html#Cond" >  3.33</a></td>
<td class="s0 cl rt"><a href="mod758.html#Toggle" >  0.10</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod758.html#Branch" > 48.61</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod758.html#inst_tag_253025"  onclick="showContent('inst_tag_253025')">config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric</a></td>
<td class="s2 cl rt"> 28.57</td>
<td class="s6 cl rt"><a href="mod758.html#Line" > 62.25</a></td>
<td class="s0 cl rt"><a href="mod758.html#Cond" >  3.33</a></td>
<td class="s0 cl rt"><a href="mod758.html#Toggle" >  0.10</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod758.html#Branch" > 48.61</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_33ec08d7'>
<hr>
<a name="inst_tag_253025"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_253025" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="s6 cl rt"><a href="mod758.html#Line" > 62.25</a></td>
<td class="s0 cl rt"><a href="mod758.html#Cond" >  3.33</a></td>
<td class="s0 cl rt"><a href="mod758.html#Toggle" >  0.10</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod758.html#Branch" > 48.61</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.78</td>
<td class="s6 cl rt"> 68.88</td>
<td class="s1 cl rt"> 12.50</td>
<td class="s0 cl rt">  1.32</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 56.20</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1160.html#inst_tag_364128" >sram_axi_s1_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod503.html#inst_tag_166024" id="tag_urg_inst_166024">Ib</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod944.html#inst_tag_300187" id="tag_urg_inst_300187">Ic2ci</a></td>
<td class="s3 cl rt"> 31.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  1.35</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1003.html#inst_tag_305347" id="tag_urg_inst_305347">Ica</a></td>
<td class="s7 cl rt"> 73.84</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s0 cl rt">  9.73</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod155.html#inst_tag_28732" id="tag_urg_inst_28732">If</a></td>
<td class="s3 cl rt"> 37.06</td>
<td class="s7 cl rt"> 71.25</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.54</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod655.html#inst_tag_212435" id="tag_urg_inst_212435">Ifpa</a></td>
<td class="s0 cl rt">  1.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod258.html#inst_tag_46137" id="tag_urg_inst_46137">Io</a></td>
<td class="s0 cl rt">  1.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_198281" id="tag_urg_inst_198281">Ip</a></td>
<td class="s5 cl rt"> 52.85</td>
<td class="s8 cl rt"> 81.08</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.40</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.07</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod30_0.html#inst_tag_551" id="tag_urg_inst_551">Irspp</a></td>
<td class="s0 cl rt">  0.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod548.html#inst_tag_187492" id="tag_urg_inst_187492">It</a></td>
<td class="s3 cl rt"> 33.59</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.76</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod500.html#inst_tag_166010" id="tag_urg_inst_166010">uci6b9c7e7c82_343</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254344" id="tag_urg_inst_254344">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267240" id="tag_urg_inst_267240">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod371.html#inst_tag_136898" id="tag_urg_inst_136898">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod304.html#inst_tag_109393" id="tag_urg_inst_109393">upc_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod557.html#inst_tag_190030" id="tag_urg_inst_190030">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_2.html#inst_tag_45053" id="tag_urg_inst_45053">ursrrerg</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198897" id="tag_urg_inst_198897">ursrsg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_1.html#inst_tag_198904" id="tag_urg_inst_198904">ursrsg1059</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198898" id="tag_urg_inst_198898">ursrsg487</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198899" id="tag_urg_inst_198899">ursrsg582</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198900" id="tag_urg_inst_198900">ursrsg677</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_1.html#inst_tag_198901" id="tag_urg_inst_198901">ursrsg774</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_1.html#inst_tag_198902" id="tag_urg_inst_198902">ursrsg869</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_1.html#inst_tag_198903" id="tag_urg_inst_198903">ursrsg964</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod609.html#inst_tag_198757" id="tag_urg_inst_198757">uu020a5e54d3</a></td>
<td class="s0 cl rt">  1.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod801.html#inst_tag_256938" id="tag_urg_inst_256938">uu2cdea296</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_33ec08d7'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod758.html" >rsnoc_z_H_R_G_T2_U_U_33ec08d7</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>302</td><td>188</td><td>62.25</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133042</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133047</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>133053</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133061</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133067</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133074</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133092</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133098</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133103</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133108</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>133114</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133122</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133127</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133144</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133149</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133154</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133159</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>133165</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133173</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133178</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133200</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133205</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133210</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>133216</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133224</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133229</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133246</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133251</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133256</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133261</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>133267</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133275</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133280</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133297</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133302</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133307</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133312</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>133318</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133326</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133331</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133348</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133353</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133358</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133363</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>133369</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133377</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133382</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133399</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133404</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133409</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133414</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>133420</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133428</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133433</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133450</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133455</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>133460</td><td>10</td><td>2</td><td>20.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>133484</td><td>10</td><td>2</td><td>20.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>133516</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133587</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>133625</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>133706</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>133718</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>133921</td><td>11</td><td>3</td><td>27.27</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>133935</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>133940</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>134047</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
133041                  	input         GenRx_Req_SeqUnOrdered ;
133042     1/1          	input         GenRx_Req_SeqUnique    ;
133043     1/1          	input  [7:0]  GenRx_Req_User         ;
133044     1/1          	input         GenRx_Req_Vld          ;
133045     <font color = "red">0/1     ==>  	output [31:0] GenTx_Req_Addr         ;</font>
                        MISSING_ELSE
133046                  	output [3:0]  GenTx_Req_Be           ;
133047     1/1          	output        GenTx_Req_BurstType    ;
133048     1/1          	output [31:0] GenTx_Req_Data         ;
133049     1/1          	output        GenTx_Req_Last         ;
133050     <font color = "red">0/1     ==>  	output [5:0]  GenTx_Req_Len1         ;</font>
                        MISSING_ELSE
133051                  	output        GenTx_Req_Lock         ;
133052                  	output [2:0]  GenTx_Req_Opc          ;
133053     1/1          	input         GenTx_Req_Rdy          ;
133054     <font color = "red">0/1     ==>  	output [3:0]  GenTx_Req_SeqId        ;</font>
133055     <font color = "red">0/1     ==>  	output        GenTx_Req_SeqUnOrdered ;</font>
133056     1/1          	output        GenTx_Req_SeqUnique    ;
133057     <font color = "red">0/1     ==>  	output [7:0]  GenTx_Req_User         ;</font>
133058                  	output        GenTx_Req_Vld          ;
133059                  	input  [31:0] IdInfo_AddrMask        ;
133060                  	output [2:0]  IdInfo_Id              ;
133061     1/1          	input         NextIsWrite            ;
133062     1/1          	input  [2:0]  Rsp_CxtId              ;
133063     1/1          	input  [2:0]  Rsp_ErrCode            ;
133064     <font color = "red">0/1     ==>  	input         Rsp_GenLast            ;</font>
                        MISSING_ELSE
133065                  	input         Rsp_GenNext            ;
133066                  	input         Rsp_HeadVld            ;
133067     1/1          	input         Rsp_IsErr              ;
133068     1/1          	input         Rsp_IsWr               ;
133069     <font color = "red">0/1     ==>  	input         Rsp_LastFrag           ;</font>
133070     1/1          	input  [3:0]  Rsp_Opc                ;
133071                  	input  [3:0]  Rsp_OrdPtr             ;
133072                  	input         Rsp_PktLast            ;
133073                  	input         Rsp_PktNext            ;
133074     1/1          	input  [2:0]  RspDlyCxtId            ;
133075     1/1          	input         RspDlyLastNext         ;
133076     1/1          	output        Shortage               ;
133077     <font color = "red">0/1     ==>  	output [3:0]  Stall_Ordering_Id      ;</font>
                        MISSING_ELSE
133078                  	output        Stall_Ordering_On      ;
133079                  	input         Sys_Clk                ;
133080                  	input         Sys_Clk_ClkS           ;
133081                  	input         Sys_Clk_En             ;
133082                  	input         Sys_Clk_EnS            ;
133083                  	input         Sys_Clk_RetRstN        ;
133084                  	input         Sys_Clk_RstN           ;
133085                  	input         Sys_Clk_Tm             ;
133086                  	output        Sys_Pwr_Idle           ;
133087                  	output        Sys_Pwr_WakeUp         ;
133088                  	wire        u_110                             ;
133089                  	reg  [3:0]  u_1263                            ;
133090                  	reg  [4:0]  u_12ab                            ;
133091                  	wire [4:0]  u_13                              ;
133092     1/1          	reg         u_14a                             ;
133093     1/1          	wire        u_1ed6                            ;
133094     1/1          	reg  [3:0]  u_2275                            ;
133095     <font color = "red">0/1     ==>  	wire [31:0] u_2393                            ;</font>
                        MISSING_ELSE
133096                  	reg  [3:0]  u_251f                            ;
133097                  	wire        u_25bf                            ;
133098     1/1          	wire        u_28a9                            ;
133099     1/1          	wire        u_294f                            ;
133100     1/1          	wire [2:0]  u_2fd                             ;
133101     <font color = "red">0/1     ==>  	reg  [3:0]  u_3507                            ;</font>
                        MISSING_ELSE
133102                  	reg         u_41b0                            ;
133103     1/1          	wire        u_4e29                            ;
133104     1/1          	wire        u_52b6                            ;
133105     1/1          	wire        u_56ac                            ;
133106     <font color = "red">0/1     ==>  	reg  [3:0]  u_5718                            ;</font>
                        MISSING_ELSE
133107                  	wire [2:0]  u_5c97                            ;
133108     1/1          	wire        u_5e97                            ;
133109     1/1          	reg         u_5ed                             ;
133110     1/1          	wire        u_6405                            ;
133111     <font color = "red">0/1     ==>  	wire        u_6c64                            ;</font>
                        MISSING_ELSE
133112                  	reg  [3:0]  u_6cd9                            ;
133113                  	reg  [3:0]  u_7162                            ;
133114     1/1          	reg  [4:0]  u_7586                            ;
133115     <font color = "red">0/1     ==>  	wire        u_79c7                            ;</font>
133116     <font color = "red">0/1     ==>  	wire        u_7d22                            ;</font>
133117     1/1          	wire        u_7d49                            ;
133118     <font color = "red">0/1     ==>  	wire        u_8264                            ;</font>
133119                  	wire [31:0] u_828c                            ;
133120                  	reg  [4:0]  u_83d6                            ;
133121                  	reg  [4:0]  u_8c59                            ;
133122     1/1          	wire        u_90eb                            ;
133123     1/1          	reg  [1:0]  u_9508                            ;
133124     1/1          	reg  [4:0]  u_96cc                            ;
133125     <font color = "red">0/1     ==>  	wire        u_a05e                            ;</font>
                        MISSING_ELSE
133126                  	wire        u_aa84                            ;
133127     1/1          	wire [7:0]  u_ab1f                            ;
133128     1/1          	wire        u_afb9                            ;
133129     1/1          	reg  [4:0]  u_b04c                            ;
133130     <font color = "red">0/1     ==>  	reg  [3:0]  u_b09e                            ;</font>
                        MISSING_ELSE
133131                  	wire [3:0]  u_b175                            ;
133132                  	reg  [4:0]  u_b1cc                            ;
133133                  	wire        u_b302                            ;
133134                  	wire        u_b310                            ;
133135                  	wire        u_bcd8                            ;
133136                  	wire [4:0]  u_c4ee                            ;
133137                  	reg  [3:0]  u_c6b5                            ;
133138                  	wire        u_da1f                            ;
133139                  	wire        u_dd5                             ;
133140                  	wire        u_e212                            ;
133141                  	wire        u_e27c                            ;
133142                  	wire [7:0]  u_e36                             ;
133143                  	wire [7:0]  u_e390                            ;
133144     1/1          	wire        u_e82a                            ;
133145     1/1          	wire        u_f42d                            ;
133146     1/1          	wire        u_f650                            ;
133147     <font color = "red">0/1     ==>  	reg  [4:0]  u_fdab                            ;</font>
                        MISSING_ELSE
133148                  	wire [7:0]  u_ff3e                            ;
133149     1/1          	wire [6:0]  upreStrm_AddrLsb                  ;
133150     1/1          	wire [7:0]  upreStrm_Len1W                    ;
133151     1/1          	wire [6:0]  Addr                              ;
133152     <font color = "red">0/1     ==>  	reg  [8:0]  Aper_PathId                       ;</font>
                        MISSING_ELSE
133153                  	wire        CurPrivateNextIsWrite             ;
133154     1/1          	wire [7:0]  CxtId                             ;
133155     1/1          	wire [7:0]  CxtUsed                           ;
133156     1/1          	wire        GenRxReqIsSeqUniqueOrSeqUnOrdered ;
133157     <font color = "red">0/1     ==>  	wire        Go_CxtAlloc                       ;</font>
                        MISSING_ELSE
133158                  	wire        Go_Ord                            ;
133159     1/1          	wire        GoPkt                             ;
133160     1/1          	wire [7:0]  Len1W                             ;
133161     1/1          	wire [2:0]  New_OrdId                         ;
133162     <font color = "red">0/1     ==>  	wire [7:0]  New_OrdIdDec                      ;</font>
                        MISSING_ELSE
133163                  	wire [3:0]  NextPndCnt_0                      ;
133164                  	wire [3:0]  NextPndCnt_1                      ;
133165     1/1          	wire [3:0]  NextPndCnt_2                      ;
133166     <font color = "red">0/1     ==>  	wire [3:0]  NextPndCnt_3                      ;</font>
133167     <font color = "red">0/1     ==>  	wire [3:0]  NextPndCnt_4                      ;</font>
133168     1/1          	wire [3:0]  NextPndCnt_5                      ;
133169     <font color = "red">0/1     ==>  	wire [3:0]  NextPndCnt_6                      ;</font>
133170                  	wire [3:0]  NextPndCnt_7                      ;
133171                  	wire        NextTx                            ;
133172                  	wire [7:0]  Ord_Free                          ;
133173     1/1          	wire [7:0]  Ord_FreeCxt                       ;
133174     1/1          	wire [4:0]  Ord_Key                           ;
133175     1/1          	wire        Ord_KeyMatch                      ;
133176     <font color = "red">0/1     ==>  	wire [7:0]  Ord_KeyMatchId                    ;</font>
                        MISSING_ELSE
133177                  	wire [7:0]  Ord_Used                          ;
133178     1/1          	wire [3:0]  Ord_Val                           ;
133179     1/1          	wire [7:0]  Ord_ValMatchId                    ;
133180     1/1          	wire [4:0]  OrdCam_0_Key                      ;
133181     <font color = "red">0/1     ==>  	reg  [3:0]  OrdCam_0_PndCnt                   ;</font>
                        MISSING_ELSE
133182                  	wire [3:0]  OrdCam_0_Val                      ;
133183                  	wire [4:0]  OrdCam_1_Key                      ;
133184                  	reg  [3:0]  OrdCam_1_PndCnt                   ;
133185                  	wire [3:0]  OrdCam_1_Val                      ;
133186                  	wire [4:0]  OrdCam_2_Key                      ;
133187                  	reg  [3:0]  OrdCam_2_PndCnt                   ;
133188                  	wire [3:0]  OrdCam_2_Val                      ;
133189                  	wire [4:0]  OrdCam_3_Key                      ;
133190                  	reg  [3:0]  OrdCam_3_PndCnt                   ;
133191                  	wire [3:0]  OrdCam_3_Val                      ;
133192                  	wire [4:0]  OrdCam_4_Key                      ;
133193                  	reg  [3:0]  OrdCam_4_PndCnt                   ;
133194                  	wire [3:0]  OrdCam_4_Val                      ;
133195     1/1          	wire [4:0]  OrdCam_5_Key                      ;
133196     1/1          	reg  [3:0]  OrdCam_5_PndCnt                   ;
133197     1/1          	wire [3:0]  OrdCam_5_Val                      ;
133198     <font color = "red">0/1     ==>  	wire [4:0]  OrdCam_6_Key                      ;</font>
                        MISSING_ELSE
133199                  	reg  [3:0]  OrdCam_6_PndCnt                   ;
133200     1/1          	wire [3:0]  OrdCam_6_Val                      ;
133201     1/1          	wire [4:0]  OrdCam_7_Key                      ;
133202     1/1          	reg  [3:0]  OrdCam_7_PndCnt                   ;
133203     <font color = "red">0/1     ==>  	wire [3:0]  OrdCam_7_Val                      ;</font>
                        MISSING_ELSE
133204                  	wire [7:0]  OrdKeyEn                          ;
133205     1/1          	wire        OrdKeyMatchId_0                   ;
133206     1/1          	wire        OrdKeyMatchId_1                   ;
133207     1/1          	wire        OrdKeyMatchId_2                   ;
133208     <font color = "red">0/1     ==>  	wire        OrdKeyMatchId_3                   ;</font>
                        MISSING_ELSE
133209                  	wire        OrdKeyMatchId_4                   ;
133210     1/1          	wire        OrdKeyMatchId_5                   ;
133211     1/1          	wire        OrdKeyMatchId_6                   ;
133212     1/1          	wire        OrdKeyMatchId_7                   ;
133213     <font color = "red">0/1     ==>  	wire [4:0]  OrdKeyMatchIdMask                 ;</font>
                        MISSING_ELSE
133214                  	wire [7:0]  OrdValEn                          ;
133215                  	wire        OrdValMatchId_0                   ;
133216     1/1          	wire        OrdValMatchId_1                   ;
133217     <font color = "red">0/1     ==>  	wire        OrdValMatchId_2                   ;</font>
133218     <font color = "red">0/1     ==>  	wire        OrdValMatchId_3                   ;</font>
133219     1/1          	wire        OrdValMatchId_4                   ;
133220     <font color = "red">0/1     ==>  	wire        OrdValMatchId_5                   ;</font>
133221                  	wire        OrdValMatchId_6                   ;
133222                  	wire        OrdValMatchId_7                   ;
133223                  	wire [3:0]  PathZ                             ;
133224     1/1          	wire        PrvBusy                           ;
133225     1/1          	wire        Pwr_CxtAlloc_Idle                 ;
133226     1/1          	wire        Pwr_CxtAlloc_WakeUp               ;
133227     <font color = "red">0/1     ==>  	wire        Rdy_CxtAlloc                      ;</font>
                        MISSING_ELSE
133228                  	wire        Rdy_Ord                           ;
133229     1/1          	reg  [3:0]  Ret_OrdId                         ;
133230     1/1          	wire        RxAbort                           ;
133231     1/1          	wire        RxPre                             ;
133232     <font color = "red">0/1     ==>  	wire        Vld_CxtAlloc                      ;</font>
                        MISSING_ELSE
133233                  	wire        Vld_Ord                           ;
133234                  	reg  [2:0]  Cxt_IdR                           ;
133235                  	reg  [1:0]  Cxt_StrmLen1wOrAddrw              ;
133236                  	reg  [2:0]  DbgStall                          ;
133237                  	reg         dontStop                          ;
133238                  	wire [3:0]  uAper_PathId_caseSel              ;
133239                  	assign CmdTx_ApertureId = { Aper_PathId };
133240                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t5 ud14( .I( CmdRx_MatchId ) , .O( u_13 ) );
133241                  	assign uAper_PathId_caseSel = { u_13 [4] , u_13 [3] , u_13 [2] , u_13 [1] } ;
133242                  	always @( uAper_PathId_caseSel ) begin
133243                  		case ( uAper_PathId_caseSel )
133244                  			4'b0001 : Aper_PathId = 9'b011111001 ;
133245                  			4'b0010 : Aper_PathId = 9'b011111010 ;
133246     1/1          			4'b0100 : Aper_PathId = 9'b011111011 ;
133247     1/1          			4'b1000 : Aper_PathId = 9'b011110100 ;
133248     1/1          			4'b0    : Aper_PathId = 9'b011111000 ;
133249     <font color = "red">0/1     ==>  			default : Aper_PathId = 9'b0 ;</font>
                        MISSING_ELSE
133250                  		endcase
133251     1/1          	end
133252     1/1          	assign RxPre = GenRx_Req_Opc == 3'b110;
133253     1/1          	assign Go_CxtAlloc = Rdy_CxtAlloc;
133254     <font color = "red">0/1     ==>  	assign GenRxReqIsSeqUniqueOrSeqUnOrdered = GenRx_Req_SeqUnique | GenRx_Req_SeqUnOrdered;</font>
                        MISSING_ELSE
133255                  	assign Ord_Val = { PathZ };
133256     1/1          	assign Cxt_OrdPtr =
133257     1/1          			( Ord_KeyMatch ? { 1'b0 , u_2fd } : { 1'b0 , New_OrdId } ) | { 4 { GenRxReqIsSeqUniqueOrSeqUnOrdered }  };
133258     1/1          	assign OrdValEn = OrdKeyEn | u_e390 &amp; { 8 { 1'b0 }  };
133259     <font color = "red">0/1     ==>  	assign OrdCam_7_Val = u_251f;</font>
                        MISSING_ELSE
133260                  	assign OrdValMatchId_7 = Ord_Val == OrdCam_7_Val;
133261     1/1          	assign OrdCam_6_Val = u_7162;
133262     1/1          	assign OrdValMatchId_6 = Ord_Val == OrdCam_6_Val;
133263     1/1          	assign OrdCam_5_Val = u_3507;
133264     <font color = "red">0/1     ==>  	assign OrdValMatchId_5 = Ord_Val == OrdCam_5_Val;</font>
                        MISSING_ELSE
133265                  	assign OrdCam_4_Val = u_5718;
133266                  	assign OrdValMatchId_4 = Ord_Val == OrdCam_4_Val;
133267     1/1          	assign OrdCam_3_Val = u_c6b5;
133268     <font color = "red">0/1     ==>  	assign OrdValMatchId_3 = Ord_Val == OrdCam_3_Val;</font>
133269     <font color = "red">0/1     ==>  	assign OrdCam_2_Val = u_1263;</font>
133270     1/1          	assign OrdValMatchId_2 = Ord_Val == OrdCam_2_Val;
133271     <font color = "red">0/1     ==>  	assign OrdCam_1_Val = u_b09e;</font>
133272                  	assign OrdValMatchId_1 = Ord_Val == OrdCam_1_Val;
133273                  	assign OrdCam_0_Val = u_2275;
133274                  	assign OrdValMatchId_0 = Ord_Val == OrdCam_0_Val;
133275     1/1          	assign Ord_ValMatchId =
133276     1/1          		{
133277     1/1          		OrdValMatchId_7
133278     <font color = "red">0/1     ==>  		,</font>
                        MISSING_ELSE
133279                  		OrdValMatchId_6
133280     1/1          		,
133281     1/1          		OrdValMatchId_5
133282     1/1          		,
133283     <font color = "red">0/1     ==>  		OrdValMatchId_4</font>
                        MISSING_ELSE
133284                  		,
133285                  		OrdValMatchId_3
133286                  		,
133287                  		OrdValMatchId_2
133288                  		,
133289                  		OrdValMatchId_1
133290                  		,
133291                  		OrdValMatchId_0
133292                  		};
133293                  	assign u_6c64 = RxPre &amp; NextIsWrite;
133294                  	assign PrvBusy = ~ u_14a;
133295                  	assign u_110 = ~ PrvBusy;
133296                  	assign CurPrivateNextIsWrite = u_110 ? u_6c64 : u_5ed;
133297     1/1          	assign Ord_Key = { GenRx_Req_SeqId , GenRx_Req_Opc == 3'b100 | GenRx_Req_Opc == 3'b101 | CurPrivateNextIsWrite };
133298     1/1          	assign OrdKeyMatchIdMask = { 4'b0 , RxPre };
133299     1/1          	assign u_e82a = Rsp_GenLast &amp; Rsp_GenNext &amp; Ord_Free [0];
133300     <font color = "red">0/1     ==>  	assign u_8264 = OrdKeyEn [0] | Ord_KeyMatchId [0] &amp; Vld_CxtAlloc &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered;</font>
                        MISSING_ELSE
133301                  	assign NextPndCnt_0 = u_8264 ? OrdCam_0_PndCnt + 4'b0001 : OrdCam_0_PndCnt - 4'b0001;
133302     1/1          	assign u_f650 = Rsp_GenLast &amp; Rsp_GenNext &amp; Ord_Free [1];
133303     1/1          	assign u_b310 = OrdKeyEn [1] | Ord_KeyMatchId [1] &amp; Vld_CxtAlloc &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered;
133304     1/1          	assign NextPndCnt_1 = u_b310 ? OrdCam_1_PndCnt + 4'b0001 : OrdCam_1_PndCnt - 4'b0001;
133305     <font color = "red">0/1     ==>  	assign u_e27c = Rsp_GenLast &amp; Rsp_GenNext &amp; Ord_Free [2];</font>
                        MISSING_ELSE
133306                  	assign u_1ed6 = OrdKeyEn [2] | Ord_KeyMatchId [2] &amp; Vld_CxtAlloc &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered;
133307     1/1          	assign NextPndCnt_2 = u_1ed6 ? OrdCam_2_PndCnt + 4'b0001 : OrdCam_2_PndCnt - 4'b0001;
133308     1/1          	assign u_56ac = Rsp_GenLast &amp; Rsp_GenNext &amp; Ord_Free [3];
133309     1/1          	assign u_aa84 = OrdKeyEn [3] | Ord_KeyMatchId [3] &amp; Vld_CxtAlloc &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered;
133310     <font color = "red">0/1     ==>  	assign NextPndCnt_3 = u_aa84 ? OrdCam_3_PndCnt + 4'b0001 : OrdCam_3_PndCnt - 4'b0001;</font>
                        MISSING_ELSE
133311                  	assign u_90eb = Rsp_GenLast &amp; Rsp_GenNext &amp; Ord_Free [4];
133312     1/1          	assign u_afb9 = OrdKeyEn [4] | Ord_KeyMatchId [4] &amp; Vld_CxtAlloc &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered;
133313     1/1          	assign NextPndCnt_4 = u_afb9 ? OrdCam_4_PndCnt + 4'b0001 : OrdCam_4_PndCnt - 4'b0001;
133314     1/1          	assign u_4e29 = Rsp_GenLast &amp; Rsp_GenNext &amp; Ord_Free [5];
133315     <font color = "red">0/1     ==>  	assign u_e212 = OrdKeyEn [5] | Ord_KeyMatchId [5] &amp; Vld_CxtAlloc &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered;</font>
                        MISSING_ELSE
133316                  	assign NextPndCnt_5 = u_e212 ? OrdCam_5_PndCnt + 4'b0001 : OrdCam_5_PndCnt - 4'b0001;
133317                  	assign u_7d49 = Rsp_GenLast &amp; Rsp_GenNext &amp; Ord_Free [6];
133318     1/1          	assign u_b302 = OrdKeyEn [6] | Ord_KeyMatchId [6] &amp; Vld_CxtAlloc &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered;
133319     <font color = "red">0/1     ==>  	assign NextPndCnt_6 = u_b302 ? OrdCam_6_PndCnt + 4'b0001 : OrdCam_6_PndCnt - 4'b0001;</font>
133320     <font color = "red">0/1     ==>  	assign u_294f = Rsp_GenLast &amp; Rsp_GenNext &amp; Ord_Free [7];</font>
133321     1/1          	assign u_5e97 = OrdKeyEn [7] | Ord_KeyMatchId [7] &amp; Vld_CxtAlloc &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered;
133322     <font color = "red">0/1     ==>  	assign NextPndCnt_7 = u_5e97 ? OrdCam_7_PndCnt + 4'b0001 : OrdCam_7_PndCnt - 4'b0001;</font>
133323                  	assign Ord_FreeCxt = Ord_Free &amp; u_ab1f;
133324                  	assign Vld_Ord = Vld_CxtAlloc &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ Ord_KeyMatch;
133325                  	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud95( .I( Rsp_OrdPtr ) , .O( Ord_Free ) );
133326     1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133327     1/1          		if ( ! Sys_Clk_RstN )
133328     1/1          			OrdCam_0_PndCnt &lt;= #1.0 ( 4'b0 );
133329     <font color = "red">0/1     ==>  		else if ( u_8264 ^ u_e82a )</font>
                        MISSING_ELSE
133330                  			OrdCam_0_PndCnt &lt;= #1.0 ( NextPndCnt_0 );
133331     1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133332     1/1          		if ( ! Sys_Clk_RstN )
133333     1/1          			OrdCam_1_PndCnt &lt;= #1.0 ( 4'b0 );
133334     <font color = "red">0/1     ==>  		else if ( u_b310 ^ u_f650 )</font>
                        MISSING_ELSE
133335                  			OrdCam_1_PndCnt &lt;= #1.0 ( NextPndCnt_1 );
133336                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133337                  		if ( ! Sys_Clk_RstN )
133338                  			OrdCam_2_PndCnt &lt;= #1.0 ( 4'b0 );
133339                  		else if ( u_1ed6 ^ u_e27c )
133340                  			OrdCam_2_PndCnt &lt;= #1.0 ( NextPndCnt_2 );
133341                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133342                  		if ( ! Sys_Clk_RstN )
133343                  			OrdCam_3_PndCnt &lt;= #1.0 ( 4'b0 );
133344                  		else if ( u_aa84 ^ u_56ac )
133345                  			OrdCam_3_PndCnt &lt;= #1.0 ( NextPndCnt_3 );
133346                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133347                  		if ( ! Sys_Clk_RstN )
133348     1/1          			OrdCam_4_PndCnt &lt;= #1.0 ( 4'b0 );
133349     1/1          		else if ( u_afb9 ^ u_90eb )
133350     1/1          			OrdCam_4_PndCnt &lt;= #1.0 ( NextPndCnt_4 );
133351     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
133352                  		if ( ! Sys_Clk_RstN )
133353     1/1          			OrdCam_5_PndCnt &lt;= #1.0 ( 4'b0 );
133354     1/1          		else if ( u_e212 ^ u_4e29 )
133355     1/1          			OrdCam_5_PndCnt &lt;= #1.0 ( NextPndCnt_5 );
133356     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
133357                  		if ( ! Sys_Clk_RstN )
133358     1/1          			OrdCam_6_PndCnt &lt;= #1.0 ( 4'b0 );
133359     1/1          		else if ( u_b302 ^ u_7d49 )
133360     1/1          			OrdCam_6_PndCnt &lt;= #1.0 ( NextPndCnt_6 );
133361     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
133362                  		if ( ! Sys_Clk_RstN )
133363     1/1          			OrdCam_7_PndCnt &lt;= #1.0 ( 4'b0 );
133364     1/1          		else if ( u_5e97 ^ u_294f )
133365     1/1          			OrdCam_7_PndCnt &lt;= #1.0 ( NextPndCnt_7 );
133366     <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_R_8 ur(</font>
                        MISSING_ELSE
133367                  		.I(			{	NextPndCnt_0 == 4'b0
133368                  			,	NextPndCnt_1 == 4'b0
133369     1/1          			,	NextPndCnt_2 == 4'b0
133370     <font color = "red">0/1     ==>  			,	NextPndCnt_3 == 4'b0</font>
133371     <font color = "red">0/1     ==>  			,	NextPndCnt_4 == 4'b0</font>
133372     1/1          			,	NextPndCnt_5 == 4'b0
133373     <font color = "red">0/1     ==>  			,	NextPndCnt_6 == 4'b0</font>
133374                  			,	NextPndCnt_7 == 4'b0
133375                  			}
133376                  		)
133377     1/1          	,	.O( u_ab1f )
133378     1/1          	);
133379     1/1          	rsnoc_z_H_R_U_C_C_A_eb725436 Ioa(
133380     <font color = "red">0/1     ==>  		.CxtUsed( Ord_Used )</font>
                        MISSING_ELSE
133381                  	,	.FreeCxt( Ord_FreeCxt )
133382     1/1          	,	.FreeVld( Rsp_GenLast &amp; Rsp_GenNext )
133383     1/1          	,	.NewCxt( New_OrdIdDec )
133384     1/1          	,	.NewRdy( Rdy_Ord )
133385     <font color = "red">0/1     ==>  	,	.NewVld( Vld_Ord )</font>
                        MISSING_ELSE
133386                  	,	.Sys_Clk( Sys_Clk )
133387                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
133388                  	,	.Sys_Clk_En( Sys_Clk_En )
133389                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
133390                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
133391                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
133392                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
133393                  	,	.Sys_Pwr_Idle( )
133394                  	,	.Sys_Pwr_WakeUp( )
133395                  	);
133396                  	assign OrdKeyEn = u_ff3e &amp; { 8 { Vld_Ord }  };
133397                  	assign OrdCam_7_Key = u_12ab;
133398                  	assign OrdKeyMatchId_7 = ( Ord_Key &amp; ~ OrdKeyMatchIdMask ) == ( OrdCam_7_Key &amp; ~ OrdKeyMatchIdMask ) &amp; Ord_Used [7];
133399     1/1          	assign OrdCam_6_Key = u_83d6;
133400     1/1          	assign OrdKeyMatchId_6 = ( Ord_Key &amp; ~ OrdKeyMatchIdMask ) == ( OrdCam_6_Key &amp; ~ OrdKeyMatchIdMask ) &amp; Ord_Used [6];
133401     1/1          	assign OrdCam_5_Key = u_fdab;
133402     <font color = "red">0/1     ==>  	assign OrdKeyMatchId_5 = ( Ord_Key &amp; ~ OrdKeyMatchIdMask ) == ( OrdCam_5_Key &amp; ~ OrdKeyMatchIdMask ) &amp; Ord_Used [5];</font>
                        MISSING_ELSE
133403                  	assign OrdCam_4_Key = u_96cc;
133404     1/1          	assign OrdKeyMatchId_4 = ( Ord_Key &amp; ~ OrdKeyMatchIdMask ) == ( OrdCam_4_Key &amp; ~ OrdKeyMatchIdMask ) &amp; Ord_Used [4];
133405     1/1          	assign OrdCam_3_Key = u_7586;
133406     1/1          	assign OrdKeyMatchId_3 = ( Ord_Key &amp; ~ OrdKeyMatchIdMask ) == ( OrdCam_3_Key &amp; ~ OrdKeyMatchIdMask ) &amp; Ord_Used [3];
133407     <font color = "red">0/1     ==>  	assign OrdCam_2_Key = u_b1cc;</font>
                        MISSING_ELSE
133408                  	assign OrdKeyMatchId_2 = ( Ord_Key &amp; ~ OrdKeyMatchIdMask ) == ( OrdCam_2_Key &amp; ~ OrdKeyMatchIdMask ) &amp; Ord_Used [2];
133409     1/1          	assign OrdCam_1_Key = u_8c59;
133410     1/1          	assign OrdKeyMatchId_1 = ( Ord_Key &amp; ~ OrdKeyMatchIdMask ) == ( OrdCam_1_Key &amp; ~ OrdKeyMatchIdMask ) &amp; Ord_Used [1];
133411     1/1          	assign OrdCam_0_Key = u_b04c;
133412     <font color = "red">0/1     ==>  	assign OrdKeyMatchId_0 = ( Ord_Key &amp; ~ OrdKeyMatchIdMask ) == ( OrdCam_0_Key &amp; ~ OrdKeyMatchIdMask ) &amp; Ord_Used [0];</font>
                        MISSING_ELSE
133413                  	assign Ord_KeyMatchId =
133414     1/1          		{
133415     1/1          		OrdKeyMatchId_7
133416     1/1          		,
133417     <font color = "red">0/1     ==>  		OrdKeyMatchId_6</font>
                        MISSING_ELSE
133418                  		,
133419                  		OrdKeyMatchId_5
133420     1/1          		,
133421     <font color = "red">0/1     ==>  		OrdKeyMatchId_4</font>
133422     <font color = "red">0/1     ==>  		,</font>
133423     1/1          		OrdKeyMatchId_3
133424     <font color = "red">0/1     ==>  		,</font>
133425                  		OrdKeyMatchId_2
133426                  		,
133427                  		OrdKeyMatchId_1
133428     1/1          		,
133429     1/1          		OrdKeyMatchId_0
133430     1/1          		};
133431     <font color = "red">0/1     ==>  	assign Ord_KeyMatch = ( | Ord_KeyMatchId );</font>
                        MISSING_ELSE
133432                  	assign Go_Ord =
133433     1/1          			GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ RxPre
133434     1/1          		|			(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId &amp; ~ Ord_ValMatchId ) ) &amp; ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
133435     1/1          			);
133436     <font color = "red">0/1     ==>  	assign RxAbort = RxPre &amp; ~ GenRx_Req_Lock;</font>
                        MISSING_ELSE
133437                  	assign GoPkt = Go_CxtAlloc &amp; Go_Ord | RxAbort;
133438                  	assign GenTx_Req_Vld = GenRx_Req_Vld &amp; ( CmdRx_Vld &amp; GoPkt | ~ CmdRx_Vld );
133439                  	assign NextTx = GenTx_Req_Vld &amp; GenTx_Req_Rdy;
133440                  	assign Vld_CxtAlloc = CmdRx_Vld &amp; ~ RxPre &amp; NextTx;
133441                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud42( .I( RspDlyCxtId ) , .O( u_e36 ) );
133442                  	rsnoc_z_T_C_S_C_L_R_C_I9fed057fec_L9 uci9fed057fec( .I_3210( PathZ ) , .O( Aper_PathId ) );
133443                  	rsnoc_z_T_C_S_C_L_R_E_z_8 ue619( .I( Ord_KeyMatchId ) , .O( u_2fd ) );
133444                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133445                  		if ( ! Sys_Clk_RstN )
133446                  			Ret_OrdId &lt;= #1.0 ( 4'b0 );
133447                  		else if ( Vld_CxtAlloc )
133448                  			Ret_OrdId &lt;= #1.0 ( Cxt_OrdPtr );
133449                  	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud124( .I( Ret_OrdId ) , .O( u_e390 ) );
133450     1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133451     1/1          		if ( ! Sys_Clk_RstN )
133452     1/1          			u_251f &lt;= #1.0 ( 4'b0 );
133453     <font color = "red">0/1     ==>  		else if ( OrdValEn [7] )</font>
                        MISSING_ELSE
133454                  			u_251f &lt;= #1.0 ( Ord_Val );
133455     1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133456     1/1          		if ( ! Sys_Clk_RstN )
133457     1/1          			u_7162 &lt;= #1.0 ( 4'b0 );
133458     <font color = "red">0/1     ==>  		else if ( OrdValEn [6] )</font>
                        MISSING_ELSE
133459                  			u_7162 &lt;= #1.0 ( Ord_Val );
133460     1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133461     <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
133462     <font color = "red">0/1     ==>  			u_3507 &lt;= #1.0 ( 4'b0 );</font>
133463     <font color = "red">0/1     ==>  		else if ( OrdValEn [5] )</font>
133464     <font color = "red">0/1     ==>  			u_3507 &lt;= #1.0 ( Ord_Val );</font>
133465     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
133466     <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
133467     <font color = "red">0/1     ==>  			u_5718 &lt;= #1.0 ( 4'b0 );</font>
133468     <font color = "red">0/1     ==>  		else if ( OrdValEn [4] )</font>
133469     1/1          			u_5718 &lt;= #1.0 ( Ord_Val );
133470                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133471                  		if ( ! Sys_Clk_RstN )
133472                  			u_c6b5 &lt;= #1.0 ( 4'b0 );
133473                  		else if ( OrdValEn [3] )
133474                  			u_c6b5 &lt;= #1.0 ( Ord_Val );
133475                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133476                  		if ( ! Sys_Clk_RstN )
133477                  			u_1263 &lt;= #1.0 ( 4'b0 );
133478                  		else if ( OrdValEn [2] )
133479                  			u_1263 &lt;= #1.0 ( Ord_Val );
133480                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133481                  		if ( ! Sys_Clk_RstN )
133482                  			u_b09e &lt;= #1.0 ( 4'b0 );
133483                  		else if ( OrdValEn [1] )
133484     1/1          			u_b09e &lt;= #1.0 ( Ord_Val );
133485     1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133486     <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
133487     <font color = "red">0/1     ==>  			u_2275 &lt;= #1.0 ( 4'b0 );</font>
133488     <font color = "red">0/1     ==>  		else if ( OrdValEn [0] )</font>
133489     <font color = "red">0/1     ==>  			u_2275 &lt;= #1.0 ( Ord_Val );</font>
133490     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
133491     <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
133492     <font color = "red">0/1     ==>  			u_5ed &lt;= #1.0 ( 1'b0 );</font>
133493     <font color = "red">0/1     ==>  		else if ( u_110 )</font>
133494                  			u_5ed &lt;= #1.0 ( u_6c64 );
133495                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133496                  		if ( ! Sys_Clk_RstN )
133497                  			u_14a &lt;= #1.0 ( 1'b0 );
133498                  		else if ( GenTx_Req_Vld )
133499                  			u_14a &lt;= #1.0 ( GenTx_Req_Rdy );
133500                  	rsnoc_z_T_C_S_C_L_R_E_z_8 ue85( .I( New_OrdIdDec ) , .O( New_OrdId ) );
133501                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud122( .I( New_OrdId ) , .O( u_ff3e ) );
133502                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133503                  		if ( ! Sys_Clk_RstN )
133504                  			u_12ab &lt;= #1.0 ( 5'b0 );
133505                  		else if ( OrdKeyEn [7] )
133506                  			u_12ab &lt;= #1.0 ( Ord_Key );
133507                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133508                  		if ( ! Sys_Clk_RstN )
133509                  			u_83d6 &lt;= #1.0 ( 5'b0 );
133510                  		else if ( OrdKeyEn [6] )
133511                  			u_83d6 &lt;= #1.0 ( Ord_Key );
133512                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133513                  		if ( ! Sys_Clk_RstN )
133514                  			u_fdab &lt;= #1.0 ( 5'b0 );
133515                  		else if ( OrdKeyEn [5] )
133516     1/1          			u_fdab &lt;= #1.0 ( Ord_Key );
133517     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
133518     <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
133519     <font color = "red">0/1     ==>  			u_96cc &lt;= #1.0 ( 5'b0 );</font>
133520     <font color = "red">0/1     ==>  		else if ( OrdKeyEn [4] )</font>
133521     1/1          			u_96cc &lt;= #1.0 ( Ord_Key );
133522     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
133523                  		if ( ! Sys_Clk_RstN )
133524                  			u_7586 &lt;= #1.0 ( 5'b0 );
133525                  		else if ( OrdKeyEn [3] )
133526                  			u_7586 &lt;= #1.0 ( Ord_Key );
133527                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133528                  		if ( ! Sys_Clk_RstN )
133529                  			u_b1cc &lt;= #1.0 ( 5'b0 );
133530                  		else if ( OrdKeyEn [2] )
133531                  			u_b1cc &lt;= #1.0 ( Ord_Key );
133532                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133533                  		if ( ! Sys_Clk_RstN )
133534                  			u_8c59 &lt;= #1.0 ( 5'b0 );
133535                  		else if ( OrdKeyEn [1] )
133536                  			u_8c59 &lt;= #1.0 ( Ord_Key );
133537                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133538                  		if ( ! Sys_Clk_RstN )
133539                  			u_b04c &lt;= #1.0 ( 5'b0 );
133540                  		else if ( OrdKeyEn [0] )
133541                  			u_b04c &lt;= #1.0 ( Ord_Key );
133542                  	rsnoc_z_H_R_U_C_C_A_eb725436 Ica(
133543                  		.CxtUsed( CxtUsed )
133544                  	,	.FreeCxt( u_e36 )
133545                  	,	.FreeVld( RspDlyLastNext )
133546                  	,	.NewCxt( CxtId )
133547                  	,	.NewRdy( Rdy_CxtAlloc )
133548                  	,	.NewVld( Vld_CxtAlloc )
133549                  	,	.Sys_Clk( Sys_Clk )
133550                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
133551                  	,	.Sys_Clk_En( Sys_Clk_En )
133552                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
133553                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
133554                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
133555                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
133556                  	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
133557                  	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
133558                  	);
133559                  	assign CmdTx_CxtId = Cxt_Id;
133560                  	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( CxtId ) , .O( Cxt_Id ) );
133561                  	assign CmdTx_MatchId = CmdRx_MatchId;
133562                  	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
133563                  	assign CmdTx_StrmValid = CmdRx_StrmValid;
133564                  	assign CmdTx_Vld = CmdRx_Vld;
133565                  	rsnoc_z_T_C_S_C_L_R_E_z_8 ue41( .I( CxtId ) , .O( u_5c97 ) );
133566                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133567                  		if ( ! Sys_Clk_RstN )
133568                  			Cxt_IdR &lt;= #1.0 ( 3'b0 );
133569                  		else if ( Vld_CxtAlloc )
133570                  			Cxt_IdR &lt;= #1.0 ( u_5c97 );
133571                  	assign u_2393 = GenRx_Req_Data;
133572                  	assign u_828c = u_2393;
133573                  	assign upreStrm_Len1W = u_828c [7:0];
133574                  	assign Len1W = upreStrm_Len1W;
133575                  	assign upreStrm_AddrLsb = u_828c [18:12];
133576                  	assign Addr = upreStrm_AddrLsb;
133577                  	assign u_c4ee = Addr [6:2];
133578                  	assign u_b175 = GenRx_Req_Data [31:28];
133579                  	assign u_52b6 = RxPre &amp; u_b175 == 4'b1101;
133580                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133581                  		if ( ! Sys_Clk_RstN )
133582                  			Cxt_StrmLen1wOrAddrw &lt;= #1.0 ( 2'b0 );
133583                  		else if ( u_52b6 &amp; CmdRx_Vld &amp; NextTx )
133584                  			Cxt_StrmLen1wOrAddrw &lt;= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
133585                  	assign Cxt_StrmRatio = u_9508 &amp; { 2 { ( GenRx_Req_Opc == 3'b000 ) }  };
133586                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133587     1/1          		if ( ! Sys_Clk_RstN )
133588     1/1          			u_9508 &lt;= #1.0 ( 2'b0 );
133589     1/1          		else if ( CmdRx_Vld &amp; NextTx )
133590     <font color = "red">0/1     ==>  			u_9508 &lt;= #1.0 ( CmdRx_StrmRatio &amp; { 2 { u_52b6 }  } );</font>
                        MISSING_ELSE
133591                  	assign Cxt_StrmType = u_41b0 &amp; GenRx_Req_Opc == 3'b000;
133592                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133593                  		if ( ! Sys_Clk_RstN )
133594                  			u_41b0 &lt;= #1.0 ( 1'b0 );
133595                  		else if ( CmdRx_Vld &amp; NextTx )
133596                  			u_41b0 &lt;= #1.0 ( CmdRx_StrmType &amp; u_52b6 );
133597                  	assign Cxt_Update_BufId = 1'b0;
133598                  	assign Cxt_Update_PktCnt1 = 1'b0;
133599                  	assign Cxt_Used = CxtUsed;
133600                  	assign Cxt_Write = Vld_CxtAlloc;
133601                  	assign CxtOpen = 1'b0;
133602                  	assign u_25bf = CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxAbort &amp; ~ Rdy_CxtAlloc;
133603                  	assign u_da1f = CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxPre &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ Ord_KeyMatch &amp; ~ Rdy_Ord;
133604                  	assign Stall_Ordering_On = CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxAbort &amp; ~ Go_Ord;
133605                  	always @(
133606                  			Stall_Ordering_On  or u_25bf  or u_da1f
133607                  	) begin
133608                  		if ( u_25bf )
133609                  			DbgStall = 3'b001 ;
133610                  		else if ( u_da1f )
133611                  			DbgStall = 3'b011 ;
133612                  		else if ( Stall_Ordering_On )
133613                  			DbgStall = 3'b100 ;
133614                  		else	DbgStall = 3'b000 ;
133615                  	end
133616                  	assign GenRx_Req_Rdy = GenTx_Req_Rdy &amp; ( CmdRx_Vld &amp; GoPkt | ~ CmdRx_Vld );
133617                  	assign GenTx_Req_Addr = GenRx_Req_Addr &amp; IdInfo_AddrMask;
133618                  	assign GenTx_Req_Be = GenRx_Req_Be;
133619                  	assign GenTx_Req_BurstType = GenRx_Req_BurstType;
133620                  	assign GenTx_Req_Data = GenRx_Req_Data;
133621                  	assign GenTx_Req_Last = GenRx_Req_Last;
133622                  	assign GenTx_Req_Len1 = GenRx_Req_Len1;
133623                  	assign GenTx_Req_Lock = GenRx_Req_Lock;
133624                  	assign GenTx_Req_Opc = GenRx_Req_Opc;
133625     1/1          	assign GenTx_Req_SeqId = GenRx_Req_SeqId;
133626     1/1          	assign GenTx_Req_SeqUnOrdered = GenRx_Req_SeqUnOrdered;
133627     1/1          	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique;
133628     <font color = "red">0/1     ==>  	assign GenTx_Req_User = GenRx_Req_User;</font>
                        MISSING_ELSE
133629                  	assign IdInfo_Id = CmdRx_MatchId &amp; ~ { 3 { ( CmdRx_MatchId == 3'b111 ) }  };
133630                  	assign Shortage =
133631                  					( ~ Go_CxtAlloc | ~ Ord_KeyMatch &amp; ~ Rdy_Ord &amp; ~ ( GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ RxPre ) )
133632                  				&amp;
133633                  				CmdRx_Vld
133634                  			&amp;
133635                  			GenRx_Req_Vld
133636                  		&amp;	~ RxAbort;
133637                  	assign u_a05e = Ord_KeyMatchId [0];
133638                  	assign u_bcd8 = Ord_KeyMatchId [1];
133639                  	assign u_dd5 = Ord_KeyMatchId [2];
133640                  	assign u_28a9 = Ord_KeyMatchId [3];
133641                  	assign u_79c7 = Ord_KeyMatchId [4];
133642                  	assign u_6405 = Ord_KeyMatchId [5];
133643                  	assign u_f42d = Ord_KeyMatchId [6];
133644                  	assign u_7d22 = Ord_KeyMatchId [7];
133645                  	assign Stall_Ordering_Id = u_6cd9;
133646                  	always @(
133647                  			OrdCam_0_Val
133648                  			 or
133649                  			OrdCam_1_Val
133650                  			 or
133651                  			OrdCam_2_Val
133652                  			 or
133653                  			OrdCam_3_Val
133654                  			 or
133655                  			OrdCam_4_Val
133656                  			 or
133657                  			OrdCam_5_Val
133658                  			 or
133659                  			OrdCam_6_Val
133660                  			 or
133661                  			OrdCam_7_Val
133662                  			 or
133663                  			u_28a9
133664                  			 or
133665                  			u_6405
133666                  			 or
133667                  			u_79c7
133668                  			 or
133669                  			u_7d22
133670                  			 or
133671                  			u_a05e
133672                  			 or
133673                  			u_bcd8
133674                  			 or
133675                  			u_dd5
133676                  			 or
133677                  			u_f42d
133678                  	) begin
133679                  		if ( u_a05e )
133680                  			u_6cd9 = OrdCam_0_Val ;
133681                  		else if ( u_bcd8 )
133682                  			u_6cd9 = OrdCam_1_Val ;
133683                  		else if ( u_dd5 )
133684                  			u_6cd9 = OrdCam_2_Val ;
133685                  		else if ( u_28a9 )
133686                  			u_6cd9 = OrdCam_3_Val ;
133687                  		else if ( u_79c7 )
133688                  			u_6cd9 = OrdCam_4_Val ;
133689                  		else if ( u_6405 )
133690                  			u_6cd9 = OrdCam_5_Val ;
133691                  		else if ( u_f42d )
133692                  			u_6cd9 = OrdCam_6_Val ;
133693                  		else if ( u_7d22 )
133694                  			u_6cd9 = OrdCam_7_Val ;
133695                  		else	u_6cd9 = 4'b0 ;
133696                  	end
133697                  	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle;
133698                  	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
133699                  	// synopsys translate_off
133700                  	// synthesis translate_off
133701                  	always @( posedge Sys_Clk )
133702                  		if ( Sys_Clk == 1'b1 )
133703                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
133704                  				dontStop = 0;
133705                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
133706     1/1          				if (!dontStop) begin
133707     1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[G2T] - Illegal SrcId val considering the srcIdMask.&quot; );
133708     <font color = "red">0/1     ==>  					$stop;</font>
133709     <font color = "red">0/1     ==>  				end</font>
133710     <font color = "red">0/1     ==>  			end</font>
133711     <font color = "red">0/1     ==>  	// synthesis translate_on</font>
133712     <font color = "red">0/1     ==>  	// synopsys translate_on</font>
133713     <font color = "red">0/1     ==>  	// synopsys translate_off</font>
133714                  	// synthesis translate_off
133715                  	always @( posedge Sys_Clk )
133716                  		if ( Sys_Clk == 1'b1 )
133717                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_0_PndCnt == 4'b1111 &amp; u_8264 &amp; ~ u_e82a ) !== 1'b0 ) begin
133718     1/1          				dontStop = 0;
133719     <font color = "red">0/1     ==>  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;</font>
133720     <font color = "red">0/1     ==>  				if (!dontStop) begin</font>
133721     <font color = "red">0/1     ==>  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.0.PndCnt overflow.&quot; );</font>
133722     1/1          					$stop;
133723     <font color = "red">0/1     ==>  				end</font>
133724                  			end
133725                  	// synthesis translate_on
133726                  	// synopsys translate_on
133727                  	// synopsys translate_off
133728                  	// synthesis translate_off
133729                  	always @( posedge Sys_Clk )
133730                  		if ( Sys_Clk == 1'b1 )
133731                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_0_PndCnt == 4'b0 &amp; ~ u_8264 &amp; u_e82a ) !== 1'b0 ) begin
133732                  				dontStop = 0;
133733                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
133734                  				if (!dontStop) begin
133735                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.0.PndCnt underflow.&quot; );
133736                  					$stop;
133737                  				end
133738                  			end
133739                  	// synthesis translate_on
133740                  	// synopsys translate_on
133741                  	// synopsys translate_off
133742                  	// synthesis translate_off
133743                  	always @( posedge Sys_Clk )
133744                  		if ( Sys_Clk == 1'b1 )
133745                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_1_PndCnt == 4'b1111 &amp; u_b310 &amp; ~ u_f650 ) !== 1'b0 ) begin
133746                  				dontStop = 0;
133747                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
133748                  				if (!dontStop) begin
133749                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.1.PndCnt overflow.&quot; );
133750                  					$stop;
133751                  				end
133752                  			end
133753                  	// synthesis translate_on
133754                  	// synopsys translate_on
133755                  	// synopsys translate_off
133756                  	// synthesis translate_off
133757                  	always @( posedge Sys_Clk )
133758                  		if ( Sys_Clk == 1'b1 )
133759                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_1_PndCnt == 4'b0 &amp; ~ u_b310 &amp; u_f650 ) !== 1'b0 ) begin
133760                  				dontStop = 0;
133761                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
133762                  				if (!dontStop) begin
133763                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.1.PndCnt underflow.&quot; );
133764                  					$stop;
133765                  				end
133766                  			end
133767                  	// synthesis translate_on
133768                  	// synopsys translate_on
133769                  	// synopsys translate_off
133770                  	// synthesis translate_off
133771                  	always @( posedge Sys_Clk )
133772                  		if ( Sys_Clk == 1'b1 )
133773                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_2_PndCnt == 4'b1111 &amp; u_1ed6 &amp; ~ u_e27c ) !== 1'b0 ) begin
133774                  				dontStop = 0;
133775                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
133776                  				if (!dontStop) begin
133777                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.2.PndCnt overflow.&quot; );
133778                  					$stop;
133779                  				end
133780                  			end
133781                  	// synthesis translate_on
133782                  	// synopsys translate_on
133783                  	// synopsys translate_off
133784                  	// synthesis translate_off
133785                  	always @( posedge Sys_Clk )
133786                  		if ( Sys_Clk == 1'b1 )
133787                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_2_PndCnt == 4'b0 &amp; ~ u_1ed6 &amp; u_e27c ) !== 1'b0 ) begin
133788                  				dontStop = 0;
133789                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
133790                  				if (!dontStop) begin
133791                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.2.PndCnt underflow.&quot; );
133792                  					$stop;
133793                  				end
133794                  			end
133795                  	// synthesis translate_on
133796                  	// synopsys translate_on
133797                  	// synopsys translate_off
133798                  	// synthesis translate_off
133799                  	always @( posedge Sys_Clk )
133800                  		if ( Sys_Clk == 1'b1 )
133801                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_3_PndCnt == 4'b1111 &amp; u_aa84 &amp; ~ u_56ac ) !== 1'b0 ) begin
133802                  				dontStop = 0;
133803                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
133804                  				if (!dontStop) begin
133805                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.3.PndCnt overflow.&quot; );
133806                  					$stop;
133807                  				end
133808                  			end
133809                  	// synthesis translate_on
133810                  	// synopsys translate_on
133811                  	// synopsys translate_off
133812                  	// synthesis translate_off
133813                  	always @( posedge Sys_Clk )
133814                  		if ( Sys_Clk == 1'b1 )
133815                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_3_PndCnt == 4'b0 &amp; ~ u_aa84 &amp; u_56ac ) !== 1'b0 ) begin
133816                  				dontStop = 0;
133817                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
133818                  				if (!dontStop) begin
133819                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.3.PndCnt underflow.&quot; );
133820                  					$stop;
133821                  				end
133822                  			end
133823                  	// synthesis translate_on
133824                  	// synopsys translate_on
133825                  	// synopsys translate_off
133826                  	// synthesis translate_off
133827                  	always @( posedge Sys_Clk )
133828                  		if ( Sys_Clk == 1'b1 )
133829                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_4_PndCnt == 4'b1111 &amp; u_afb9 &amp; ~ u_90eb ) !== 1'b0 ) begin
133830                  				dontStop = 0;
133831                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
133832                  				if (!dontStop) begin
133833                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.4.PndCnt overflow.&quot; );
133834                  					$stop;
133835                  				end
133836                  			end
133837                  	// synthesis translate_on
133838                  	// synopsys translate_on
133839                  	// synopsys translate_off
133840                  	// synthesis translate_off
133841                  	always @( posedge Sys_Clk )
133842                  		if ( Sys_Clk == 1'b1 )
133843                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_4_PndCnt == 4'b0 &amp; ~ u_afb9 &amp; u_90eb ) !== 1'b0 ) begin
133844                  				dontStop = 0;
133845                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
133846                  				if (!dontStop) begin
133847                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.4.PndCnt underflow.&quot; );
133848                  					$stop;
133849                  				end
133850                  			end
133851                  	// synthesis translate_on
133852                  	// synopsys translate_on
133853                  	// synopsys translate_off
133854                  	// synthesis translate_off
133855                  	always @( posedge Sys_Clk )
133856                  		if ( Sys_Clk == 1'b1 )
133857                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_5_PndCnt == 4'b1111 &amp; u_e212 &amp; ~ u_4e29 ) !== 1'b0 ) begin
133858                  				dontStop = 0;
133859                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
133860                  				if (!dontStop) begin
133861                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.5.PndCnt overflow.&quot; );
133862                  					$stop;
133863                  				end
133864                  			end
133865                  	// synthesis translate_on
133866                  	// synopsys translate_on
133867                  	// synopsys translate_off
133868                  	// synthesis translate_off
133869                  	always @( posedge Sys_Clk )
133870                  		if ( Sys_Clk == 1'b1 )
133871                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_5_PndCnt == 4'b0 &amp; ~ u_e212 &amp; u_4e29 ) !== 1'b0 ) begin
133872                  				dontStop = 0;
133873                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
133874                  				if (!dontStop) begin
133875                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.5.PndCnt underflow.&quot; );
133876                  					$stop;
133877                  				end
133878                  			end
133879                  	// synthesis translate_on
133880                  	// synopsys translate_on
133881                  	// synopsys translate_off
133882                  	// synthesis translate_off
133883                  	always @( posedge Sys_Clk )
133884                  		if ( Sys_Clk == 1'b1 )
133885                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_6_PndCnt == 4'b1111 &amp; u_b302 &amp; ~ u_7d49 ) !== 1'b0 ) begin
133886                  				dontStop = 0;
133887                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
133888                  				if (!dontStop) begin
133889                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.6.PndCnt overflow.&quot; );
133890                  					$stop;
133891                  				end
133892                  			end
133893                  	// synthesis translate_on
133894                  	// synopsys translate_on
133895                  	// synopsys translate_off
133896                  	// synthesis translate_off
133897                  	always @( posedge Sys_Clk )
133898                  		if ( Sys_Clk == 1'b1 )
133899                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_6_PndCnt == 4'b0 &amp; ~ u_b302 &amp; u_7d49 ) !== 1'b0 ) begin
133900                  				dontStop = 0;
133901                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
133902                  				if (!dontStop) begin
133903                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.6.PndCnt underflow.&quot; );
133904                  					$stop;
133905                  				end
133906                  			end
133907                  	// synthesis translate_on
133908                  	// synopsys translate_on
133909                  	// synopsys translate_off
133910                  	// synthesis translate_off
133911                  	always @( posedge Sys_Clk )
133912                  		if ( Sys_Clk == 1'b1 )
133913                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_7_PndCnt == 4'b1111 &amp; u_5e97 &amp; ~ u_294f ) !== 1'b0 ) begin
133914                  				dontStop = 0;
133915                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
133916                  				if (!dontStop) begin
133917                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.7.PndCnt overflow.&quot; );
133918                  					$stop;
133919                  				end
133920                  			end
133921     1/1          	// synthesis translate_on
133922     <font color = "red">0/1     ==>  	// synopsys translate_on</font>
133923     <font color = "red">0/1     ==>  	// synopsys translate_off</font>
133924     <font color = "red">0/1     ==>  	// synthesis translate_off</font>
133925     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk )</font>
133926     <font color = "red">0/1     ==>  		if ( Sys_Clk == 1'b1 )</font>
133927     <font color = "red">0/1     ==>  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_7_PndCnt == 4'b0 &amp; ~ u_5e97 &amp; u_294f ) !== 1'b0 ) begin</font>
133928     <font color = "red">0/1     ==>  				dontStop = 0;</font>
133929     <font color = "red">0/1     ==>  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;</font>
133930     1/1          				if (!dontStop) begin
133931     1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.7.PndCnt underflow.&quot; );
133932                  					$stop;
133933                  				end
133934                  			end
133935     1/1          	// synthesis translate_on
133936     1/1          	// synopsys translate_on
133937     1/1          	endmodule
133938                  
133939                  `timescale 1ps/1ps
133940     1/1          module rsnoc_z_H_R_G_G2_D_U_7970d468 (
133941     1/1          	CmdRx_StrmLen1MSB
133942     1/1          ,	CmdRx_StrmRatio
133943                  ,	CmdRx_StrmType
133944                  ,	CmdRx_StrmValid
133945                  ,	CmdRx_Vld
133946                  ,	CmdTx_CurIsWrite
133947                  ,	CmdTx_MatchId
133948                  ,	CmdTx_StrmLen1MSB
133949                  ,	CmdTx_StrmRatio
133950                  ,	CmdTx_StrmType
133951                  ,	CmdTx_StrmValid
133952                  ,	CmdTx_Vld
133953                  ,	GenRx_Req_Addr
133954                  ,	GenRx_Req_Be
133955                  ,	GenRx_Req_BurstType
133956                  ,	GenRx_Req_Data
133957                  ,	GenRx_Req_Last
133958                  ,	GenRx_Req_Len1
133959                  ,	GenRx_Req_Lock
133960                  ,	GenRx_Req_Opc
133961                  ,	GenRx_Req_Rdy
133962                  ,	GenRx_Req_SeqId
133963                  ,	GenRx_Req_SeqUnOrdered
133964                  ,	GenRx_Req_SeqUnique
133965                  ,	GenRx_Req_User
133966                  ,	GenRx_Req_Vld
133967                  ,	GenTx_Req_Addr
133968                  ,	GenTx_Req_Be
133969                  ,	GenTx_Req_BurstType
133970                  ,	GenTx_Req_Data
133971                  ,	GenTx_Req_Last
133972                  ,	GenTx_Req_Len1
133973                  ,	GenTx_Req_Lock
133974                  ,	GenTx_Req_Opc
133975                  ,	GenTx_Req_Rdy
133976                  ,	GenTx_Req_SeqId
133977                  ,	GenTx_Req_SeqUnOrdered
133978                  ,	GenTx_Req_SeqUnique
133979                  ,	GenTx_Req_User
133980                  ,	GenTx_Req_Vld
133981                  ,	Sys_Clk
133982                  ,	Sys_Clk_ClkS
133983                  ,	Sys_Clk_En
133984                  ,	Sys_Clk_EnS
133985                  ,	Sys_Clk_RetRstN
133986                  ,	Sys_Clk_RstN
133987                  ,	Sys_Clk_Tm
133988                  ,	Sys_Pwr_Idle
133989                  ,	Sys_Pwr_WakeUp
133990                  ,	Translation_Found
133991                  ,	Translation_Key
133992                  ,	Translation_MatchId
133993                  );
133994                  	input  [1:0]  CmdRx_StrmLen1MSB      ;
133995                  	input  [1:0]  CmdRx_StrmRatio        ;
133996                  	input         CmdRx_StrmType         ;
133997                  	input         CmdRx_StrmValid        ;
133998                  	input         CmdRx_Vld              ;
133999                  	output        CmdTx_CurIsWrite       ;
134000                  	output [2:0]  CmdTx_MatchId          ;
134001                  	output [1:0]  CmdTx_StrmLen1MSB      ;
134002                  	output [1:0]  CmdTx_StrmRatio        ;
134003                  	output        CmdTx_StrmType         ;
134004                  	output        CmdTx_StrmValid        ;
134005                  	output        CmdTx_Vld              ;
134006                  	input  [31:0] GenRx_Req_Addr         ;
134007                  	input  [3:0]  GenRx_Req_Be           ;
134008                  	input         GenRx_Req_BurstType    ;
134009                  	input  [31:0] GenRx_Req_Data         ;
134010                  	input         GenRx_Req_Last         ;
134011                  	input  [5:0]  GenRx_Req_Len1         ;
134012                  	input         GenRx_Req_Lock         ;
134013                  	input  [2:0]  GenRx_Req_Opc          ;
134014                  	output        GenRx_Req_Rdy          ;
134015                  	input  [3:0]  GenRx_Req_SeqId        ;
134016                  	input         GenRx_Req_SeqUnOrdered ;
134017                  	input         GenRx_Req_SeqUnique    ;
134018                  	input  [7:0]  GenRx_Req_User         ;
134019                  	input         GenRx_Req_Vld          ;
134020                  	output [31:0] GenTx_Req_Addr         ;
134021                  	output [3:0]  GenTx_Req_Be           ;
134022                  	output        GenTx_Req_BurstType    ;
134023                  	output [31:0] GenTx_Req_Data         ;
134024                  	output        GenTx_Req_Last         ;
134025                  	output [5:0]  GenTx_Req_Len1         ;
134026                  	output        GenTx_Req_Lock         ;
134027                  	output [2:0]  GenTx_Req_Opc          ;
134028                  	input         GenTx_Req_Rdy          ;
134029                  	output [3:0]  GenTx_Req_SeqId        ;
134030                  	output        GenTx_Req_SeqUnOrdered ;
134031                  	output        GenTx_Req_SeqUnique    ;
134032                  	output [7:0]  GenTx_Req_User         ;
134033                  	output        GenTx_Req_Vld          ;
134034                  	input         Sys_Clk                ;
134035                  	input         Sys_Clk_ClkS           ;
134036                  	input         Sys_Clk_En             ;
134037                  	input         Sys_Clk_EnS            ;
134038                  	input         Sys_Clk_RetRstN        ;
134039                  	input         Sys_Clk_RstN           ;
134040                  	input         Sys_Clk_Tm             ;
134041                  	output        Sys_Pwr_Idle           ;
134042                  	output        Sys_Pwr_WakeUp         ;
134043                  	input         Translation_Found      ;
134044                  	output [29:0] Translation_Key        ;
134045                  	input  [2:0]  Translation_MatchId    ;
134046                  	assign GenTx_Req_Opc = GenRx_Req_Opc;
134047     <font color = "grey">unreachable  </font>	assign CmdTx_Vld = CmdRx_Vld;
134048     <font color = "grey">unreachable  </font>	assign CmdTx_CurIsWrite = ( GenTx_Req_Opc == 3'b100 | GenTx_Req_Opc == 3'b101 ) &amp; CmdTx_Vld;
134049     <font color = "grey">unreachable  </font>	assign CmdTx_MatchId = Translation_MatchId | { 3 { ( ~ Translation_Found ) }  };
134050     <font color = "grey">unreachable  </font>	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
                   <font color = "red">==>  MISSING_ELSE</font>
134051     <font color = "grey">unreachable  </font>	assign CmdTx_StrmRatio = CmdRx_StrmRatio;
134052     <font color = "grey">unreachable  </font>	assign CmdTx_StrmType = CmdRx_StrmType;
134053     <font color = "grey">unreachable  </font>	assign CmdTx_StrmValid = CmdRx_StrmValid;
134054                  	assign GenRx_Req_Rdy = GenTx_Req_Rdy;
                   <font color = "red">==>  MISSING_ELSE</font>
134055                  	assign GenTx_Req_Addr = GenRx_Req_Addr;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod758.html" >rsnoc_z_H_R_G_T2_U_U_33ec08d7</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>30</td><td>1</td><td>3.33</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>30</td><td>1</td><td>3.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133045
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133050
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133064
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133077
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : (u_f924 ? Req1_AddLd0 : Rsp_NextAddr))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133077
 SUB-EXPRESSION (u_f924 ? Req1_AddLd0 : Rsp_NextAddr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133095
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133101
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133130
 EXPRESSION (u_5b82 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133181
 EXPRESSION (u_32d2 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133232
 EXPRESSION (u_c4df ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133283
 EXPRESSION (u_dc7c ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133334
 EXPRESSION (u_26c3 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133385
 EXPRESSION (u_a4cf ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133436
 EXPRESSION (u_7e1c ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133667
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod758.html" >rsnoc_z_H_R_G_T2_U_U_33ec08d7</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">535</td>
<td class="rt">2</td>
<td class="rt">0.37  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8400</td>
<td class="rt">8</td>
<td class="rt">0.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4200</td>
<td class="rt">5</td>
<td class="rt">0.12  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4200</td>
<td class="rt">3</td>
<td class="rt">0.07  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">57</td>
<td class="rt">2</td>
<td class="rt">3.51  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1030</td>
<td class="rt">7</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">515</td>
<td class="rt">4</td>
<td class="rt">0.78  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">515</td>
<td class="rt">3</td>
<td class="rt">0.58  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">478</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">7370</td>
<td class="rt">1</td>
<td class="rt">0.01  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">3685</td>
<td class="rt">1</td>
<td class="rt">0.03  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">3685</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_115a[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_122f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_14f9[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_15c2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1707[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1db3[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_239[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_268f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_26c3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2764[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2ff5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3027[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_30c4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_324d[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_32d2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_34a9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_355c[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3918[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_39e0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3c2f[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d5f[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3e7[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3e96[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_406b[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43f9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_46e[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_471b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4f8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4fa8[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_52bf[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_54c7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_58e2[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5b82</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5de3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f7b[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6303</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6528[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6751[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6e8d[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_72_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_72_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7395[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_751d[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7883</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_78d0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7b3e[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7e1c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_80eb[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8685[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8b44[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_90a1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_935f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_956[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_973a[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a02b[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a29e[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a31a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a479[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a4cf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab91[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_afb9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b04b[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b65c[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b95b[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb4d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bd10[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bd7c[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c12a[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c295[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4df</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4ee[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c6b6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c9ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_13[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_19[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_2[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_8[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc5c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc8b[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d470[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_13[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_14</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_19[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_2[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_8[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dade[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dc7c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dd40[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dd45</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e423[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e4ef[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e7c6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e930[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ec93[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f0e1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f2f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f3e1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f42[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f463[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f5ac[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f924</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fca5[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fe8d[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_feab[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ChainVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CtxFreeId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_2[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_3[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_4[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_5[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_6[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_7[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtFreeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtUsed[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrWrCxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyDatum[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextRsp0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextRsp1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTrn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTxPkt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBePld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PostRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PostVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddMdL[22:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddNttp[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_KeyId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_OrdId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RawAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Strm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqGenSeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqHeadXfer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqNormSeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqPreStrm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_CxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_NextAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_NextAddr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp_NextAddr[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_CxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_CxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp2_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_CxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnGate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxBypData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktCxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPush</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapGn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPipeIn_Opc_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uReq1_Opc_caseSel[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRsp_NextAddr_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRsp_Status_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_471b_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_7395_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_8685_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_a29e_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_ab91_caseSel[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_c12a_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_cc5c_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_dd40_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_f42_caseSel[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_fca5_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod758.html" >rsnoc_z_H_R_G_T2_U_U_33ec08d7</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">251</td>
<td class="rt">122</td>
<td class="rt">48.61 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">133667</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">133042</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">133047</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">133053</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">133061</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">133067</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">133074</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">133092</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">133098</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133103</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133108</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">133114</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133122</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">133127</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133144</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133149</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133154</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133159</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">133165</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133173</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">133178</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133200</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133205</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133210</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">133216</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133224</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">133229</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133246</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133251</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133256</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133261</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">133267</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133275</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">133280</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133297</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133302</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133307</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133312</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">133318</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133326</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">133331</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133348</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133353</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133358</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133363</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">133369</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133377</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">133382</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133399</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133404</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133409</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133414</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">133420</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133428</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">133433</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133450</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133455</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">133460</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">133484</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">133516</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133587</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">133625</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">133706</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">133718</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">133921</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">133935</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">133940</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133667     			u_79c7
           			      
133668     			 or
           			   
133669     			u_7d22
           			      
133670     			 or
           			   
133671     			u_a05e
           			      
133672     			 or
           			   
133673     			u_bcd8
           			      
133674     			 or
           			   
133675     			u_dd5
           			     
133676     			 or
           			   
133677     			u_f42d
           			      
133678     	) begin
           	       
133679     		if ( u_a05e )
           		             
133680     			u_6cd9 = OrdCam_0_Val ;
           			                       
133681     		else if ( u_bcd8 )
           		                  
133682     			u_6cd9 = OrdCam_1_Val ;
           			                       
133683     		else if ( u_dd5 )
           		                 
133684     			u_6cd9 = OrdCam_2_Val ;
           			                       
133685     		else if ( u_28a9 )
           		                  
133686     			u_6cd9 = OrdCam_3_Val ;
           			                       
133687     		else if ( u_79c7 )
           		                  
133688     			u_6cd9 = OrdCam_4_Val ;
           			                       
133689     		else if ( u_6405 )
           		                  
133690     			u_6cd9 = OrdCam_5_Val ;
           			                       
133691     		else if ( u_f42d )
           		                  
133692     			u_6cd9 = OrdCam_6_Val ;
           			                       
133693     		else if ( u_7d22 )
           		                  
133694     			u_6cd9 = OrdCam_7_Val ;
           			                       
133695     		else	u_6cd9 = 4'b0 ;
           		    	               
133696     	end
           	   
133697     	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle;
           	                                        
133698     	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
           	                                      
133699     	// synopsys translate_off
           	                         
133700     	// synthesis translate_off
           	                          
133701     	always @( posedge Sys_Clk )
           	                           
133702     		if ( Sys_Clk == 1'b1 )
           		                      
133703     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
133704     				dontStop = 0;
           				             
133705     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
133706     				if (!dontStop) begin
           				                    
133707     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[G2T] - Illegal SrcId val considering the srcIdMask." );
           					                                                                                                                                         
133708     					$stop;
           					      
133709     				end
           				   
133710     			end
           			   
133711     	// synthesis translate_on
           	                         
133712     	// synopsys translate_on
           	                        
133713     	// synopsys translate_off
           	                         
133714     	// synthesis translate_off
           	                          
133715     	always @( posedge Sys_Clk )
           	                           
133716     		if ( Sys_Clk == 1'b1 )
           		                      
133717     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_0_PndCnt == 4'b1111 & u_8264 & ~ u_e82a ) !== 1'b0 ) begin
           			                                                                                                      
133718     				dontStop = 0;
           				             
133719     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
133720     				if (!dontStop) begin
           				                    
133721     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.0.PndCnt overflow." );
           					                                                                                                                      
133722     					$stop;
           					      
133723     				end
           				   
133724     			end
           			   
133725     	// synthesis translate_on
           	                         
133726     	// synopsys translate_on
           	                        
133727     	// synopsys translate_off
           	                         
133728     	// synthesis translate_off
           	                          
133729     	always @( posedge Sys_Clk )
           	                           
133730     		if ( Sys_Clk == 1'b1 )
           		                      
133731     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_0_PndCnt == 4'b0 & ~ u_8264 & u_e82a ) !== 1'b0 ) begin
           			                                                                                                   
133732     				dontStop = 0;
           				             
133733     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
133734     				if (!dontStop) begin
           				                    
133735     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.0.PndCnt underflow." );
           					                                                                                                                       
133736     					$stop;
           					      
133737     				end
           				   
133738     			end
           			   
133739     	// synthesis translate_on
           	                         
133740     	// synopsys translate_on
           	                        
133741     	// synopsys translate_off
           	                         
133742     	// synthesis translate_off
           	                          
133743     	always @( posedge Sys_Clk )
           	                           
133744     		if ( Sys_Clk == 1'b1 )
           		                      
133745     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_1_PndCnt == 4'b1111 & u_b310 & ~ u_f650 ) !== 1'b0 ) begin
           			                                                                                                      
133746     				dontStop = 0;
           				             
133747     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
133748     				if (!dontStop) begin
           				                    
133749     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.1.PndCnt overflow." );
           					                                                                                                                      
133750     					$stop;
           					      
133751     				end
           				   
133752     			end
           			   
133753     	// synthesis translate_on
           	                         
133754     	// synopsys translate_on
           	                        
133755     	// synopsys translate_off
           	                         
133756     	// synthesis translate_off
           	                          
133757     	always @( posedge Sys_Clk )
           	                           
133758     		if ( Sys_Clk == 1'b1 )
           		                      
133759     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_1_PndCnt == 4'b0 & ~ u_b310 & u_f650 ) !== 1'b0 ) begin
           			                                                                                                   
133760     				dontStop = 0;
           				             
133761     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
133762     				if (!dontStop) begin
           				                    
133763     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.1.PndCnt underflow." );
           					                                                                                                                       
133764     					$stop;
           					      
133765     				end
           				   
133766     			end
           			   
133767     	// synthesis translate_on
           	                         
133768     	// synopsys translate_on
           	                        
133769     	// synopsys translate_off
           	                         
133770     	// synthesis translate_off
           	                          
133771     	always @( posedge Sys_Clk )
           	                           
133772     		if ( Sys_Clk == 1'b1 )
           		                      
133773     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_2_PndCnt == 4'b1111 & u_1ed6 & ~ u_e27c ) !== 1'b0 ) begin
           			                                                                                                      
133774     				dontStop = 0;
           				             
133775     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
133776     				if (!dontStop) begin
           				                    
133777     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.2.PndCnt overflow." );
           					                                                                                                                      
133778     					$stop;
           					      
133779     				end
           				   
133780     			end
           			   
133781     	// synthesis translate_on
           	                         
133782     	// synopsys translate_on
           	                        
133783     	// synopsys translate_off
           	                         
133784     	// synthesis translate_off
           	                          
133785     	always @( posedge Sys_Clk )
           	                           
133786     		if ( Sys_Clk == 1'b1 )
           		                      
133787     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_2_PndCnt == 4'b0 & ~ u_1ed6 & u_e27c ) !== 1'b0 ) begin
           			                                                                                                   
133788     				dontStop = 0;
           				             
133789     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
133790     				if (!dontStop) begin
           				                    
133791     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.2.PndCnt underflow." );
           					                                                                                                                       
133792     					$stop;
           					      
133793     				end
           				   
133794     			end
           			   
133795     	// synthesis translate_on
           	                         
133796     	// synopsys translate_on
           	                        
133797     	// synopsys translate_off
           	                         
133798     	// synthesis translate_off
           	                          
133799     	always @( posedge Sys_Clk )
           	                           
133800     		if ( Sys_Clk == 1'b1 )
           		                      
133801     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_3_PndCnt == 4'b1111 & u_aa84 & ~ u_56ac ) !== 1'b0 ) begin
           			                                                                                                      
133802     				dontStop = 0;
           				             
133803     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
133804     				if (!dontStop) begin
           				                    
133805     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.3.PndCnt overflow." );
           					                                                                                                                      
133806     					$stop;
           					      
133807     				end
           				   
133808     			end
           			   
133809     	// synthesis translate_on
           	                         
133810     	// synopsys translate_on
           	                        
133811     	// synopsys translate_off
           	                         
133812     	// synthesis translate_off
           	                          
133813     	always @( posedge Sys_Clk )
           	                           
133814     		if ( Sys_Clk == 1'b1 )
           		                      
133815     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_3_PndCnt == 4'b0 & ~ u_aa84 & u_56ac ) !== 1'b0 ) begin
           			                                                                                                   
133816     				dontStop = 0;
           				             
133817     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
133818     				if (!dontStop) begin
           				                    
133819     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.3.PndCnt underflow." );
           					                                                                                                                       
133820     					$stop;
           					      
133821     				end
           				   
133822     			end
           			   
133823     	// synthesis translate_on
           	                         
133824     	// synopsys translate_on
           	                        
133825     	// synopsys translate_off
           	                         
133826     	// synthesis translate_off
           	                          
133827     	always @( posedge Sys_Clk )
           	                           
133828     		if ( Sys_Clk == 1'b1 )
           		                      
133829     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_4_PndCnt == 4'b1111 & u_afb9 & ~ u_90eb ) !== 1'b0 ) begin
           			                                                                                                      
133830     				dontStop = 0;
           				             
133831     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
133832     				if (!dontStop) begin
           				                    
133833     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.4.PndCnt overflow." );
           					                                                                                                                      
133834     					$stop;
           					      
133835     				end
           				   
133836     			end
           			   
133837     	// synthesis translate_on
           	                         
133838     	// synopsys translate_on
           	                        
133839     	// synopsys translate_off
           	                         
133840     	// synthesis translate_off
           	                          
133841     	always @( posedge Sys_Clk )
           	                           
133842     		if ( Sys_Clk == 1'b1 )
           		                      
133843     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_4_PndCnt == 4'b0 & ~ u_afb9 & u_90eb ) !== 1'b0 ) begin
           			                                                                                                   
133844     				dontStop = 0;
           				             
133845     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
133846     				if (!dontStop) begin
           				                    
133847     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.4.PndCnt underflow." );
           					                                                                                                                       
133848     					$stop;
           					      
133849     				end
           				   
133850     			end
           			   
133851     	// synthesis translate_on
           	                         
133852     	// synopsys translate_on
           	                        
133853     	// synopsys translate_off
           	                         
133854     	// synthesis translate_off
           	                          
133855     	always @( posedge Sys_Clk )
           	                           
133856     		if ( Sys_Clk == 1'b1 )
           		                      
133857     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_5_PndCnt == 4'b1111 & u_e212 & ~ u_4e29 ) !== 1'b0 ) begin
           			                                                                                                      
133858     				dontStop = 0;
           				             
133859     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
133860     				if (!dontStop) begin
           				                    
133861     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.5.PndCnt overflow." );
           					                                                                                                                      
133862     					$stop;
           					      
133863     				end
           				   
133864     			end
           			   
133865     	// synthesis translate_on
           	                         
133866     	// synopsys translate_on
           	                        
133867     	// synopsys translate_off
           	                         
133868     	// synthesis translate_off
           	                          
133869     	always @( posedge Sys_Clk )
           	                           
133870     		if ( Sys_Clk == 1'b1 )
           		                      
133871     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_5_PndCnt == 4'b0 & ~ u_e212 & u_4e29 ) !== 1'b0 ) begin
           			                                                                                                   
133872     				dontStop = 0;
           				             
133873     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
133874     				if (!dontStop) begin
           				                    
133875     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.5.PndCnt underflow." );
           					                                                                                                                       
133876     					$stop;
           					      
133877     				end
           				   
133878     			end
           			   
133879     	// synthesis translate_on
           	                         
133880     	// synopsys translate_on
           	                        
133881     	// synopsys translate_off
           	                         
133882     	// synthesis translate_off
           	                          
133883     	always @( posedge Sys_Clk )
           	                           
133884     		if ( Sys_Clk == 1'b1 )
           		                      
133885     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_6_PndCnt == 4'b1111 & u_b302 & ~ u_7d49 ) !== 1'b0 ) begin
           			                                                                                                      
133886     				dontStop = 0;
           				             
133887     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
133888     				if (!dontStop) begin
           				                    
133889     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.6.PndCnt overflow." );
           					                                                                                                                      
133890     					$stop;
           					      
133891     				end
           				   
133892     			end
           			   
133893     	// synthesis translate_on
           	                         
133894     	// synopsys translate_on
           	                        
133895     	// synopsys translate_off
           	                         
133896     	// synthesis translate_off
           	                          
133897     	always @( posedge Sys_Clk )
           	                           
133898     		if ( Sys_Clk == 1'b1 )
           		                      
133899     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_6_PndCnt == 4'b0 & ~ u_b302 & u_7d49 ) !== 1'b0 ) begin
           			                                                                                                   
133900     				dontStop = 0;
           				             
133901     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
133902     				if (!dontStop) begin
           				                    
133903     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.6.PndCnt underflow." );
           					                                                                                                                       
133904     					$stop;
           					      
133905     				end
           				   
133906     			end
           			   
133907     	// synthesis translate_on
           	                         
133908     	// synopsys translate_on
           	                        
133909     	// synopsys translate_off
           	                         
133910     	// synthesis translate_off
           	                          
133911     	always @( posedge Sys_Clk )
           	                           
133912     		if ( Sys_Clk == 1'b1 )
           		                      
133913     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_7_PndCnt == 4'b1111 & u_5e97 & ~ u_294f ) !== 1'b0 ) begin
           			                                                                                                      
133914     				dontStop = 0;
           				             
133915     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
133916     				if (!dontStop) begin
           				                    
133917     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.7.PndCnt overflow." );
           					                                                                                                                      
133918     					$stop;
           					      
133919     				end
           				   
133920     			end
           			   
133921     	// synthesis translate_on
           	                         
133922     	// synopsys translate_on
           	                        
133923     	// synopsys translate_off
           	                         
133924     	// synthesis translate_off
           	                          
133925     	always @( posedge Sys_Clk )
           	                           
133926     		if ( Sys_Clk == 1'b1 )
           		                      
133927     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_7_PndCnt == 4'b0 & ~ u_5e97 & u_294f ) !== 1'b0 ) begin
           			                                                                                                   
133928     				dontStop = 0;
           				             
133929     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
133930     				if (!dontStop) begin
           				                    
133931     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.7.PndCnt underflow." );
           					                                                                                                                       
133932     					$stop;
           					      
133933     				end
           				   
133934     			end
           			   
133935     	// synthesis translate_on
           	                         
133936     	// synopsys translate_on
           	                        
133937     	endmodule
           	         
133938     
           
133939     `timescale 1ps/1ps
                             
133940     module rsnoc_z_H_R_G_G2_D_U_7970d468 (
                                                 
133941     	CmdRx_StrmLen1MSB
           	                 
133942     ,	CmdRx_StrmRatio
            	               
133943     ,	CmdRx_StrmType
            	              
133944     ,	CmdRx_StrmValid
            	               
133945     ,	CmdRx_Vld
            	         
133946     ,	CmdTx_CurIsWrite
            	                
133947     ,	CmdTx_MatchId
            	             
133948     ,	CmdTx_StrmLen1MSB
            	                 
133949     ,	CmdTx_StrmRatio
            	               
133950     ,	CmdTx_StrmType
            	              
133951     ,	CmdTx_StrmValid
            	               
133952     ,	CmdTx_Vld
            	         
133953     ,	GenRx_Req_Addr
            	              
133954     ,	GenRx_Req_Be
            	            
133955     ,	GenRx_Req_BurstType
            	                   
133956     ,	GenRx_Req_Data
            	              
133957     ,	GenRx_Req_Last
            	              
133958     ,	GenRx_Req_Len1
            	              
133959     ,	GenRx_Req_Lock
            	              
133960     ,	GenRx_Req_Opc
            	             
133961     ,	GenRx_Req_Rdy
            	             
133962     ,	GenRx_Req_SeqId
            	               
133963     ,	GenRx_Req_SeqUnOrdered
            	                      
133964     ,	GenRx_Req_SeqUnique
            	                   
133965     ,	GenRx_Req_User
            	              
133966     ,	GenRx_Req_Vld
            	             
133967     ,	GenTx_Req_Addr
            	              
133968     ,	GenTx_Req_Be
            	            
133969     ,	GenTx_Req_BurstType
            	                   
133970     ,	GenTx_Req_Data
            	              
133971     ,	GenTx_Req_Last
            	              
133972     ,	GenTx_Req_Len1
            	              
133973     ,	GenTx_Req_Lock
            	              
133974     ,	GenTx_Req_Opc
            	             
133975     ,	GenTx_Req_Rdy
            	             
133976     ,	GenTx_Req_SeqId
            	               
133977     ,	GenTx_Req_SeqUnOrdered
            	                      
133978     ,	GenTx_Req_SeqUnique
            	                   
133979     ,	GenTx_Req_User
            	              
133980     ,	GenTx_Req_Vld
            	             
133981     ,	Sys_Clk
            	       
133982     ,	Sys_Clk_ClkS
            	            
133983     ,	Sys_Clk_En
            	          
133984     ,	Sys_Clk_EnS
            	           
133985     ,	Sys_Clk_RetRstN
            	               
133986     ,	Sys_Clk_RstN
            	            
133987     ,	Sys_Clk_Tm
            	          
133988     ,	Sys_Pwr_Idle
            	            
133989     ,	Sys_Pwr_WakeUp
            	              
133990     ,	Translation_Found
            	                 
133991     ,	Translation_Key
            	               
133992     ,	Translation_MatchId
            	                   
133993     );
             
133994     	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
133995     	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
133996     	input         CmdRx_StrmType         ;
           	                                      
133997     	input         CmdRx_StrmValid        ;
           	                                      
133998     	input         CmdRx_Vld              ;
           	                                      
133999     	output        CmdTx_CurIsWrite       ;
           	                                      
134000     	output [2:0]  CmdTx_MatchId          ;
           	                                      
134001     	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
134002     	output [1:0]  CmdTx_StrmRatio        ;
           	                                      
134003     	output        CmdTx_StrmType         ;
           	                                      
134004     	output        CmdTx_StrmValid        ;
           	                                      
134005     	output        CmdTx_Vld              ;
           	                                      
134006     	input  [31:0] GenRx_Req_Addr         ;
           	                                      
134007     	input  [3:0]  GenRx_Req_Be           ;
           	                                      
134008     	input         GenRx_Req_BurstType    ;
           	                                      
134009     	input  [31:0] GenRx_Req_Data         ;
           	                                      
134010     	input         GenRx_Req_Last         ;
           	                                      
134011     	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
134012     	input         GenRx_Req_Lock         ;
           	                                      
134013     	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
134014     	output        GenRx_Req_Rdy          ;
           	                                      
134015     	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
134016     	input         GenRx_Req_SeqUnOrdered ;
           	                                      
134017     	input         GenRx_Req_SeqUnique    ;
           	                                      
134018     	input  [7:0]  GenRx_Req_User         ;
           	                                      
134019     	input         GenRx_Req_Vld          ;
           	                                      
134020     	output [31:0] GenTx_Req_Addr         ;
           	                                      
134021     	output [3:0]  GenTx_Req_Be           ;
           	                                      
134022     	output        GenTx_Req_BurstType    ;
           	                                      
134023     	output [31:0] GenTx_Req_Data         ;
           	                                      
134024     	output        GenTx_Req_Last         ;
           	                                      
134025     	output [5:0]  GenTx_Req_Len1         ;
           	                                      
134026     	output        GenTx_Req_Lock         ;
           	                                      
134027     	output [2:0]  GenTx_Req_Opc          ;
           	                                      
134028     	input         GenTx_Req_Rdy          ;
           	                                      
134029     	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
134030     	output        GenTx_Req_SeqUnOrdered ;
           	                                      
134031     	output        GenTx_Req_SeqUnique    ;
           	                                      
134032     	output [7:0]  GenTx_Req_User         ;
           	                                      
134033     	output        GenTx_Req_Vld          ;
           	                                      
134034     	input         Sys_Clk                ;
           	                                      
134035     	input         Sys_Clk_ClkS           ;
           	                                      
134036     	input         Sys_Clk_En             ;
           	                                      
134037     	input         Sys_Clk_EnS            ;
           	                                      
134038     	input         Sys_Clk_RetRstN        ;
           	                                      
134039     	input         Sys_Clk_RstN           ;
           	                                      
134040     	input         Sys_Clk_Tm             ;
           	                                      
134041     	output        Sys_Pwr_Idle           ;
           	                                      
134042     	output        Sys_Pwr_WakeUp         ;
           	                                      
134043     	input         Translation_Found      ;
           	                                      
134044     	output [29:0] Translation_Key        ;
           	                                      
134045     	input  [2:0]  Translation_MatchId    ;
           	                                      
134046     	assign GenTx_Req_Opc = GenRx_Req_Opc;
           	                                     
134047     	assign CmdTx_Vld = CmdRx_Vld;
           	                             
134048     	assign CmdTx_CurIsWrite = ( GenTx_Req_Opc == 3'b100 | GenTx_Req_Opc == 3'b101 ) & CmdTx_Vld;
           	                                                                                            
134049     	assign CmdTx_MatchId = Translation_MatchId | { 3 { ( ~ Translation_Found ) }  };
           	                                                                                
134050     	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
134051     	assign CmdTx_StrmRatio = CmdRx_StrmRatio;
           	                                         
134052     	assign CmdTx_StrmType = CmdRx_StrmType;
           	                                       
134053     	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
134054     	assign GenRx_Req_Rdy = GenTx_Req_Rdy;
           	                                     
134055     	assign GenTx_Req_Addr = GenRx_Req_Addr;
           	                                       
134056     	assign GenTx_Req_Be = GenRx_Req_Be;
           	                                   
134057     	assign GenTx_Req_BurstType = GenRx_Req_BurstType;
           	                                                 
134058     	assign GenTx_Req_Data = GenRx_Req_Data;
           	                                       
134059     	assign GenTx_Req_Last = GenRx_Req_Last;
           	                                       
134060     	assign GenTx_Req_Len1 = GenRx_Req_Len1;
           	                                       
134061     	assign GenTx_Req_Lock = GenRx_Req_Lock;
           	                                       
134062     	assign GenTx_Req_SeqId = GenRx_Req_SeqId;
           	                                         
134063     	assign GenTx_Req_SeqUnOrdered = GenRx_Req_SeqUnOrdered;
           	                                                       
134064     	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique;
           	                                                 
134065     	assign GenTx_Req_User = GenRx_Req_User;
           	                                       
134066     	assign GenTx_Req_Vld = GenRx_Req_Vld;
           	                                     
134067     	assign Sys_Pwr_Idle = 1'b1;
           	                           
134068     	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
           	                                      
134069     	assign Translation_Key = { GenRx_Req_Addr [31:2] };
           	                                                   
134070     endmodule
                    
134071     
           
134072     `timescale 1ps/1ps
                             
134073     module rsnoc_z_H_R_G_G2_R_U_7970d468 (
                                                 
134074     	Cxt_First
           	         
134075     ,	Cxt_OrdPtr
            	          
134076     ,	Cxt_StrmLen1wOrAddrw
            	                    
134077     ,	Cxt_StrmRatio
            	             
134078     ,	Cxt_StrmType
            	            
134079     ,	CxtOpen
            	       
134080     ,	ErrPld
            	      
134081     ,	GenTx_Rsp_Data
            	              
134082     ,	GenTx_Rsp_Last
            	              
134083     ,	GenTx_Rsp_Opc
            	             
134084     ,	GenTx_Rsp_Rdy
            	             
134085     ,	GenTx_Rsp_SeqId
            	               
134086     ,	GenTx_Rsp_SeqUnOrdered
            	                      
134087     ,	GenTx_Rsp_Status
            	                
134088     ,	GenTx_Rsp_Vld
            	             
134089     ,	ResponsePipe_Cxt_StrmLen1wOrAddrw
            	                                 
134090     ,	ResponsePipe_Cxt_StrmRatio
            	                          
134091     ,	ResponsePipe_Cxt_StrmType
            	                         
134092     ,	ResponsePipe_Rsp_CxtId
            	                      
134093     ,	ResponsePipe_Rsp_LastFrag
            	                         
134094     ,	Rsp_CxtId
            	         
134095     ,	Rsp_ErrCode
            	           
134096     ,	Rsp_GenLast
            	           
134097     ,	Rsp_GenNext
            	           
134098     ,	Rsp_HeadVld
            	           
134099     ,	Rsp_IsErr
            	         
134100     ,	Rsp_IsWr
            	        
134101     ,	Rsp_LastFrag
            	            
134102     ,	Rsp_Opc
            	       
134103     ,	Rsp_OrdPtr
            	          
134104     ,	Rsp_PktLast
            	           
134105     ,	Rsp_PktNext
            	           
134106     ,	Rx_Data
            	       
134107     ,	Rx_Head
            	       
134108     ,	Rx_Rdy
            	      
134109     ,	Rx_Tail
            	       
134110     ,	Rx_Vld
            	      
134111     ,	Sys_Clk
            	       
134112     ,	Sys_Clk_ClkS
            	            
134113     ,	Sys_Clk_En
            	          
134114     ,	Sys_Clk_EnS
            	           
134115     ,	Sys_Clk_RetRstN
            	               
134116     ,	Sys_Clk_RstN
            	            
134117     ,	Sys_Clk_Tm
            	          
134118     ,	Sys_Pwr_Idle
            	            
134119     ,	Sys_Pwr_WakeUp
            	              
134120     );
             
134121     	input          Cxt_First                         ;
           	                                                  
134122     	input  [3:0]   Cxt_OrdPtr                        ;
           	                                                  
134123     	input  [1:0]   Cxt_StrmLen1wOrAddrw              ;
           	                                                  
134124     	input  [1:0]   Cxt_StrmRatio                     ;
           	                                                  
134125     	input          Cxt_StrmType                      ;
           	                                                  
134126     	input  [7:0]   CxtOpen                           ;
           	                                                  
134127     	input  [7:0]   ErrPld                            ;
           	                                                  
134128     	output [31:0]  GenTx_Rsp_Data                    ;
           	                                                  
134129     	output         GenTx_Rsp_Last                    ;
           	                                                  
134130     	output [2:0]   GenTx_Rsp_Opc                     ;
           	                                                  
134131     	input          GenTx_Rsp_Rdy                     ;
           	                                                  
134132     	output [3:0]   GenTx_Rsp_SeqId                   ;
           	                                                  
134133     	output         GenTx_Rsp_SeqUnOrdered            ;
           	                                                  
134134     	output [1:0]   GenTx_Rsp_Status                  ;
           	                                                  
134135     	output         GenTx_Rsp_Vld                     ;
           	                                                  
134136     	output [1:0]   ResponsePipe_Cxt_StrmLen1wOrAddrw ;
           	                                                  
134137     	output [1:0]   ResponsePipe_Cxt_StrmRatio        ;
           	                                                  
134138     	output         ResponsePipe_Cxt_StrmType         ;
           	                                                  
134139     	output [2:0]   ResponsePipe_Rsp_CxtId            ;
           	                                                  
134140     	output         ResponsePipe_Rsp_LastFrag         ;
           	                                                  
134141     	output [2:0]   Rsp_CxtId                         ;
           	                                                  
134142     	output [2:0]   Rsp_ErrCode                       ;
           	                                                  
134143     	output         Rsp_GenLast                       ;
           	                                                  
134144     	output         Rsp_GenNext                       ;
           	                                                  
134145     	output         Rsp_HeadVld                       ;
           	                                                  
134146     	output         Rsp_IsErr                         ;
           	                                                  
134147     	output         Rsp_IsWr                          ;
           	                                                  
134148     	output         Rsp_LastFrag                      ;
           	                                                  
134149     	output [3:0]   Rsp_Opc                           ;
           	                                                  
134150     	output [3:0]   Rsp_OrdPtr                        ;
           	                                                  
134151     	output         Rsp_PktLast                       ;
           	                                                  
134152     	output         Rsp_PktNext                       ;
           	                                                  
134153     	input  [107:0] Rx_Data                           ;
           	                                                  
134154     	input          Rx_Head                           ;
           	                                                  
134155     	output         Rx_Rdy                            ;
           	                                                  
134156     	input          Rx_Tail                           ;
           	                                                  
134157     	input          Rx_Vld                            ;
           	                                                  
134158     	input          Sys_Clk                           ;
           	                                                  
134159     	input          Sys_Clk_ClkS                      ;
           	                                                  
134160     	input          Sys_Clk_En                        ;
           	                                                  
134161     	input          Sys_Clk_EnS                       ;
           	                                                  
134162     	input          Sys_Clk_RetRstN                   ;
           	                                                  
134163     	input          Sys_Clk_RstN                      ;
           	                                                  
134164     	input          Sys_Clk_Tm                        ;
           	                                                  
134165     	output         Sys_Pwr_Idle                      ;
           	                                                  
134166     	output         Sys_Pwr_WakeUp                    ;
           	                                                  
134167     	wire        u_1036                             ;
           	                                                
134168     	wire [2:0]  u_14f0                             ;
           	                                                
134169     	wire [3:0]  u_2c77                             ;
           	                                                
134170     	wire [3:0]  u_35b1                             ;
           	                                                
134171     	reg  [3:0]  u_44bc                             ;
           	                                                
134172     	wire [7:0]  u_4c36                             ;
           	                                                
134173     	wire [3:0]  u_4f86                             ;
           	                                                
134174     	reg  [5:0]  u_51f2                             ;
           	                                                
134175     	wire [7:0]  u_5ba9                             ;
           	                                                
134176     	wire [30:0] u_624f                             ;
           	                                                
134177     	wire        u_6389_0                           ;
           	                                                
134178     	wire [1:0]  u_6389_1                           ;
           	                                                
134179     	wire [3:0]  u_6389_10                          ;
           	                                                
134180     	wire [1:0]  u_6389_11                          ;
           	                                                
134181     	wire        u_6389_13                          ;
           	                                                
134182     	wire        u_6389_15                          ;
           	                                                
134183     	wire [2:0]  u_6389_16                          ;
           	                                                
134184     	wire        u_6389_18                          ;
           	                                                
134185     	wire        u_6389_19                          ;
           	                                                
134186     	wire [1:0]  u_6389_2                           ;
           	                                                
134187     	wire        u_6389_20                          ;
           	                                                
134188     	wire        u_6389_21                          ;
           	                                                
134189     	wire        u_6389_3                           ;
           	                                                
134190     	wire [31:0] u_6389_4                           ;
           	                                                
134191     	wire        u_6389_7                           ;
           	                                                
134192     	wire [2:0]  u_6389_8                           ;
           	                                                
134193     	wire [13:0] u_63b8                             ;
           	                                                
134194     	wire [7:0]  u_786a                             ;
           	                                                
134195     	reg  [2:0]  u_7c15                             ;
           	                                                
134196     	wire [2:0]  u_7d1d                             ;
           	                                                
134197     	wire [1:0]  u_8bcb                             ;
           	                                                
134198     	wire [1:0]  u_9505                             ;
           	                                                
134199     	wire [7:0]  u_a1a5                             ;
           	                                                
134200     	wire [3:0]  u_a203                             ;
           	                                                
134201     	wire        u_ba23                             ;
           	                                                
134202     	wire [5:0]  u_c4ee                             ;
           	                                                
134203     	wire [1:0]  u_cc61                             ;
           	                                                
134204     	wire [1:0]  u_cc76                             ;
           	                                                
134205     	wire        u_d54f                             ;
           	                                                
134206     	reg  [3:0]  u_db7b                             ;
           	                                                
134207     	wire [3:0]  u_de78                             ;
           	                                                
134208     	wire        u_df6b_0                           ;
           	                                                
134209     	wire [1:0]  u_df6b_1                           ;
           	                                                
134210     	wire [3:0]  u_df6b_10                          ;
           	                                                
134211     	wire [1:0]  u_df6b_11                          ;
           	                                                
134212     	wire        u_df6b_13                          ;
           	                                                
134213     	wire        u_df6b_15                          ;
           	                                                
134214     	wire [2:0]  u_df6b_16                          ;
           	                                                
134215     	wire        u_df6b_18                          ;
           	                                                
134216     	wire        u_df6b_19                          ;
           	                                                
134217     	wire [1:0]  u_df6b_2                           ;
           	                                                
134218     	wire        u_df6b_20                          ;
           	                                                
134219     	wire        u_df6b_21                          ;
           	                                                
134220     	wire        u_df6b_3                           ;
           	                                                
134221     	wire [31:0] u_df6b_4                           ;
           	                                                
134222     	wire        u_df6b_7                           ;
           	                                                
134223     	wire [2:0]  u_df6b_8                           ;
           	                                                
134224     	wire        u_eeda                             ;
           	                                                
134225     	wire        u_fd5e                             ;
           	                                                
134226     	wire [3:0]  Be                                 ;
           	                                                
134227     	wire [31:0] Data                               ;
           	                                                
134228     	wire [31:0] DataMaskErr                        ;
           	                                                
134229     	wire        Expand                             ;
           	                                                
134230     	wire [31:0] GenData                            ;
           	                                                
134231     	wire        LastWord                           ;
           	                                                
134232     	wire [5:0]  RdCnt                              ;
           	                                                
134233     	wire        Response_CondL                     ;
           	                                                
134234     	wire [1:0]  Response_Cxt_StrmLen1wOrAddrw      ;
           	                                                
134235     	wire [1:0]  Response_Cxt_StrmRatio             ;
           	                                                
134236     	wire        Response_Cxt_StrmType              ;
           	                                                
134237     	wire [31:0] Response_DataMaskErr               ;
           	                                                
134238     	wire        Response_GenTx_Rsp_Last            ;
           	                                                
134239     	reg  [2:0]  Response_GenTx_Rsp_Opc             ;
           	                                                
134240     	wire        Response_GenTx_Rsp_Rdy             ;
           	                                                
134241     	wire [3:0]  Response_GenTx_Rsp_SeqId           ;
           	                                                
134242     	reg  [1:0]  Response_GenTx_Rsp_Status          ;
           	                                                
134243     	wire        Response_GenTx_Rsp_Vld             ;
           	                                                
134244     	wire        Response_RdRspData                 ;
           	                                                
134245     	wire [2:0]  Response_Rsp_CxtId                 ;
           	                                                
134246     	wire        Response_Rsp_LastFrag              ;
           	                                                
134247     	wire        Response_RxErr                     ;
           	                                                
134248     	wire        Response_RxRdCont                  ;
           	                                                
134249     	wire        Response_WordErrDflt               ;
           	                                                
134250     	wire        ResponseP_CondL                    ;
           	                                                
134251     	wire [1:0]  ResponseP_Cxt_StrmLen1wOrAddrw     ;
           	                                                
134252     	wire [1:0]  ResponseP_Cxt_StrmRatio            ;
           	                                                
134253     	wire        ResponseP_Cxt_StrmType             ;
           	                                                
134254     	wire [31:0] ResponseP_DataMaskErr              ;
           	                                                
134255     	wire        ResponseP_GenTx_Rsp_Last           ;
           	                                                
134256     	wire [2:0]  ResponseP_GenTx_Rsp_Opc            ;
           	                                                
134257     	wire        ResponseP_GenTx_Rsp_Rdy            ;
           	                                                
134258     	wire [3:0]  ResponseP_GenTx_Rsp_SeqId          ;
           	                                                
134259     	wire [1:0]  ResponseP_GenTx_Rsp_Status         ;
           	                                                
134260     	wire        ResponseP_GenTx_Rsp_Vld            ;
           	                                                
134261     	wire        ResponseP_RdRspData                ;
           	                                                
134262     	wire [2:0]  ResponseP_Rsp_CxtId                ;
           	                                                
134263     	wire        ResponseP_Rsp_LastFrag             ;
           	                                                
134264     	wire        ResponseP_RxErr                    ;
           	                                                
134265     	wire        ResponseP_RxRdCont                 ;
           	                                                
134266     	wire        ResponseP_WordErrDflt              ;
           	                                                
134267     	wire        ResponsePwr_Fwd_Idle               ;
           	                                                
134268     	wire        ResponsePwr_Fwd_WakeUp             ;
           	                                                
134269     	wire        RxCont                             ;
           	                                                
134270     	wire [37:0] RxData                             ;
           	                                                
134271     	wire        RxErr                              ;
           	                                                
134272     	wire        RxFail                             ;
           	                                                
134273     	reg         RxHead                             ;
           	                                                
134274     	wire        RxRd                               ;
           	                                                
134275     	wire        RxRsp                              ;
           	                                                
134276     	wire        RxTail                             ;
           	                                                
134277     	wire        RxUrg                              ;
           	                                                
134278     	wire        RxWr                               ;
           	                                                
134279     	wire        TxVldResponseP                     ;
           	                                                
134280     	wire        WdErr                              ;
           	                                                
134281     	wire        WordErr                            ;
           	                                                
134282     	wire        WrErrRet                           ;
           	                                                
134283     	reg  [1:0]  GenTx_Rsp_Status                   ;
           	                                                
134284     	wire [4:0]  uGenTx_Rsp_Status_caseSel          ;
           	                                                
134285     	wire [3:0]  uResponse_GenTx_Rsp_Opc_caseSel    ;
           	                                                
134286     	wire [2:0]  uResponse_GenTx_Rsp_Status_caseSel ;
           	                                                
134287     	assign u_cc76 = Rx_Data [88:87];
           	                                
134288     	assign RxRsp = Rx_Head & u_cc76 == 2'b10;
           	                                         
134289     	assign u_35b1 = Rx_Data [92:89];
           	                                
134290     	assign RxWr = Rx_Head & ( u_35b1 == 4'b0100 | u_35b1 == 4'b0101 | u_35b1 == 4'b0110 | u_35b1 == 4'b0111 );
           	                                                                                                          
134291     	assign u_fd5e = RxRsp & RxWr;
           	                             
134292     	assign u_9505 = Rx_Data [88:87];
           	                                
134293     	assign RxErr = Rx_Head & u_9505 == 2'b01;
           	                                         
134294     	assign u_8bcb = Rx_Data [88:87];
           	                                
134295     	assign RxFail = Rx_Head & u_8bcb == 2'b11;
           	                                          
134296     	assign u_eeda = RxFail & RxWr;
           	                              
134297     	assign Response_CondL = u_fd5e | RxErr | u_eeda;
           	                                                
134298     	assign u_df6b_0 = Response_CondL;
           	                                 
134299     	assign Response_Cxt_StrmLen1wOrAddrw = Cxt_StrmLen1wOrAddrw;
           	                                                            
134300     	assign u_df6b_1 = Response_Cxt_StrmLen1wOrAddrw;
           	                                                
134301     	assign u_63b8 = Rx_Data [106:93];
           	                                 
134302     	assign u_4f86 = u_63b8 [4:1];
           	                             
134303     	assign u_1036 = Rx_Head & Rx_Vld;
           	                                 
134304     	assign Response_GenTx_Rsp_SeqId = u_1036 ? u_4f86 : u_db7b;
           	                                         <font color = "red">-1-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133042     	input         GenRx_Req_SeqUnique    ;
           	<font color = "green">-1-</font>                                      
133043     	input  [7:0]  GenRx_Req_User         ;
           <font color = "green">	==></font>
133044     	input         GenRx_Req_Vld          ;
           	<font color = "red">-2-</font>                                      
133045     	output [31:0] GenTx_Req_Addr         ;
           	                                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133047     	output        GenTx_Req_BurstType    ;
           	<font color = "green">-1-</font>                                      
133048     	output [31:0] GenTx_Req_Data         ;
           <font color = "green">	==></font>
133049     	output        GenTx_Req_Last         ;
           	<font color = "red">-2-</font>                                      
133050     	output [5:0]  GenTx_Req_Len1         ;
           	                                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133053     	input         GenTx_Req_Rdy          ;
           	<font color = "red">-1-</font>                                      
133054     	output [3:0]  GenTx_Req_SeqId        ;
           <font color = "red">	==></font>
133055     	output        GenTx_Req_SeqUnOrdered ;
           <font color = "red">	==></font>
133056     	output        GenTx_Req_SeqUnique    ;
           <font color = "green">	==></font>
133057     	output [7:0]  GenTx_Req_User         ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133061     	input         NextIsWrite            ;
           	<font color = "green">-1-</font>                                      
133062     	input  [2:0]  Rsp_CxtId              ;
           <font color = "green">	==></font>
133063     	input  [2:0]  Rsp_ErrCode            ;
           	<font color = "red">-2-</font>                                      
133064     	input         Rsp_GenLast            ;
           	                                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133067     	input         Rsp_IsErr              ;
           	<font color = "red">-1-</font>                                      
133068     	input         Rsp_IsWr               ;
           <font color = "green">	==></font>
133069     	input         Rsp_LastFrag           ;
           <font color = "red">	==></font>
133070     	input  [3:0]  Rsp_Opc                ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1'b0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133074     	input  [2:0]  RspDlyCxtId            ;
           	<font color = "green">-1-</font>                                      
133075     	input         RspDlyLastNext         ;
           <font color = "green">	==></font>
133076     	output        Shortage               ;
           	<font color = "red">-2-</font>                                      
133077     	output [3:0]  Stall_Ordering_Id      ;
           	                                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           -4- (u_f924) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133092     	reg         u_14a                             ;
           	<font color = "green">-1-</font>                                               
133093     	wire        u_1ed6                            ;
           <font color = "green">	==></font>
133094     	reg  [3:0]  u_2275                            ;
           	<font color = "red">-2-</font>                                               
133095     	wire [31:0] u_2393                            ;
           	                                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133098     	wire        u_28a9                            ;
           	<font color = "green">-1-</font>                                               
133099     	wire        u_294f                            ;
           <font color = "green">	==></font>
133100     	wire [2:0]  u_2fd                             ;
           	<font color = "red">-2-</font>                                               
133101     	reg  [3:0]  u_3507                            ;
           	                                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133103     	wire        u_4e29                            ;
           	<font color = "green">-1-</font>                                               
133104     	wire        u_52b6                            ;
           <font color = "green">	==></font>
133105     	wire        u_56ac                            ;
           	<font color = "red">-2-</font>                                               
133106     	reg  [3:0]  u_5718                            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133108     	wire        u_5e97                            ;
           	<font color = "green">-1-</font>                                               
133109     	reg         u_5ed                             ;
           <font color = "green">	==></font>
133110     	wire        u_6405                            ;
           	<font color = "red">-2-</font>                                               
133111     	wire        u_6c64                            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133114     	reg  [4:0]  u_7586                            ;
           	<font color = "red">-1-</font>                                               
133115     	wire        u_79c7                            ;
           <font color = "red">	==></font>
133116     	wire        u_7d22                            ;
           <font color = "red">	==></font>
133117     	wire        u_7d49                            ;
           <font color = "green">	==></font>
133118     	wire        u_8264                            ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133122     	wire        u_90eb                            ;
           	<font color = "green">-1-</font>                                               
133123     	reg  [1:0]  u_9508                            ;
           <font color = "green">	==></font>
133124     	reg  [4:0]  u_96cc                            ;
           	<font color = "red">-2-</font>                                               
133125     	wire        u_a05e                            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133127     	wire [7:0]  u_ab1f                            ;
           	<font color = "green">-1-</font>                                               
133128     	wire        u_afb9                            ;
           <font color = "green">	==></font>
133129     	reg  [4:0]  u_b04c                            ;
           	<font color = "red">-2-</font>                                               
133130     	reg  [3:0]  u_b09e                            ;
           	                                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_5b82) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133144     	wire        u_e82a                            ;
           	<font color = "green">-1-</font>                                               
133145     	wire        u_f42d                            ;
           <font color = "green">	==></font>
133146     	wire        u_f650                            ;
           	<font color = "red">-2-</font>                                               
133147     	reg  [4:0]  u_fdab                            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133149     	wire [6:0]  upreStrm_AddrLsb                  ;
           	<font color = "green">-1-</font>                                               
133150     	wire [7:0]  upreStrm_Len1W                    ;
           <font color = "green">	==></font>
133151     	wire [6:0]  Addr                              ;
           	<font color = "red">-2-</font>                                               
133152     	reg  [8:0]  Aper_PathId                       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133154     	wire [7:0]  CxtId                             ;
           	<font color = "green">-1-</font>                                               
133155     	wire [7:0]  CxtUsed                           ;
           <font color = "green">	==></font>
133156     	wire        GenRxReqIsSeqUniqueOrSeqUnOrdered ;
           	<font color = "red">-2-</font>                                               
133157     	wire        Go_CxtAlloc                       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133159     	wire        GoPkt                             ;
           	<font color = "green">-1-</font>                                               
133160     	wire [7:0]  Len1W                             ;
           <font color = "green">	==></font>
133161     	wire [2:0]  New_OrdId                         ;
           	<font color = "red">-2-</font>                                               
133162     	wire [7:0]  New_OrdIdDec                      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133165     	wire [3:0]  NextPndCnt_2                      ;
           	<font color = "red">-1-</font>                                               
133166     	wire [3:0]  NextPndCnt_3                      ;
           <font color = "red">	==></font>
133167     	wire [3:0]  NextPndCnt_4                      ;
           <font color = "red">	==></font>
133168     	wire [3:0]  NextPndCnt_5                      ;
           <font color = "green">	==></font>
133169     	wire [3:0]  NextPndCnt_6                      ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133173     	wire [7:0]  Ord_FreeCxt                       ;
           	<font color = "green">-1-</font>                                               
133174     	wire [4:0]  Ord_Key                           ;
           <font color = "green">	==></font>
133175     	wire        Ord_KeyMatch                      ;
           	<font color = "red">-2-</font>                                               
133176     	wire [7:0]  Ord_KeyMatchId                    ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133178     	wire [3:0]  Ord_Val                           ;
           	<font color = "green">-1-</font>                                               
133179     	wire [7:0]  Ord_ValMatchId                    ;
           <font color = "green">	==></font>
133180     	wire [4:0]  OrdCam_0_Key                      ;
           	<font color = "red">-2-</font>                                               
133181     	reg  [3:0]  OrdCam_0_PndCnt                   ;
           	                                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_32d2) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133195     	wire [4:0]  OrdCam_5_Key                      ;
           	<font color = "green">-1-</font>                                               
133196     	reg  [3:0]  OrdCam_5_PndCnt                   ;
           <font color = "green">	==></font>
133197     	wire [3:0]  OrdCam_5_Val                      ;
           	<font color = "red">-2-</font>                                               
133198     	wire [4:0]  OrdCam_6_Key                      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133200     	wire [3:0]  OrdCam_6_Val                      ;
           	<font color = "green">-1-</font>                                               
133201     	wire [4:0]  OrdCam_7_Key                      ;
           <font color = "green">	==></font>
133202     	reg  [3:0]  OrdCam_7_PndCnt                   ;
           	<font color = "red">-2-</font>                                               
133203     	wire [3:0]  OrdCam_7_Val                      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133205     	wire        OrdKeyMatchId_0                   ;
           	<font color = "green">-1-</font>                                               
133206     	wire        OrdKeyMatchId_1                   ;
           <font color = "green">	==></font>
133207     	wire        OrdKeyMatchId_2                   ;
           	<font color = "red">-2-</font>                                               
133208     	wire        OrdKeyMatchId_3                   ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133210     	wire        OrdKeyMatchId_5                   ;
           	<font color = "green">-1-</font>                                               
133211     	wire        OrdKeyMatchId_6                   ;
           <font color = "green">	==></font>
133212     	wire        OrdKeyMatchId_7                   ;
           	<font color = "red">-2-</font>                                               
133213     	wire [4:0]  OrdKeyMatchIdMask                 ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133216     	wire        OrdValMatchId_1                   ;
           	<font color = "red">-1-</font>                                               
133217     	wire        OrdValMatchId_2                   ;
           <font color = "red">	==></font>
133218     	wire        OrdValMatchId_3                   ;
           <font color = "red">	==></font>
133219     	wire        OrdValMatchId_4                   ;
           <font color = "green">	==></font>
133220     	wire        OrdValMatchId_5                   ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133224     	wire        PrvBusy                           ;
           	<font color = "green">-1-</font>                                               
133225     	wire        Pwr_CxtAlloc_Idle                 ;
           <font color = "green">	==></font>
133226     	wire        Pwr_CxtAlloc_WakeUp               ;
           	<font color = "red">-2-</font>                                               
133227     	wire        Rdy_CxtAlloc                      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133229     	reg  [3:0]  Ret_OrdId                         ;
           	<font color = "green">-1-</font>                                               
133230     	wire        RxAbort                           ;
           <font color = "green">	==></font>
133231     	wire        RxPre                             ;
           	<font color = "red">-2-</font>                                               
133232     	wire        Vld_CxtAlloc                      ;
           	                                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_c4df) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133246     			4'b0100 : Aper_PathId = 9'b011111011 ;
           			<font color = "green">-1-</font>                                      
133247     			4'b1000 : Aper_PathId = 9'b011110100 ;
           <font color = "green">			==></font>
133248     			4'b0    : Aper_PathId = 9'b011111000 ;
           			<font color = "red">-2-</font>                                      
133249     			default : Aper_PathId = 9'b0 ;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133251     	end
           	<font color = "green">-1-</font>   
133252     	assign RxPre = GenRx_Req_Opc == 3'b110;
           <font color = "green">	==></font>
133253     	assign Go_CxtAlloc = Rdy_CxtAlloc;
           	<font color = "red">-2-</font>                                  
133254     	assign GenRxReqIsSeqUniqueOrSeqUnOrdered = GenRx_Req_SeqUnique | GenRx_Req_SeqUnOrdered;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133256     	assign Cxt_OrdPtr =
           	<font color = "green">-1-</font>                   
133257     			( Ord_KeyMatch ? { 1'b0 , u_2fd } : { 1'b0 , New_OrdId } ) | { 4 { GenRxReqIsSeqUniqueOrSeqUnOrdered }  };
           <font color = "green">			==></font>
133258     	assign OrdValEn = OrdKeyEn | u_e390 & { 8 { 1'b0 }  };
           	<font color = "red">-2-</font>                                                      
133259     	assign OrdCam_7_Val = u_251f;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133261     	assign OrdCam_6_Val = u_7162;
           	<font color = "green">-1-</font>                             
133262     	assign OrdValMatchId_6 = Ord_Val == OrdCam_6_Val;
           <font color = "green">	==></font>
133263     	assign OrdCam_5_Val = u_3507;
           	<font color = "red">-2-</font>                             
133264     	assign OrdValMatchId_5 = Ord_Val == OrdCam_5_Val;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133267     	assign OrdCam_3_Val = u_c6b5;
           	<font color = "red">-1-</font>                             
133268     	assign OrdValMatchId_3 = Ord_Val == OrdCam_3_Val;
           <font color = "red">	==></font>
133269     	assign OrdCam_2_Val = u_1263;
           <font color = "red">	==></font>
133270     	assign OrdValMatchId_2 = Ord_Val == OrdCam_2_Val;
           <font color = "green">	==></font>
133271     	assign OrdCam_1_Val = u_b09e;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133275     	assign Ord_ValMatchId =
           	<font color = "green">-1-</font>                       
133276     		{
           <font color = "green">		==></font>
133277     		OrdValMatchId_7
           		<font color = "red">-2-</font>               
133278     		,
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133280     		,
           		<font color = "green">-1-</font> 
133281     		OrdValMatchId_5
           <font color = "green">		==></font>
133282     		,
           		<font color = "red">-2-</font> 
133283     		OrdValMatchId_4
           		               
133284     		,
           		 
133285     		OrdValMatchId_3
           		               
133286     		,
           		 
133287     		OrdValMatchId_2
           		               
133288     		,
           		 
133289     		OrdValMatchId_1
           		               
133290     		,
           		 
133291     		OrdValMatchId_0
           		               
133292     		};
           		  
133293     	assign u_6c64 = RxPre & NextIsWrite;
           	                                    
133294     	assign PrvBusy = ~ u_14a;
           	                         
133295     	assign u_110 = ~ PrvBusy;
           	                         
133296     	assign CurPrivateNextIsWrite = u_110 ? u_6c64 : u_5ed;
           	                                     <font color = "red">-3-</font>  
           	                                     <font color = "red">==></font>  
           	                                     <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133297     	assign Ord_Key = { GenRx_Req_SeqId , GenRx_Req_Opc == 3'b100 | GenRx_Req_Opc == 3'b101 | CurPrivateNextIsWrite };
           	<font color = "green">-1-</font>                                                                                                                 
133298     	assign OrdKeyMatchIdMask = { 4'b0 , RxPre };
           <font color = "green">	==></font>
133299     	assign u_e82a = Rsp_GenLast & Rsp_GenNext & Ord_Free [0];
           	<font color = "red">-2-</font>                                                         
133300     	assign u_8264 = OrdKeyEn [0] | Ord_KeyMatchId [0] & Vld_CxtAlloc & ~ GenRxReqIsSeqUniqueOrSeqUnOrdered;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133302     	assign u_f650 = Rsp_GenLast & Rsp_GenNext & Ord_Free [1];
           	<font color = "green">-1-</font>                                                         
133303     	assign u_b310 = OrdKeyEn [1] | Ord_KeyMatchId [1] & Vld_CxtAlloc & ~ GenRxReqIsSeqUniqueOrSeqUnOrdered;
           <font color = "green">	==></font>
133304     	assign NextPndCnt_1 = u_b310 ? OrdCam_1_PndCnt + 4'b0001 : OrdCam_1_PndCnt - 4'b0001;
           	<font color = "red">-2-</font>                                                                                     
133305     	assign u_e27c = Rsp_GenLast & Rsp_GenNext & Ord_Free [2];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133307     	assign NextPndCnt_2 = u_1ed6 ? OrdCam_2_PndCnt + 4'b0001 : OrdCam_2_PndCnt - 4'b0001;
           	<font color = "green">-1-</font>                                                                                     
133308     	assign u_56ac = Rsp_GenLast & Rsp_GenNext & Ord_Free [3];
           <font color = "green">	==></font>
133309     	assign u_aa84 = OrdKeyEn [3] | Ord_KeyMatchId [3] & Vld_CxtAlloc & ~ GenRxReqIsSeqUniqueOrSeqUnOrdered;
           	<font color = "red">-2-</font>                                                                                                       
133310     	assign NextPndCnt_3 = u_aa84 ? OrdCam_3_PndCnt + 4'b0001 : OrdCam_3_PndCnt - 4'b0001;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133312     	assign u_afb9 = OrdKeyEn [4] | Ord_KeyMatchId [4] & Vld_CxtAlloc & ~ GenRxReqIsSeqUniqueOrSeqUnOrdered;
           	<font color = "green">-1-</font>                                                                                                       
133313     	assign NextPndCnt_4 = u_afb9 ? OrdCam_4_PndCnt + 4'b0001 : OrdCam_4_PndCnt - 4'b0001;
           <font color = "green">	==></font>
133314     	assign u_4e29 = Rsp_GenLast & Rsp_GenNext & Ord_Free [5];
           	<font color = "red">-2-</font>                                                         
133315     	assign u_e212 = OrdKeyEn [5] | Ord_KeyMatchId [5] & Vld_CxtAlloc & ~ GenRxReqIsSeqUniqueOrSeqUnOrdered;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133318     	assign u_b302 = OrdKeyEn [6] | Ord_KeyMatchId [6] & Vld_CxtAlloc & ~ GenRxReqIsSeqUniqueOrSeqUnOrdered;
           	<font color = "red">-1-</font>                                                                                                       
133319     	assign NextPndCnt_6 = u_b302 ? OrdCam_6_PndCnt + 4'b0001 : OrdCam_6_PndCnt - 4'b0001;
           <font color = "red">	==></font>
133320     	assign u_294f = Rsp_GenLast & Rsp_GenNext & Ord_Free [7];
           <font color = "red">	==></font>
133321     	assign u_5e97 = OrdKeyEn [7] | Ord_KeyMatchId [7] & Vld_CxtAlloc & ~ GenRxReqIsSeqUniqueOrSeqUnOrdered;
           <font color = "green">	==></font>
133322     	assign NextPndCnt_7 = u_5e97 ? OrdCam_7_PndCnt + 4'b0001 : OrdCam_7_PndCnt - 4'b0001;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133326     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "green">-1-</font>                                                   
133327     		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
133328     			OrdCam_0_PndCnt <= #1.0 ( 4'b0 );
           			<font color = "red">-2-</font>                                 
133329     		else if ( u_8264 ^ u_e82a )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133331     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "green">-1-</font>                                                   
133332     		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
133333     			OrdCam_1_PndCnt <= #1.0 ( 4'b0 );
           			<font color = "red">-2-</font>                                 
133334     		else if ( u_b310 ^ u_f650 )
           		                           
133335     			OrdCam_1_PndCnt <= #1.0 ( NextPndCnt_1 );
           			                                         
133336     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
133337     		if ( ! Sys_Clk_RstN )
           		                     
133338     			OrdCam_2_PndCnt <= #1.0 ( 4'b0 );
           			                                 
133339     		else if ( u_1ed6 ^ u_e27c )
           		                           
133340     			OrdCam_2_PndCnt <= #1.0 ( NextPndCnt_2 );
           			                                         
133341     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
133342     		if ( ! Sys_Clk_RstN )
           		                     
133343     			OrdCam_3_PndCnt <= #1.0 ( 4'b0 );
           			                                 
133344     		else if ( u_aa84 ^ u_56ac )
           		                           
133345     			OrdCam_3_PndCnt <= #1.0 ( NextPndCnt_3 );
           			                                         
133346     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
133347     		if ( ! Sys_Clk_RstN )
           		                     
133348     			OrdCam_4_PndCnt <= #1.0 ( 4'b0 );
           			                                 
133349     		else if ( u_afb9 ^ u_90eb )
           		                           
133350     			OrdCam_4_PndCnt <= #1.0 ( NextPndCnt_4 );
           			                                         
133351     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
133352     		if ( ! Sys_Clk_RstN )
           		                     
133353     			OrdCam_5_PndCnt <= #1.0 ( 4'b0 );
           			                                 
133354     		else if ( u_e212 ^ u_4e29 )
           		                           
133355     			OrdCam_5_PndCnt <= #1.0 ( NextPndCnt_5 );
           			                                         
133356     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
133357     		if ( ! Sys_Clk_RstN )
           		                     
133358     			OrdCam_6_PndCnt <= #1.0 ( 4'b0 );
           			                                 
133359     		else if ( u_b302 ^ u_7d49 )
           		                           
133360     			OrdCam_6_PndCnt <= #1.0 ( NextPndCnt_6 );
           			                                         
133361     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
133362     		if ( ! Sys_Clk_RstN )
           		                     
133363     			OrdCam_7_PndCnt <= #1.0 ( 4'b0 );
           			                                 
133364     		else if ( u_5e97 ^ u_294f )
           		                           
133365     			OrdCam_7_PndCnt <= #1.0 ( NextPndCnt_7 );
           			                                         
133366     	rsnoc_z_T_C_S_C_L_R_R_8 ur(
           	                           
133367     		.I(			{	NextPndCnt_0 == 4'b0
           		   			 	                    
133368     			,	NextPndCnt_1 == 4'b0
           			 	                    
133369     			,	NextPndCnt_2 == 4'b0
           			 	                    
133370     			,	NextPndCnt_3 == 4'b0
           			 	                    
133371     			,	NextPndCnt_4 == 4'b0
           			 	                    
133372     			,	NextPndCnt_5 == 4'b0
           			 	                    
133373     			,	NextPndCnt_6 == 4'b0
           			 	                    
133374     			,	NextPndCnt_7 == 4'b0
           			 	                    
133375     			}
           			 
133376     		)
           		 
133377     	,	.O( u_ab1f )
           	 	            
133378     	);
           	  
133379     	rsnoc_z_H_R_U_C_C_A_eb725436 Ioa(
           	                                 
133380     		.CxtUsed( Ord_Used )
           		                    
133381     	,	.FreeCxt( Ord_FreeCxt )
           	 	                       
133382     	,	.FreeVld( Rsp_GenLast & Rsp_GenNext )
           	 	                                     
133383     	,	.NewCxt( New_OrdIdDec )
           	 	                       
133384     	,	.NewRdy( Rdy_Ord )
           	 	                  
133385     	,	.NewVld( Vld_Ord )
           	 	                  
133386     	,	.Sys_Clk( Sys_Clk )
           	 	                   
133387     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
133388     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
133389     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
133390     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
133391     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
133392     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
133393     	,	.Sys_Pwr_Idle( )
           	 	                
133394     	,	.Sys_Pwr_WakeUp( )
           	 	                  
133395     	);
           	  
133396     	assign OrdKeyEn = u_ff3e & { 8 { Vld_Ord }  };
           	                                              
133397     	assign OrdCam_7_Key = u_12ab;
           	                             
133398     	assign OrdKeyMatchId_7 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_7_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [7];
           	                                                                                                                    
133399     	assign OrdCam_6_Key = u_83d6;
           	                             
133400     	assign OrdKeyMatchId_6 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_6_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [6];
           	                                                                                                                    
133401     	assign OrdCam_5_Key = u_fdab;
           	                             
133402     	assign OrdKeyMatchId_5 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_5_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [5];
           	                                                                                                                    
133403     	assign OrdCam_4_Key = u_96cc;
           	                             
133404     	assign OrdKeyMatchId_4 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_4_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [4];
           	                                                                                                                    
133405     	assign OrdCam_3_Key = u_7586;
           	                             
133406     	assign OrdKeyMatchId_3 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_3_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [3];
           	                                                                                                                    
133407     	assign OrdCam_2_Key = u_b1cc;
           	                             
133408     	assign OrdKeyMatchId_2 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_2_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [2];
           	                                                                                                                    
133409     	assign OrdCam_1_Key = u_8c59;
           	                             
133410     	assign OrdKeyMatchId_1 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_1_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [1];
           	                                                                                                                    
133411     	assign OrdCam_0_Key = u_b04c;
           	                             
133412     	assign OrdKeyMatchId_0 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_0_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [0];
           	                                                                                                                    
133413     	assign Ord_KeyMatchId =
           	                       
133414     		{
           		 
133415     		OrdKeyMatchId_7
           		               
133416     		,
           		 
133417     		OrdKeyMatchId_6
           		               
133418     		,
           		 
133419     		OrdKeyMatchId_5
           		               
133420     		,
           		 
133421     		OrdKeyMatchId_4
           		               
133422     		,
           		 
133423     		OrdKeyMatchId_3
           		               
133424     		,
           		 
133425     		OrdKeyMatchId_2
           		               
133426     		,
           		 
133427     		OrdKeyMatchId_1
           		               
133428     		,
           		 
133429     		OrdKeyMatchId_0
           		               
133430     		};
           		  
133431     	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
133432     	assign Go_Ord =
           	               
133433     			GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           			                                           
133434     		|			(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           		 			 	             <font color = "red">-3-</font>  
           		 			 	             <font color = "red">==></font>  
           		 			 	             <font color = "red">==></font>  
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133348     			OrdCam_4_PndCnt <= #1.0 ( 4'b0 );
           			<font color = "green">-1-</font>                                 
133349     		else if ( u_afb9 ^ u_90eb )
           <font color = "green">		==></font>
133350     			OrdCam_4_PndCnt <= #1.0 ( NextPndCnt_4 );
           			<font color = "red">-2-</font>                                         
133351     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133353     			OrdCam_5_PndCnt <= #1.0 ( 4'b0 );
           			<font color = "green">-1-</font>                                 
133354     		else if ( u_e212 ^ u_4e29 )
           <font color = "green">		==></font>
133355     			OrdCam_5_PndCnt <= #1.0 ( NextPndCnt_5 );
           			<font color = "red">-2-</font>                                         
133356     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133358     			OrdCam_6_PndCnt <= #1.0 ( 4'b0 );
           			<font color = "green">-1-</font>                                 
133359     		else if ( u_b302 ^ u_7d49 )
           <font color = "green">		==></font>
133360     			OrdCam_6_PndCnt <= #1.0 ( NextPndCnt_6 );
           			<font color = "red">-2-</font>                                         
133361     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133363     			OrdCam_7_PndCnt <= #1.0 ( 4'b0 );
           			<font color = "green">-1-</font>                                 
133364     		else if ( u_5e97 ^ u_294f )
           <font color = "green">		==></font>
133365     			OrdCam_7_PndCnt <= #1.0 ( NextPndCnt_7 );
           			<font color = "red">-2-</font>                                         
133366     	rsnoc_z_T_C_S_C_L_R_R_8 ur(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133369     			,	NextPndCnt_2 == 4'b0
           			<font color = "red">-1-</font> 	                    
133370     			,	NextPndCnt_3 == 4'b0
           <font color = "red">			==></font>
133371     			,	NextPndCnt_4 == 4'b0
           <font color = "red">			==></font>
133372     			,	NextPndCnt_5 == 4'b0
           <font color = "green">			==></font>
133373     			,	NextPndCnt_6 == 4'b0
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133377     	,	.O( u_ab1f )
           	<font color = "green">-1-</font> 	            
133378     	);
           <font color = "green">	==></font>
133379     	rsnoc_z_H_R_U_C_C_A_eb725436 Ioa(
           	<font color = "red">-2-</font>                                 
133380     		.CxtUsed( Ord_Used )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133382     	,	.FreeVld( Rsp_GenLast & Rsp_GenNext )
           	<font color = "green">-1-</font> 	                                     
133383     	,	.NewCxt( New_OrdIdDec )
           <font color = "green">	==></font>
133384     	,	.NewRdy( Rdy_Ord )
           	<font color = "red">-2-</font> 	                  
133385     	,	.NewVld( Vld_Ord )
           	 	                  
133386     	,	.Sys_Clk( Sys_Clk )
           	 	                   
133387     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
133388     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
133389     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
133390     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
133391     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
133392     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
133393     	,	.Sys_Pwr_Idle( )
           	 	                
133394     	,	.Sys_Pwr_WakeUp( )
           	 	                  
133395     	);
           	  
133396     	assign OrdKeyEn = u_ff3e & { 8 { Vld_Ord }  };
           	                                              
133397     	assign OrdCam_7_Key = u_12ab;
           	                             
133398     	assign OrdKeyMatchId_7 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_7_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [7];
           	                                                                                                                    
133399     	assign OrdCam_6_Key = u_83d6;
           	                             
133400     	assign OrdKeyMatchId_6 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_6_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [6];
           	                                                                                                                    
133401     	assign OrdCam_5_Key = u_fdab;
           	                             
133402     	assign OrdKeyMatchId_5 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_5_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [5];
           	                                                                                                                    
133403     	assign OrdCam_4_Key = u_96cc;
           	                             
133404     	assign OrdKeyMatchId_4 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_4_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [4];
           	                                                                                                                    
133405     	assign OrdCam_3_Key = u_7586;
           	                             
133406     	assign OrdKeyMatchId_3 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_3_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [3];
           	                                                                                                                    
133407     	assign OrdCam_2_Key = u_b1cc;
           	                             
133408     	assign OrdKeyMatchId_2 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_2_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [2];
           	                                                                                                                    
133409     	assign OrdCam_1_Key = u_8c59;
           	                             
133410     	assign OrdKeyMatchId_1 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_1_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [1];
           	                                                                                                                    
133411     	assign OrdCam_0_Key = u_b04c;
           	                             
133412     	assign OrdKeyMatchId_0 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_0_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [0];
           	                                                                                                                    
133413     	assign Ord_KeyMatchId =
           	                       
133414     		{
           		 
133415     		OrdKeyMatchId_7
           		               
133416     		,
           		 
133417     		OrdKeyMatchId_6
           		               
133418     		,
           		 
133419     		OrdKeyMatchId_5
           		               
133420     		,
           		 
133421     		OrdKeyMatchId_4
           		               
133422     		,
           		 
133423     		OrdKeyMatchId_3
           		               
133424     		,
           		 
133425     		OrdKeyMatchId_2
           		               
133426     		,
           		 
133427     		OrdKeyMatchId_1
           		               
133428     		,
           		 
133429     		OrdKeyMatchId_0
           		               
133430     		};
           		  
133431     	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
133432     	assign Go_Ord =
           	               
133433     			GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           			                                           
133434     		|			(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           		 			 	             <font color = "red">-3-</font>  
           		 			 	             <font color = "red">==></font>  
           		 			 	             <font color = "red">==></font>  
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133399     	assign OrdCam_6_Key = u_83d6;
           	<font color = "green">-1-</font>                             
133400     	assign OrdKeyMatchId_6 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_6_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [6];
           <font color = "green">	==></font>
133401     	assign OrdCam_5_Key = u_fdab;
           	<font color = "red">-2-</font>                             
133402     	assign OrdKeyMatchId_5 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_5_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [5];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133404     	assign OrdKeyMatchId_4 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_4_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [4];
           	<font color = "green">-1-</font>                                                                                                                    
133405     	assign OrdCam_3_Key = u_7586;
           <font color = "green">	==></font>
133406     	assign OrdKeyMatchId_3 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_3_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [3];
           	<font color = "red">-2-</font>                                                                                                                    
133407     	assign OrdCam_2_Key = u_b1cc;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133409     	assign OrdCam_1_Key = u_8c59;
           	<font color = "green">-1-</font>                             
133410     	assign OrdKeyMatchId_1 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_1_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [1];
           <font color = "green">	==></font>
133411     	assign OrdCam_0_Key = u_b04c;
           	<font color = "red">-2-</font>                             
133412     	assign OrdKeyMatchId_0 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_0_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [0];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133414     		{
           		<font color = "green">-1-</font> 
133415     		OrdKeyMatchId_7
           <font color = "green">		==></font>
133416     		,
           		<font color = "red">-2-</font> 
133417     		OrdKeyMatchId_6
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133420     		,
           		<font color = "red">-1-</font> 
133421     		OrdKeyMatchId_4
           <font color = "red">		==></font>
133422     		,
           <font color = "red">		==></font>
133423     		OrdKeyMatchId_3
           <font color = "green">		==></font>
133424     		,
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133428     		,
           		<font color = "green">-1-</font> 
133429     		OrdKeyMatchId_0
           <font color = "green">		==></font>
133430     		};
           		<font color = "red">-2-</font>  
133431     	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133433     			GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           			<font color = "green">-1-</font>                                           
133434     		|			(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           <font color = "green">		==></font>
133435     			);
           			<font color = "red">-2-</font>  
133436     	assign RxAbort = RxPre & ~ GenRx_Req_Lock;
           	                                          
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_7e1c) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133450     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "green">-1-</font>                                                   
133451     		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
133452     			u_251f <= #1.0 ( 4'b0 );
           			<font color = "red">-2-</font>                        
133453     		else if ( OrdValEn [7] )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133455     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "green">-1-</font>                                                   
133456     		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
133457     			u_7162 <= #1.0 ( 4'b0 );
           			<font color = "red">-2-</font>                        
133458     		else if ( OrdValEn [6] )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133460     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-1-</font>                                                   
133461     		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
133462     			u_3507 <= #1.0 ( 4'b0 );
           <font color = "red">			==></font>
133463     		else if ( OrdValEn [5] )
           <font color = "red">		==></font>
133464     			u_3507 <= #1.0 ( Ord_Val );
           <font color = "red">			==></font>
133465     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
133466     		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
133467     			u_5718 <= #1.0 ( 4'b0 );
           <font color = "red">			==></font>
133468     		else if ( OrdValEn [4] )
           <font color = "red">		==></font>
133469     			u_5718 <= #1.0 ( Ord_Val );
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>8'b00000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b01000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b10000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133484     			u_b09e <= #1.0 ( Ord_Val );
           			<font color = "red">-1-</font>                           
133485     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
133486     		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
133487     			u_2275 <= #1.0 ( 4'b0 );
           <font color = "red">			==></font>
133488     		else if ( OrdValEn [0] )
           <font color = "red">		==></font>
133489     			u_2275 <= #1.0 ( Ord_Val );
           <font color = "red">			==></font>
133490     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
133491     		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
133492     			u_5ed <= #1.0 ( 1'b0 );
           <font color = "red">			==></font>
133493     		else if ( u_110 )
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>8'b00000001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b01000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b10000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133516     			u_fdab <= #1.0 ( Ord_Key );
           			<font color = "red">-1-</font>                           
133517     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
133518     		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
133519     			u_96cc <= #1.0 ( 5'b0 );
           <font color = "red">			==></font>
133520     		else if ( OrdKeyEn [4] )
           <font color = "red">		==></font>
133521     			u_96cc <= #1.0 ( Ord_Key );
           <font color = "green">			==></font>
133522     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133587     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
133588     			u_9508 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
133589     		else if ( CmdRx_Vld & NextTx )
           		     <font color = "red">-2-</font>  
133590     			u_9508 <= #1.0 ( CmdRx_StrmRatio & { 2 { u_52b6 }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133625     	assign GenTx_Req_SeqId = GenRx_Req_SeqId;
           	<font color = "green">-1-</font>                                         
133626     	assign GenTx_Req_SeqUnOrdered = GenRx_Req_SeqUnOrdered;
           <font color = "green">	==></font>
133627     	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique;
           	<font color = "red">-2-</font>                                                 
133628     	assign GenTx_Req_User = GenRx_Req_User;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133706     				if (!dontStop) begin
           				<font color = "red">-1-</font>                    
133707     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[G2T] - Illegal SrcId val considering the srcIdMask." );
           <font color = "green">					==></font>
133708     					$stop;
           <font color = "red">					==></font>
133709     				end
           <font color = "red">				==></font>
133710     			end
           <font color = "red">			==></font>
133711     	// synthesis translate_on
           <font color = "red">	==></font>
133712     	// synopsys translate_on
           <font color = "red">	==></font>
133713     	// synopsys translate_off
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>6'b000001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>6'b000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133718     				dontStop = 0;
           				<font color = "red">-1-</font>             
133719     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "red">				==></font>
133720     				if (!dontStop) begin
           <font color = "red">				==></font>
133721     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.0.PndCnt overflow." );
           <font color = "red">					==></font>
133722     					$stop;
           <font color = "green">					==></font>
133723     				end
           <font color = "red">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133921     	// synthesis translate_on
           	                         <font color = "red">-1-</font>
133922     	// synopsys translate_on
           <font color = "red">	==></font>
133923     	// synopsys translate_off
           <font color = "red">	==></font>
133924     	// synthesis translate_off
           <font color = "red">	==></font>
133925     	always @( posedge Sys_Clk )
           <font color = "red">	==></font>
133926     		if ( Sys_Clk == 1'b1 )
           <font color = "red">		==></font>
133927     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_7_PndCnt == 4'b0 & ~ u_5e97 & u_294f ) !== 1'b0 ) begin
           <font color = "red">			==></font>
133928     				dontStop = 0;
           <font color = "red">				==></font>
133929     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "red">				==></font>
133930     				if (!dontStop) begin
           <font color = "green">				==></font>
133931     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.7.PndCnt underflow." );
           <font color = "green">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133935     	// synthesis translate_on
           	                         <font color = "green">-1-</font>
133936     	// synopsys translate_on
           <font color = "green">	==></font>
133937     	endmodule
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133940     module rsnoc_z_H_R_G_G2_D_U_7970d468 (
           <font color = "green">-1-</font>                                      
133941     	CmdRx_StrmLen1MSB
           <font color = "green">	==></font>
133942     ,	CmdRx_StrmRatio
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_253025">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_33ec08d7">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
