#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Oct 21 16:52:52 2025
# Process ID         : 39408
# Current directory  : C:/Pandora/Digital Systems-advanced/fpga/projects/lab4/uart_tx/uart_tx.runs/synth_1
# Command line       : vivado.exe -log uart_tx.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_tx.tcl
# Log file           : C:/Pandora/Digital Systems-advanced/fpga/projects/lab4/uart_tx/uart_tx.runs/synth_1/uart_tx.vds
# Journal file       : C:/Pandora/Digital Systems-advanced/fpga/projects/lab4/uart_tx/uart_tx.runs/synth_1\vivado.jou
# Running On         : rose
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : AMD Ryzen 7 5800U with Radeon Graphics         
# CPU Frequency      : 1896 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 14877 MB
# Swap memory        : 11811 MB
# Total Virtual      : 26688 MB
# Available Virtual  : 6418 MB
#-----------------------------------------------------------
source uart_tx.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 492.230 ; gain = 212.273
Command: read_checkpoint -auto_incremental -incremental {C:/Pandora/Digital Systems-advanced/fpga/projects/lab4/uart_tx/uart_tx.srcs/utils_1/imports/synth_1/uart_tx.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Pandora/Digital Systems-advanced/fpga/projects/lab4/uart_tx/uart_tx.srcs/utils_1/imports/synth_1/uart_tx.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top uart_tx -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34164
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1002.105 ; gain = 498.676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab4/uart_tx/uart_tx.srcs/sources_1/new/uart_tx.vhd:47]
INFO: [Synth 8-638] synthesizing module 'clock_en_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
	Parameter clock_frequency bound to: 10 - type: integer 
	Parameter require_frequency bound to: 0.001042 - type: double 
INFO: [Synth 8-256] done synthesizing module 'clock_en_generic' (0#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
WARNING: [Synth 8-614] signal 'tx_d' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab4/uart_tx/uart_tx.srcs/sources_1/new/uart_tx.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (0#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab4/uart_tx/uart_tx.srcs/sources_1/new/uart_tx.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [C:/Pandora/Digital Systems-advanced/fpga/projects/lab4/uart_tx/uart_tx.srcs/sources_1/new/uart_tx.vhd:73]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1106.418 ; gain = 602.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1106.418 ; gain = 602.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1106.418 ; gain = 602.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1106.418 ; gain = 602.988
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1294.668 ; gain = 791.238
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1300.438 ; gain = 797.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 1309.629 ; gain = 806.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1519.727 ; gain = 1016.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1519.727 ; gain = 1016.297
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin bd_clk_IBUF with 1st driver pin 'bd_clk_IBUF_inst/O' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab4/uart_tx/uart_tx.srcs/sources_1/new/uart_tx.vhd:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin bd_clk_IBUF with 2nd driver pin 'GEN/chip_en_reg/Q' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:55]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1519.727 ; gain = 1016.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1519.727 ; gain = 1016.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1519.727 ; gain = 1016.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1519.727 ; gain = 1016.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |     7|
|5     |LUT3   |     6|
|6     |LUT4   |     1|
|7     |LUT6   |    11|
|8     |FDRE   |    34|
|9     |IBUF   |     4|
|10    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |    76|
|2     |  GEN    |clock_en_generic |    66|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1519.727 ; gain = 1016.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1519.727 ; gain = 1016.297
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1519.727 ; gain = 1016.297
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1534.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1646.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3bae8d7e
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 1646.145 ; gain = 1147.754
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1646.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab4/uart_tx/uart_tx.runs/synth_1/uart_tx.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file uart_tx_utilization_synth.rpt -pb uart_tx_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 21 16:54:03 2025...
