Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 2cd46c0e37834650bcea140c6c227a69 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_top_behav xil_defaultlib.lab4_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port LED [C:/Users/yahya/Desktop/Lab05/Lab05.srcs/sources_1/new/lab4_top.v:45]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port LED [C:/Users/yahya/Desktop/Lab05/Lab05.srcs/sources_1/new/lab4_top.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.To_hex
Compiling module xil_defaultlib.lab4_top
Compiling module xil_defaultlib.glbl
