
Smart-LCD_SW.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000198  00800100  00003d2c  00003dc0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003d2c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000126  00800298  00800298  00003f58  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00003f58  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00003fb4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003c0  00000000  00000000  00003ff4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00007128  00000000  00000000  000043b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001aed  00000000  00000000  0000b4dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000586f  00000000  00000000  0000cfc9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000012ec  00000000  00000000  00012838  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000147ce  00000000  00000000  00013b24  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00005719  00000000  00000000  000282f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000003a0  00000000  00000000  0002da0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00001ca3  00000000  00000000  0002ddab  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	be c3       	rjmp	.+1916   	; 0x77e <__ctors_end>
       2:	00 00       	nop
       4:	0c 94 11 08 	jmp	0x1022	; 0x1022 <__vector_1>
       8:	0c 94 34 08 	jmp	0x1068	; 0x1068 <__vector_2>
       c:	0c 94 57 08 	jmp	0x10ae	; 0x10ae <__vector_3>
      10:	0c 94 7a 08 	jmp	0x10f4	; 0x10f4 <__vector_4>
      14:	0c 94 9d 08 	jmp	0x113a	; 0x113a <__vector_5>
      18:	0c 94 c0 08 	jmp	0x1180	; 0x1180 <__vector_6>
      1c:	0c 94 e3 08 	jmp	0x11c6	; 0x11c6 <__vector_7>
      20:	0c 94 06 09 	jmp	0x120c	; 0x120c <__vector_8>
      24:	0c 94 29 09 	jmp	0x1252	; 0x1252 <__vector_9>
      28:	0c 94 4c 09 	jmp	0x1298	; 0x1298 <__vector_10>
      2c:	0c 94 6f 09 	jmp	0x12de	; 0x12de <__vector_11>
      30:	0c 94 92 09 	jmp	0x1324	; 0x1324 <__vector_12>
      34:	0c 94 b5 09 	jmp	0x136a	; 0x136a <__vector_13>
      38:	0c 94 da 09 	jmp	0x13b4	; 0x13b4 <__vector_14>
      3c:	0c 94 fd 09 	jmp	0x13fa	; 0x13fa <__vector_15>
      40:	0c 94 20 0a 	jmp	0x1440	; 0x1440 <__vector_16>
      44:	0c 94 43 0a 	jmp	0x1486	; 0x1486 <__vector_17>
      48:	0c 94 66 0a 	jmp	0x14cc	; 0x14cc <__vector_18>
      4c:	0c 94 89 0a 	jmp	0x1512	; 0x1512 <__vector_19>
      50:	0c 94 ac 0a 	jmp	0x1558	; 0x1558 <__vector_20>
      54:	0c 94 58 0b 	jmp	0x16b0	; 0x16b0 <__vector_21>
      58:	0c 94 c6 0b 	jmp	0x178c	; 0x178c <__vector_22>
      5c:	0c 94 e9 0b 	jmp	0x17d2	; 0x17d2 <__vector_23>
      60:	0c 94 0c 0c 	jmp	0x1818	; 0x1818 <__vector_24>
      64:	0c 94 3e 0c 	jmp	0x187c	; 0x187c <__vector_25>
      68:	b6 16       	cp	r11, r22
      6a:	c4 16       	cp	r12, r20
      6c:	c4 16       	cp	r12, r20
      6e:	c4 16       	cp	r12, r20
      70:	c4 16       	cp	r12, r20
      72:	c4 16       	cp	r12, r20
      74:	c4 16       	cp	r12, r20
      76:	c4 16       	cp	r12, r20
      78:	70 15       	cp	r23, r0
      7a:	c4 16       	cp	r12, r20
      7c:	c4 16       	cp	r12, r20
      7e:	c4 16       	cp	r12, r20
      80:	c4 16       	cp	r12, r20
      82:	c4 16       	cp	r12, r20
      84:	c4 16       	cp	r12, r20
      86:	c4 16       	cp	r12, r20
      88:	84 15       	cp	r24, r4
      8a:	c4 16       	cp	r12, r20
      8c:	c4 16       	cp	r12, r20
      8e:	c4 16       	cp	r12, r20
      90:	c4 16       	cp	r12, r20
      92:	c4 16       	cp	r12, r20
      94:	c4 16       	cp	r12, r20
      96:	c4 16       	cp	r12, r20
      98:	85 15       	cp	r24, r5
      9a:	c4 16       	cp	r12, r20
      9c:	c4 16       	cp	r12, r20
      9e:	c4 16       	cp	r12, r20
      a0:	c4 16       	cp	r12, r20
      a2:	c4 16       	cp	r12, r20
      a4:	c4 16       	cp	r12, r20
      a6:	c4 16       	cp	r12, r20
      a8:	92 15       	cp	r25, r2
      aa:	c4 16       	cp	r12, r20
      ac:	c4 16       	cp	r12, r20
      ae:	c4 16       	cp	r12, r20
      b0:	c4 16       	cp	r12, r20
      b2:	c4 16       	cp	r12, r20
      b4:	c4 16       	cp	r12, r20
      b6:	c4 16       	cp	r12, r20
      b8:	94 15       	cp	r25, r4
      ba:	c4 16       	cp	r12, r20
      bc:	c4 16       	cp	r12, r20
      be:	c4 16       	cp	r12, r20
      c0:	c4 16       	cp	r12, r20
      c2:	c4 16       	cp	r12, r20
      c4:	c4 16       	cp	r12, r20
      c6:	c4 16       	cp	r12, r20
      c8:	aa 15       	cp	r26, r10
      ca:	c4 16       	cp	r12, r20
      cc:	c4 16       	cp	r12, r20
      ce:	c4 16       	cp	r12, r20
      d0:	c4 16       	cp	r12, r20
      d2:	c4 16       	cp	r12, r20
      d4:	c4 16       	cp	r12, r20
      d6:	c4 16       	cp	r12, r20
      d8:	af 15       	cp	r26, r15
      da:	c4 16       	cp	r12, r20
      dc:	c4 16       	cp	r12, r20
      de:	c4 16       	cp	r12, r20
      e0:	c4 16       	cp	r12, r20
      e2:	c4 16       	cp	r12, r20
      e4:	c4 16       	cp	r12, r20
      e6:	c4 16       	cp	r12, r20
      e8:	b1 15       	cp	r27, r1
      ea:	c4 16       	cp	r12, r20
      ec:	c4 16       	cp	r12, r20
      ee:	c4 16       	cp	r12, r20
      f0:	c4 16       	cp	r12, r20
      f2:	c4 16       	cp	r12, r20
      f4:	c4 16       	cp	r12, r20
      f6:	c4 16       	cp	r12, r20
      f8:	b3 15       	cp	r27, r3
      fa:	c4 16       	cp	r12, r20
      fc:	c4 16       	cp	r12, r20
      fe:	c4 16       	cp	r12, r20
     100:	c4 16       	cp	r12, r20
     102:	c4 16       	cp	r12, r20
     104:	c4 16       	cp	r12, r20
     106:	c4 16       	cp	r12, r20
     108:	b5 15       	cp	r27, r5
     10a:	c4 16       	cp	r12, r20
     10c:	c4 16       	cp	r12, r20
     10e:	c4 16       	cp	r12, r20
     110:	c4 16       	cp	r12, r20
     112:	c4 16       	cp	r12, r20
     114:	c4 16       	cp	r12, r20
     116:	c4 16       	cp	r12, r20
     118:	b7 15       	cp	r27, r7
     11a:	c4 16       	cp	r12, r20
     11c:	c4 16       	cp	r12, r20
     11e:	c4 16       	cp	r12, r20
     120:	c4 16       	cp	r12, r20
     122:	c4 16       	cp	r12, r20
     124:	c4 16       	cp	r12, r20
     126:	c4 16       	cp	r12, r20
     128:	b9 15       	cp	r27, r9
     12a:	c4 16       	cp	r12, r20
     12c:	c4 16       	cp	r12, r20
     12e:	c4 16       	cp	r12, r20
     130:	c4 16       	cp	r12, r20
     132:	c4 16       	cp	r12, r20
     134:	c4 16       	cp	r12, r20
     136:	c4 16       	cp	r12, r20
     138:	ba 15       	cp	r27, r10
     13a:	c4 16       	cp	r12, r20
     13c:	c4 16       	cp	r12, r20
     13e:	c4 16       	cp	r12, r20
     140:	c4 16       	cp	r12, r20
     142:	c4 16       	cp	r12, r20
     144:	c4 16       	cp	r12, r20
     146:	c4 16       	cp	r12, r20
     148:	ca 15       	cp	r28, r10
     14a:	c4 16       	cp	r12, r20
     14c:	c4 16       	cp	r12, r20
     14e:	c4 16       	cp	r12, r20
     150:	c4 16       	cp	r12, r20
     152:	c4 16       	cp	r12, r20
     154:	c4 16       	cp	r12, r20
     156:	c4 16       	cp	r12, r20
     158:	cb 15       	cp	r28, r11
     15a:	c4 16       	cp	r12, r20
     15c:	c4 16       	cp	r12, r20
     15e:	c4 16       	cp	r12, r20
     160:	c4 16       	cp	r12, r20
     162:	c4 16       	cp	r12, r20
     164:	c4 16       	cp	r12, r20
     166:	c4 16       	cp	r12, r20
     168:	d6 15       	cp	r29, r6
     16a:	c4 16       	cp	r12, r20
     16c:	c4 16       	cp	r12, r20
     16e:	c4 16       	cp	r12, r20
     170:	c4 16       	cp	r12, r20
     172:	c4 16       	cp	r12, r20
     174:	c4 16       	cp	r12, r20
     176:	c4 16       	cp	r12, r20
     178:	4b 16       	cp	r4, r27
     17a:	c4 16       	cp	r12, r20
     17c:	c4 16       	cp	r12, r20
     17e:	c4 16       	cp	r12, r20
     180:	c4 16       	cp	r12, r20
     182:	c4 16       	cp	r12, r20
     184:	c4 16       	cp	r12, r20
     186:	c4 16       	cp	r12, r20
     188:	d7 15       	cp	r29, r7
     18a:	c4 16       	cp	r12, r20
     18c:	c4 16       	cp	r12, r20
     18e:	c4 16       	cp	r12, r20
     190:	c4 16       	cp	r12, r20
     192:	c4 16       	cp	r12, r20
     194:	c4 16       	cp	r12, r20
     196:	c4 16       	cp	r12, r20
     198:	4c 16       	cp	r4, r28
     19a:	c4 16       	cp	r12, r20
     19c:	c4 16       	cp	r12, r20
     19e:	c4 16       	cp	r12, r20
     1a0:	c4 16       	cp	r12, r20
     1a2:	c4 16       	cp	r12, r20
     1a4:	c4 16       	cp	r12, r20
     1a6:	c4 16       	cp	r12, r20
     1a8:	64 16       	cp	r6, r20
     1aa:	c4 16       	cp	r12, r20
     1ac:	c4 16       	cp	r12, r20
     1ae:	c4 16       	cp	r12, r20
     1b0:	c4 16       	cp	r12, r20
     1b2:	c4 16       	cp	r12, r20
     1b4:	c4 16       	cp	r12, r20
     1b6:	c4 16       	cp	r12, r20
     1b8:	73 16       	cp	r7, r19
     1ba:	c4 16       	cp	r12, r20
     1bc:	c4 16       	cp	r12, r20
     1be:	c4 16       	cp	r12, r20
     1c0:	c4 16       	cp	r12, r20
     1c2:	c4 16       	cp	r12, r20
     1c4:	c4 16       	cp	r12, r20
     1c6:	c4 16       	cp	r12, r20
     1c8:	74 16       	cp	r7, r20
     1ca:	c4 16       	cp	r12, r20
     1cc:	c4 16       	cp	r12, r20
     1ce:	c4 16       	cp	r12, r20
     1d0:	c4 16       	cp	r12, r20
     1d2:	c4 16       	cp	r12, r20
     1d4:	c4 16       	cp	r12, r20
     1d6:	c4 16       	cp	r12, r20
     1d8:	91 16       	cp	r9, r17
     1da:	c4 16       	cp	r12, r20
     1dc:	c4 16       	cp	r12, r20
     1de:	c4 16       	cp	r12, r20
     1e0:	c4 16       	cp	r12, r20
     1e2:	c4 16       	cp	r12, r20
     1e4:	c4 16       	cp	r12, r20
     1e6:	c4 16       	cp	r12, r20
     1e8:	ae 16       	cp	r10, r30
     1ea:	c4 16       	cp	r12, r20
     1ec:	c4 16       	cp	r12, r20
     1ee:	c4 16       	cp	r12, r20
     1f0:	c4 16       	cp	r12, r20
     1f2:	c4 16       	cp	r12, r20
     1f4:	c4 16       	cp	r12, r20
     1f6:	c4 16       	cp	r12, r20
     1f8:	b2 16       	cp	r11, r18
     1fa:	c4 16       	cp	r12, r20
     1fc:	c4 16       	cp	r12, r20
     1fe:	c4 16       	cp	r12, r20
     200:	c4 16       	cp	r12, r20
     202:	c4 16       	cp	r12, r20
     204:	c4 16       	cp	r12, r20
     206:	c4 16       	cp	r12, r20
     208:	c4 16       	cp	r12, r20
     20a:	c4 16       	cp	r12, r20
     20c:	c4 16       	cp	r12, r20
     20e:	c4 16       	cp	r12, r20
     210:	c4 16       	cp	r12, r20
     212:	c4 16       	cp	r12, r20
     214:	c4 16       	cp	r12, r20
     216:	c4 16       	cp	r12, r20
     218:	c4 16       	cp	r12, r20
     21a:	c4 16       	cp	r12, r20
     21c:	c4 16       	cp	r12, r20
     21e:	c4 16       	cp	r12, r20
     220:	c4 16       	cp	r12, r20
     222:	c4 16       	cp	r12, r20
     224:	c4 16       	cp	r12, r20
     226:	c4 16       	cp	r12, r20
     228:	c4 16       	cp	r12, r20
     22a:	c4 16       	cp	r12, r20
     22c:	c4 16       	cp	r12, r20
     22e:	c4 16       	cp	r12, r20
     230:	c4 16       	cp	r12, r20
     232:	c4 16       	cp	r12, r20
     234:	c4 16       	cp	r12, r20
     236:	c4 16       	cp	r12, r20
     238:	c4 16       	cp	r12, r20
     23a:	c4 16       	cp	r12, r20
     23c:	c4 16       	cp	r12, r20
     23e:	c4 16       	cp	r12, r20
     240:	c4 16       	cp	r12, r20
     242:	c4 16       	cp	r12, r20
     244:	c4 16       	cp	r12, r20
     246:	c4 16       	cp	r12, r20
     248:	c4 16       	cp	r12, r20
     24a:	c4 16       	cp	r12, r20
     24c:	c4 16       	cp	r12, r20
     24e:	c4 16       	cp	r12, r20
     250:	c4 16       	cp	r12, r20
     252:	c4 16       	cp	r12, r20
     254:	c4 16       	cp	r12, r20
     256:	c4 16       	cp	r12, r20
     258:	bd 16       	cp	r11, r29

0000025a <__trampolines_end>:
     25a:	00 00       	nop
     25c:	00 00       	nop
     25e:	00 00       	nop
     260:	00 20       	and	r0, r0
     262:	20 20       	and	r2, r0
     264:	20 20       	and	r2, r0
     266:	00 20       	and	r0, r0
     268:	50 50       	subi	r21, 0x00	; 0
     26a:	50 00       	.word	0x0050	; ????
     26c:	00 00       	nop
     26e:	00 50       	subi	r16, 0x00	; 0
     270:	50 f8       	bld	r5, 0
     272:	50 f8       	bld	r5, 0
     274:	50 50       	subi	r21, 0x00	; 0
     276:	20 78       	andi	r18, 0x80	; 128
     278:	a0 70       	andi	r26, 0x00	; 0
     27a:	28 f0       	brcs	.+10     	; 0x286 <__trampolines_end+0x2c>
     27c:	20 c0       	rjmp	.+64     	; 0x2be <__trampolines_end+0x64>
     27e:	c8 10       	cpse	r12, r8
     280:	20 40       	sbci	r18, 0x00	; 0
     282:	98 18       	sub	r9, r8
     284:	60 90 a0 40 	lds	r6, 0x40A0	; 0x8040a0 <__bss_end+0x3ce2>
     288:	a8 90       	.word	0x90a8	; ????
     28a:	68 60       	ori	r22, 0x08	; 8
     28c:	20 40       	sbci	r18, 0x00	; 0
     28e:	00 00       	nop
     290:	00 00       	nop
     292:	10 20       	and	r1, r0
     294:	40 40       	sbci	r20, 0x00	; 0
     296:	40 20       	and	r4, r0
     298:	10 40       	sbci	r17, 0x00	; 0
     29a:	20 10       	cpse	r2, r0
     29c:	10 10       	cpse	r1, r0
     29e:	20 40       	sbci	r18, 0x00	; 0
     2a0:	00 50       	subi	r16, 0x00	; 0
     2a2:	20 f8       	bld	r2, 0
     2a4:	20 50       	subi	r18, 0x00	; 0
     2a6:	00 00       	nop
     2a8:	20 20       	and	r2, r0
     2aa:	f8 20       	and	r15, r8
     2ac:	20 00       	.word	0x0020	; ????
     2ae:	00 00       	nop
     2b0:	00 00       	nop
     2b2:	60 20       	and	r6, r0
     2b4:	40 00       	.word	0x0040	; ????
     2b6:	00 00       	nop
     2b8:	f8 00       	.word	0x00f8	; ????
     2ba:	00 00       	nop
     2bc:	00 00       	nop
     2be:	00 00       	nop
     2c0:	00 60       	ori	r16, 0x00	; 0
     2c2:	60 00       	.word	0x0060	; ????
     2c4:	08 10       	cpse	r0, r8
     2c6:	20 40       	sbci	r18, 0x00	; 0
     2c8:	80 00       	.word	0x0080	; ????
     2ca:	70 88       	ldd	r7, Z+16	; 0x10
     2cc:	98 a8       	ldd	r9, Y+48	; 0x30
     2ce:	c8 88       	ldd	r12, Y+16	; 0x10
     2d0:	70 20       	and	r7, r0
     2d2:	60 20       	and	r6, r0
     2d4:	20 20       	and	r2, r0
     2d6:	20 70       	andi	r18, 0x00	; 0
     2d8:	70 88       	ldd	r7, Z+16	; 0x10
     2da:	08 10       	cpse	r0, r8
     2dc:	20 40       	sbci	r18, 0x00	; 0
     2de:	f8 f8       	.word	0xf8f8	; ????
     2e0:	10 20       	and	r1, r0
     2e2:	10 08       	sbc	r1, r0
     2e4:	88 70       	andi	r24, 0x08	; 8
     2e6:	10 30       	cpi	r17, 0x00	; 0
     2e8:	50 90 f8 10 	lds	r5, 0x10F8	; 0x8010f8 <__bss_end+0xd3a>
     2ec:	10 f8       	bld	r1, 0
     2ee:	80 f0       	brcs	.+32     	; 0x310 <__trampolines_end+0xb6>
     2f0:	08 08       	sbc	r0, r8
     2f2:	88 70       	andi	r24, 0x08	; 8
     2f4:	30 40       	sbci	r19, 0x00	; 0
     2f6:	80 f0       	brcs	.+32     	; 0x318 <__trampolines_end+0xbe>
     2f8:	88 88       	ldd	r8, Y+16	; 0x10
     2fa:	70 f8       	bld	r7, 0
     2fc:	08 10       	cpse	r0, r8
     2fe:	20 40       	sbci	r18, 0x00	; 0
     300:	40 40       	sbci	r20, 0x00	; 0
     302:	70 88       	ldd	r7, Z+16	; 0x10
     304:	88 70       	andi	r24, 0x08	; 8
     306:	88 88       	ldd	r8, Y+16	; 0x10
     308:	70 70       	andi	r23, 0x00	; 0
     30a:	88 88       	ldd	r8, Y+16	; 0x10
     30c:	78 08       	sbc	r7, r8
     30e:	10 60       	ori	r17, 0x00	; 0
     310:	00 60       	ori	r16, 0x00	; 0
     312:	60 00       	.word	0x0060	; ????
     314:	60 60       	ori	r22, 0x00	; 0
     316:	00 00       	nop
     318:	60 60       	ori	r22, 0x00	; 0
     31a:	00 60       	ori	r16, 0x00	; 0
     31c:	20 40       	sbci	r18, 0x00	; 0
     31e:	08 10       	cpse	r0, r8
     320:	20 40       	sbci	r18, 0x00	; 0
     322:	20 10       	cpse	r2, r0
     324:	08 00       	.word	0x0008	; ????
     326:	00 f8       	bld	r0, 0
     328:	00 f8       	bld	r0, 0
     32a:	00 00       	nop
     32c:	80 40       	sbci	r24, 0x00	; 0
     32e:	20 10       	cpse	r2, r0
     330:	20 40       	sbci	r18, 0x00	; 0
     332:	80 70       	andi	r24, 0x00	; 0
     334:	88 08       	sbc	r8, r8
     336:	10 20       	and	r1, r0
     338:	00 20       	and	r0, r0
     33a:	70 88       	ldd	r7, Z+16	; 0x10
     33c:	08 68       	ori	r16, 0x88	; 136
     33e:	a8 a8       	ldd	r10, Y+48	; 0x30
     340:	70 70       	andi	r23, 0x00	; 0
     342:	88 88       	ldd	r8, Y+16	; 0x10
     344:	88 f8       	.word	0xf888	; ????
     346:	88 88       	ldd	r8, Y+16	; 0x10
     348:	f0 88       	ldd	r15, Z+16	; 0x10
     34a:	88 f0       	brcs	.+34     	; 0x36e <__trampolines_end+0x114>
     34c:	88 88       	ldd	r8, Y+16	; 0x10
     34e:	f0 70       	andi	r31, 0x00	; 0
     350:	88 80       	ld	r8, Y
     352:	80 80       	ld	r8, Z
     354:	88 70       	andi	r24, 0x08	; 8
     356:	e0 90 88 88 	lds	r14, 0x8888	; 0x808888 <__bss_end+0x84ca>
     35a:	88 90       	.word	0x9088	; ????
     35c:	e0 f8       	bld	r14, 0
     35e:	80 80       	ld	r8, Z
     360:	f0 80       	ld	r15, Z
     362:	80 f8       	bld	r8, 0
     364:	f8 80       	ld	r15, Y
     366:	80 e0       	ldi	r24, 0x00	; 0
     368:	80 80       	ld	r8, Z
     36a:	80 70       	andi	r24, 0x00	; 0
     36c:	88 80       	ld	r8, Y
     36e:	80 98       	cbi	0x10, 0	; 16
     370:	88 70       	andi	r24, 0x08	; 8
     372:	88 88       	ldd	r8, Y+16	; 0x10
     374:	88 f8       	.word	0xf888	; ????
     376:	88 88       	ldd	r8, Y+16	; 0x10
     378:	88 70       	andi	r24, 0x08	; 8
     37a:	20 20       	and	r2, r0
     37c:	20 20       	and	r2, r0
     37e:	20 70       	andi	r18, 0x00	; 0
     380:	38 10       	cpse	r3, r8
     382:	10 10       	cpse	r1, r0
     384:	10 90 60 88 	lds	r1, 0x8860	; 0x808860 <__bss_end+0x84a2>
     388:	90 a0       	ldd	r9, Z+32	; 0x20
     38a:	c0 a0       	ldd	r12, Z+32	; 0x20
     38c:	90 88       	ldd	r9, Z+16	; 0x10
     38e:	80 80       	ld	r8, Z
     390:	80 80       	ld	r8, Z
     392:	80 80       	ld	r8, Z
     394:	f8 88       	ldd	r15, Y+16	; 0x10
     396:	d8 a8       	ldd	r13, Y+48	; 0x30
     398:	88 88       	ldd	r8, Y+16	; 0x10
     39a:	88 88       	ldd	r8, Y+16	; 0x10
     39c:	88 88       	ldd	r8, Y+16	; 0x10
     39e:	c8 a8       	ldd	r12, Y+48	; 0x30
     3a0:	98 88       	ldd	r9, Y+16	; 0x10
     3a2:	88 70       	andi	r24, 0x08	; 8
     3a4:	88 88       	ldd	r8, Y+16	; 0x10
     3a6:	88 88       	ldd	r8, Y+16	; 0x10
     3a8:	88 70       	andi	r24, 0x08	; 8
     3aa:	f0 88       	ldd	r15, Z+16	; 0x10
     3ac:	88 f0       	brcs	.+34     	; 0x3d0 <__trampolines_end+0x176>
     3ae:	80 80       	ld	r8, Z
     3b0:	80 70       	andi	r24, 0x00	; 0
     3b2:	88 88       	ldd	r8, Y+16	; 0x10
     3b4:	88 a8       	ldd	r8, Y+48	; 0x30
     3b6:	90 68       	ori	r25, 0x80	; 128
     3b8:	f0 88       	ldd	r15, Z+16	; 0x10
     3ba:	88 f0       	brcs	.+34     	; 0x3de <__trampolines_end+0x184>
     3bc:	a0 90 88 78 	lds	r10, 0x7888	; 0x807888 <__bss_end+0x74ca>
     3c0:	80 80       	ld	r8, Z
     3c2:	70 08       	sbc	r7, r0
     3c4:	08 f0       	brcs	.+2      	; 0x3c8 <__trampolines_end+0x16e>
     3c6:	f8 20       	and	r15, r8
     3c8:	20 20       	and	r2, r0
     3ca:	20 20       	and	r2, r0
     3cc:	20 88       	ldd	r2, Z+16	; 0x10
     3ce:	88 88       	ldd	r8, Y+16	; 0x10
     3d0:	88 88       	ldd	r8, Y+16	; 0x10
     3d2:	88 70       	andi	r24, 0x08	; 8
     3d4:	88 88       	ldd	r8, Y+16	; 0x10
     3d6:	88 88       	ldd	r8, Y+16	; 0x10
     3d8:	88 50       	subi	r24, 0x08	; 8
     3da:	20 88       	ldd	r2, Z+16	; 0x10
     3dc:	88 88       	ldd	r8, Y+16	; 0x10
     3de:	a8 a8       	ldd	r10, Y+48	; 0x30
     3e0:	d8 88       	ldd	r13, Y+16	; 0x10
     3e2:	88 88       	ldd	r8, Y+16	; 0x10
     3e4:	50 20       	and	r5, r0
     3e6:	50 88       	ldd	r5, Z+16	; 0x10
     3e8:	88 88       	ldd	r8, Y+16	; 0x10
     3ea:	88 50       	subi	r24, 0x08	; 8
     3ec:	20 20       	and	r2, r0
     3ee:	20 20       	and	r2, r0
     3f0:	f8 08       	sbc	r15, r8
     3f2:	10 20       	and	r1, r0
     3f4:	40 80       	ld	r4, Z
     3f6:	f8 38       	cpi	r31, 0x88	; 136
     3f8:	20 20       	and	r2, r0
     3fa:	20 20       	and	r2, r0
     3fc:	20 38       	cpi	r18, 0x80	; 128
     3fe:	00 80       	ld	r0, Z
     400:	40 20       	and	r4, r0
     402:	10 08       	sbc	r1, r0
     404:	00 e0       	ldi	r16, 0x00	; 0
     406:	20 20       	and	r2, r0
     408:	20 20       	and	r2, r0
     40a:	20 e0       	ldi	r18, 0x00	; 0
     40c:	20 50       	subi	r18, 0x00	; 0
     40e:	88 00       	.word	0x0088	; ????
	...
     418:	00 f8       	bld	r0, 0
     41a:	40 20       	and	r4, r0
     41c:	10 00       	.word	0x0010	; ????
     41e:	00 00       	nop
     420:	00 00       	nop
     422:	00 70       	andi	r16, 0x00	; 0
     424:	08 78       	andi	r16, 0x88	; 136
     426:	88 78       	andi	r24, 0x88	; 136
     428:	80 80       	ld	r8, Z
     42a:	b0 c8       	rjmp	.-3744   	; 0xfffff58c <__eeprom_end+0xff7ef58c>
     42c:	88 88       	ldd	r8, Y+16	; 0x10
     42e:	f0 00       	.word	0x00f0	; ????
     430:	00 70       	andi	r16, 0x00	; 0
     432:	80 80       	ld	r8, Z
     434:	88 70       	andi	r24, 0x08	; 8
     436:	08 08       	sbc	r0, r8
     438:	68 98       	cbi	0x0d, 0	; 13
     43a:	88 88       	ldd	r8, Y+16	; 0x10
     43c:	78 00       	.word	0x0078	; ????
     43e:	00 70       	andi	r16, 0x00	; 0
     440:	88 f8       	.word	0xf888	; ????
     442:	80 70       	andi	r24, 0x00	; 0
     444:	30 48       	sbci	r19, 0x80	; 128
     446:	40 e0       	ldi	r20, 0x00	; 0
     448:	40 40       	sbci	r20, 0x00	; 0
     44a:	40 00       	.word	0x0040	; ????
     44c:	00 78       	andi	r16, 0x80	; 128
     44e:	88 78       	andi	r24, 0x88	; 136
     450:	08 30       	cpi	r16, 0x08	; 8
     452:	80 80       	ld	r8, Z
     454:	b0 c8       	rjmp	.-3744   	; 0xfffff5b6 <__eeprom_end+0xff7ef5b6>
     456:	88 88       	ldd	r8, Y+16	; 0x10
     458:	88 20       	and	r8, r8
     45a:	00 60       	ori	r16, 0x00	; 0
     45c:	20 20       	and	r2, r0
     45e:	20 70       	andi	r18, 0x00	; 0
     460:	10 00       	.word	0x0010	; ????
     462:	30 10       	cpse	r3, r0
     464:	10 90 60 40 	lds	r1, 0x4060	; 0x804060 <__bss_end+0x3ca2>
     468:	40 48       	sbci	r20, 0x80	; 128
     46a:	50 60       	ori	r21, 0x00	; 0
     46c:	50 48       	sbci	r21, 0x80	; 128
     46e:	60 20       	and	r6, r0
     470:	20 20       	and	r2, r0
     472:	20 20       	and	r2, r0
     474:	70 00       	.word	0x0070	; ????
     476:	00 d0       	rcall	.+0      	; 0x478 <__LOCK_REGION_LENGTH__+0x78>
     478:	a8 a8       	ldd	r10, Y+48	; 0x30
     47a:	88 88       	ldd	r8, Y+16	; 0x10
     47c:	00 00       	nop
     47e:	b0 c8       	rjmp	.-3744   	; 0xfffff5e0 <__eeprom_end+0xff7ef5e0>
     480:	88 88       	ldd	r8, Y+16	; 0x10
     482:	88 00       	.word	0x0088	; ????
     484:	00 70       	andi	r16, 0x00	; 0
     486:	88 88       	ldd	r8, Y+16	; 0x10
     488:	88 70       	andi	r24, 0x08	; 8
     48a:	00 00       	nop
     48c:	f0 88       	ldd	r15, Z+16	; 0x10
     48e:	f0 80       	ld	r15, Z
     490:	80 00       	.word	0x0080	; ????
     492:	00 68       	ori	r16, 0x80	; 128
     494:	98 78       	andi	r25, 0x88	; 136
     496:	08 08       	sbc	r0, r8
     498:	00 00       	nop
     49a:	b0 c8       	rjmp	.-3744   	; 0xfffff5fc <__eeprom_end+0xff7ef5fc>
     49c:	80 80       	ld	r8, Z
     49e:	80 00       	.word	0x0080	; ????
     4a0:	00 70       	andi	r16, 0x00	; 0
     4a2:	80 70       	andi	r24, 0x00	; 0
     4a4:	08 f0       	brcs	.+2      	; 0x4a8 <__LOCK_REGION_LENGTH__+0xa8>
     4a6:	40 40       	sbci	r20, 0x00	; 0
     4a8:	e0 40       	sbci	r30, 0x00	; 0
     4aa:	40 48       	sbci	r20, 0x80	; 128
     4ac:	30 00       	.word	0x0030	; ????
     4ae:	00 88       	ldd	r0, Z+16	; 0x10
     4b0:	88 88       	ldd	r8, Y+16	; 0x10
     4b2:	98 68       	ori	r25, 0x88	; 136
     4b4:	00 00       	nop
     4b6:	88 88       	ldd	r8, Y+16	; 0x10
     4b8:	88 50       	subi	r24, 0x08	; 8
     4ba:	20 00       	.word	0x0020	; ????
     4bc:	00 88       	ldd	r0, Z+16	; 0x10
     4be:	88 a8       	ldd	r8, Y+48	; 0x30
     4c0:	a8 50       	subi	r26, 0x08	; 8
     4c2:	00 00       	nop
     4c4:	88 50       	subi	r24, 0x08	; 8
     4c6:	20 50       	subi	r18, 0x00	; 0
     4c8:	88 00       	.word	0x0088	; ????
     4ca:	00 88       	ldd	r0, Z+16	; 0x10
     4cc:	88 78       	andi	r24, 0x88	; 136
     4ce:	08 70       	andi	r16, 0x08	; 8
     4d0:	00 00       	nop
     4d2:	f8 10       	cpse	r15, r8
     4d4:	20 40       	sbci	r18, 0x00	; 0
     4d6:	f8 10       	cpse	r15, r8
     4d8:	20 20       	and	r2, r0
     4da:	40 20       	and	r4, r0
     4dc:	20 10       	cpse	r2, r0
     4de:	20 20       	and	r2, r0
     4e0:	20 20       	and	r2, r0
     4e2:	20 20       	and	r2, r0
     4e4:	20 40       	sbci	r18, 0x00	; 0
     4e6:	20 20       	and	r2, r0
     4e8:	10 20       	and	r1, r0
     4ea:	20 40       	sbci	r18, 0x00	; 0

000004ec <sysfont_glyphs>:
     4ec:	00 00 00 00 00 00 00 20 20 20 20 20 00 20 50 50     .......     . PP
     4fc:	50 00 00 00 00 50 50 f8 50 f8 50 50 20 78 a0 70     P....PP.P.PP x.p
     50c:	28 f0 20 c0 c8 10 20 40 98 18 60 90 a0 40 a8 90     (. ... @..`..@..
     51c:	68 60 20 40 00 00 00 00 10 20 40 40 40 20 10 40     h` @..... @@@ .@
     52c:	20 10 10 10 20 40 00 50 20 f8 20 50 00 00 20 20      ... @.P . P..  
     53c:	f8 20 20 00 00 00 00 00 60 20 40 00 00 00 f8 00     .  .....` @.....
     54c:	00 00 00 00 00 00 00 60 60 00 08 10 20 40 80 00     .......``... @..
     55c:	70 88 98 a8 c8 88 70 20 60 20 20 20 20 70 70 88     p.....p `    pp.
     56c:	08 10 20 40 f8 f8 10 20 10 08 88 70 10 30 50 90     .. @... ...p.0P.
     57c:	f8 10 10 f8 80 f0 08 08 88 70 30 40 80 f0 88 88     .........p0@....
     58c:	70 f8 08 10 20 40 40 40 70 88 88 70 88 88 70 70     p... @@@p..p..pp
     59c:	88 88 78 08 10 60 00 60 60 00 60 60 00 00 60 60     ..x..`.``.``..``
     5ac:	00 60 20 40 08 10 20 40 20 10 08 00 00 f8 00 f8     .` @.. @ .......
     5bc:	00 00 80 40 20 10 20 40 80 70 88 08 10 20 00 20     ...@ . @.p... . 
     5cc:	70 88 08 68 a8 a8 70 70 88 88 88 f8 88 88 f0 88     p..h..pp........
     5dc:	88 f0 88 88 f0 70 88 80 80 80 88 70 e0 90 88 88     .....p.....p....
     5ec:	88 90 e0 f8 80 80 f0 80 80 f8 f8 80 80 e0 80 80     ................
     5fc:	80 70 88 80 80 98 88 70 88 88 88 f8 88 88 88 70     .p.....p.......p
     60c:	20 20 20 20 20 70 38 10 10 10 10 90 60 88 90 a0          p8.....`...
     61c:	c0 a0 90 88 80 80 80 80 80 80 f8 88 d8 a8 88 88     ................
     62c:	88 88 88 88 c8 a8 98 88 88 70 88 88 88 88 88 70     .........p.....p
     63c:	f0 88 88 f0 80 80 80 70 88 88 88 a8 90 68 f0 88     .......p.....h..
     64c:	88 f0 a0 90 88 78 80 80 70 08 08 f0 f8 20 20 20     .....x..p....   
     65c:	20 20 20 88 88 88 88 88 88 70 88 88 88 88 88 50        ......p.....P
     66c:	20 88 88 88 a8 a8 d8 88 88 88 50 20 50 88 88 88      .........P P...
     67c:	88 50 20 20 20 20 f8 08 10 20 40 80 f8 38 20 20     .P    ... @..8  
     68c:	20 20 20 38 00 80 40 20 10 08 00 e0 20 20 20 20        8..@ ....    
     69c:	20 e0 20 50 88 00 00 00 00 00 00 00 00 00 00 f8      . P............
     6ac:	40 20 10 00 00 00 00 00 00 70 08 78 88 78 80 80     @ .......p.x.x..
     6bc:	b0 c8 88 88 f0 00 00 70 80 80 88 70 08 08 68 98     .......p...p..h.
     6cc:	88 88 78 00 00 70 88 f8 80 70 30 48 40 e0 40 40     ..x..p...p0H@.@@
     6dc:	40 00 00 78 88 78 08 30 80 80 b0 c8 88 88 88 20     @..x.x.0....... 
     6ec:	00 60 20 20 20 70 10 00 30 10 10 90 60 40 40 48     .`   p..0...`@@H
     6fc:	50 60 50 48 60 20 20 20 20 20 70 00 00 d0 a8 a8     P`PH`     p.....
     70c:	88 88 00 00 b0 c8 88 88 88 00 00 70 88 88 88 70     ...........p...p
     71c:	00 00 f0 88 f0 80 80 00 00 68 98 78 08 08 00 00     .........h.x....
     72c:	b0 c8 80 80 80 00 00 70 80 70 08 f0 40 40 e0 40     .......p.p..@@.@
     73c:	40 48 30 00 00 88 88 88 98 68 00 00 88 88 88 50     @H0......h.....P
     74c:	20 00 00 88 88 a8 a8 50 00 00 88 50 20 50 88 00      ......P...P P..
     75c:	00 88 88 78 08 70 00 00 f8 10 20 40 f8 10 20 20     ...x.p.... @..  
     76c:	40 20 20 10 20 20 20 20 20 20 20 40 20 20 10 20     @  .       @  . 
     77c:	20 40                                                @

0000077e <__ctors_end>:
     77e:	11 24       	eor	r1, r1
     780:	1f be       	out	0x3f, r1	; 63
     782:	cf ef       	ldi	r28, 0xFF	; 255
     784:	d8 e0       	ldi	r29, 0x08	; 8
     786:	de bf       	out	0x3e, r29	; 62
     788:	cd bf       	out	0x3d, r28	; 61

0000078a <__do_copy_data>:
     78a:	12 e0       	ldi	r17, 0x02	; 2
     78c:	a0 e0       	ldi	r26, 0x00	; 0
     78e:	b1 e0       	ldi	r27, 0x01	; 1
     790:	ec e2       	ldi	r30, 0x2C	; 44
     792:	fd e3       	ldi	r31, 0x3D	; 61
     794:	02 c0       	rjmp	.+4      	; 0x79a <__do_copy_data+0x10>
     796:	05 90       	lpm	r0, Z+
     798:	0d 92       	st	X+, r0
     79a:	a8 39       	cpi	r26, 0x98	; 152
     79c:	b1 07       	cpc	r27, r17
     79e:	d9 f7       	brne	.-10     	; 0x796 <__do_copy_data+0xc>

000007a0 <__do_clear_bss>:
     7a0:	23 e0       	ldi	r18, 0x03	; 3
     7a2:	a8 e9       	ldi	r26, 0x98	; 152
     7a4:	b2 e0       	ldi	r27, 0x02	; 2
     7a6:	01 c0       	rjmp	.+2      	; 0x7aa <.do_clear_bss_start>

000007a8 <.do_clear_bss_loop>:
     7a8:	1d 92       	st	X+, r1

000007aa <.do_clear_bss_start>:
     7aa:	ae 3b       	cpi	r26, 0xBE	; 190
     7ac:	b2 07       	cpc	r27, r18
     7ae:	e1 f7       	brne	.-8      	; 0x7a8 <.do_clear_bss_loop>
     7b0:	0e 94 1b 18 	call	0x3036	; 0x3036 <main>
     7b4:	0c 94 94 1e 	jmp	0x3d28	; 0x3d28 <_exit>

000007b8 <sysclk_init>:

/**
 *  Function to initialize the clock and disable clock for not required modules.
 */
void sysclk_init(void)
{
     7b8:	cf 93       	push	r28
     7ba:	df 93       	push	r29
     7bc:	1f 92       	push	r1
     7be:	cd b7       	in	r28, 0x3d	; 61
     7c0:	de b7       	in	r29, 0x3e	; 62
	/* Turn off all peripheral clocks that can be turned off.
	 * The debugWIRE system of some devices that shares system clock with the SPI module.
	 * Thus the PRSPI bit in the PRR register must not be set when debugging.
	 */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
		*(reg++) = 0xFF;
     7c2:	8f ef       	ldi	r24, 0xFF	; 255
     7c4:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     7c8:	8f b7       	in	r24, 0x3f	; 63
     7ca:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     7cc:	f8 94       	cli
	return flags;
     7ce:	89 81       	ldd	r24, Y+1	; 0x01
static inline void sysclk_set_prescalers(uint8_t psdiv)
{
#if !MEGA_UNSPECIFIED
	irqflags_t flags = cpu_irq_save();

	ASM(
     7d0:	5f 93       	push	r21
     7d2:	50 e8       	ldi	r21, 0x80	; 128
     7d4:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
     7de:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     7e0:	8f bf       	out	0x3f, r24	; 63
	if ((CONFIG_SYSCLK_PSDIV != SYSCLK_PSDIV_8) ||
			(SYSCLK_PSDIV_8 != CLKPR)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSDIV);
	}
#endif
}
     7e2:	0f 90       	pop	r0
     7e4:	df 91       	pop	r29
     7e6:	cf 91       	pop	r28
     7e8:	08 95       	ret

000007ea <sysclk_enable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bitmask) of the peripheral module to be enabled.
 */
void sysclk_enable_module(enum power_red_id port, uint8_t id)
{
     7ea:	cf 93       	push	r28
     7ec:	df 93       	push	r29
     7ee:	1f 92       	push	r1
     7f0:	cd b7       	in	r28, 0x3d	; 61
     7f2:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     7f4:	9f b7       	in	r25, 0x3f	; 63
     7f6:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     7f8:	f8 94       	cli
	return flags;
     7fa:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();

	if (port < NUMBER_OF_POWER_REG) {
     7fc:	81 11       	cpse	r24, r1
     7fe:	06 c0       	rjmp	.+12     	; 0x80c <sysclk_enable_module+0x22>
		*(reg + port)  &= ~id;
     800:	e4 e6       	ldi	r30, 0x64	; 100
     802:	f0 e0       	ldi	r31, 0x00	; 0
     804:	60 95       	com	r22
     806:	80 81       	ld	r24, Z
     808:	68 23       	and	r22, r24
     80a:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     80c:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
     80e:	0f 90       	pop	r0
     810:	df 91       	pop	r29
     812:	cf 91       	pop	r28
     814:	08 95       	ret

00000816 <sysclk_disable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bit mask) of the peripheral module to be disabled.
 */
void sysclk_disable_module( enum power_red_id port, uint8_t id)
{
     816:	cf 93       	push	r28
     818:	df 93       	push	r29
     81a:	1f 92       	push	r1
     81c:	cd b7       	in	r28, 0x3d	; 61
     81e:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     820:	9f b7       	in	r25, 0x3f	; 63
     822:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     824:	f8 94       	cli
	return flags;
     826:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();
	if (port < NUMBER_OF_POWER_REG) {
     828:	81 11       	cpse	r24, r1
     82a:	05 c0       	rjmp	.+10     	; 0x836 <sysclk_disable_module+0x20>
		*(reg + port) |= id;
     82c:	e4 e6       	ldi	r30, 0x64	; 100
     82e:	f0 e0       	ldi	r31, 0x00	; 0
     830:	80 81       	ld	r24, Z
     832:	68 2b       	or	r22, r24
     834:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     836:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
     838:	0f 90       	pop	r0
     83a:	df 91       	pop	r29
     83c:	cf 91       	pop	r28
     83e:	08 95       	ret

00000840 <gfx_mono_generic_draw_horizontal_line>:
 * \param  length     Length of the line in pixels.
 * \param  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     840:	ff 92       	push	r15
     842:	0f 93       	push	r16
     844:	1f 93       	push	r17
     846:	cf 93       	push	r28
     848:	df 93       	push	r29
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
     84a:	e4 2f       	mov	r30, r20
     84c:	f0 e0       	ldi	r31, 0x00	; 0
     84e:	e8 0f       	add	r30, r24
     850:	f1 1d       	adc	r31, r1
     852:	e1 3f       	cpi	r30, 0xF1	; 241
     854:	f1 05       	cpc	r31, r1
     856:	1c f0       	brlt	.+6      	; 0x85e <gfx_mono_generic_draw_horizontal_line+0x1e>
		length = GFX_MONO_LCD_WIDTH - x;
     858:	c0 ef       	ldi	r28, 0xF0	; 240
     85a:	4c 2f       	mov	r20, r28
     85c:	48 1b       	sub	r20, r24
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
     85e:	44 23       	and	r20, r20
     860:	09 f4       	brne	.+2      	; 0x864 <gfx_mono_generic_draw_horizontal_line+0x24>
     862:	53 c0       	rjmp	.+166    	; 0x90a <__stack+0xb>
	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
		length = GFX_MONO_LCD_WIDTH - x;
	}

	page = y / 8;
     864:	d6 2f       	mov	r29, r22
     866:	d6 95       	lsr	r29
     868:	d6 95       	lsr	r29
     86a:	d6 95       	lsr	r29
	pixelmask = (1 << (y - (page * 8)));
     86c:	ed 2f       	mov	r30, r29
     86e:	f0 e0       	ldi	r31, 0x00	; 0
     870:	f1 95       	neg	r31
     872:	e1 95       	neg	r30
     874:	f1 09       	sbc	r31, r1
     876:	ee 0f       	add	r30, r30
     878:	ff 1f       	adc	r31, r31
     87a:	ee 0f       	add	r30, r30
     87c:	ff 1f       	adc	r31, r31
     87e:	ee 0f       	add	r30, r30
     880:	ff 1f       	adc	r31, r31
     882:	df 01       	movw	r26, r30
     884:	a6 0f       	add	r26, r22
     886:	b1 1d       	adc	r27, r1
     888:	bd 01       	movw	r22, r26
     88a:	e1 e0       	ldi	r30, 0x01	; 1
     88c:	f0 e0       	ldi	r31, 0x00	; 0
     88e:	df 01       	movw	r26, r30
     890:	02 c0       	rjmp	.+4      	; 0x896 <gfx_mono_generic_draw_horizontal_line+0x56>
     892:	aa 0f       	add	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	6a 95       	dec	r22
     898:	e2 f7       	brpl	.-8      	; 0x892 <gfx_mono_generic_draw_horizontal_line+0x52>
     89a:	fa 2e       	mov	r15, r26
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     89c:	21 30       	cpi	r18, 0x01	; 1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <gfx_mono_generic_draw_horizontal_line+0x68>
     8a0:	98 f0       	brcs	.+38     	; 0x8c8 <gfx_mono_generic_draw_horizontal_line+0x88>
     8a2:	22 30       	cpi	r18, 0x02	; 2
     8a4:	19 f1       	breq	.+70     	; 0x8ec <gfx_mono_generic_draw_horizontal_line+0xac>
     8a6:	31 c0       	rjmp	.+98     	; 0x90a <__stack+0xb>
     8a8:	c4 2f       	mov	r28, r20
     8aa:	1f ef       	ldi	r17, 0xFF	; 255
     8ac:	18 0f       	add	r17, r24
     8ae:	01 2f       	mov	r16, r17
     8b0:	0c 0f       	add	r16, r28
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     8b2:	60 2f       	mov	r22, r16
     8b4:	8d 2f       	mov	r24, r29
     8b6:	e0 d2       	rcall	.+1472   	; 0xe78 <gfx_mono_lcd_uc1608_get_byte>
			temp |= pixelmask;
     8b8:	48 2f       	mov	r20, r24
     8ba:	4f 29       	or	r20, r15
			gfx_mono_put_byte(page, x + length, temp);
     8bc:	60 2f       	mov	r22, r16
     8be:	8d 2f       	mov	r24, r29
     8c0:	cb d2       	rcall	.+1430   	; 0xe58 <gfx_mono_lcd_uc1608_put_byte>
     8c2:	c1 50       	subi	r28, 0x01	; 1
		return;
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
     8c4:	a1 f7       	brne	.-24     	; 0x8ae <gfx_mono_generic_draw_horizontal_line+0x6e>
     8c6:	21 c0       	rjmp	.+66     	; 0x90a <__stack+0xb>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     8c8:	c4 2f       	mov	r28, r20
     8ca:	1f ef       	ldi	r17, 0xFF	; 255
     8cc:	18 0f       	add	r17, r24
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
			temp &= ~pixelmask;
     8ce:	fa 2e       	mov	r15, r26
     8d0:	f0 94       	com	r15
     8d2:	01 2f       	mov	r16, r17
     8d4:	0c 0f       	add	r16, r28
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     8d6:	60 2f       	mov	r22, r16
     8d8:	8d 2f       	mov	r24, r29
     8da:	ce d2       	rcall	.+1436   	; 0xe78 <gfx_mono_lcd_uc1608_get_byte>
			temp &= ~pixelmask;
     8dc:	48 2f       	mov	r20, r24
     8de:	4f 21       	and	r20, r15
			gfx_mono_put_byte(page, x + length, temp);
     8e0:	60 2f       	mov	r22, r16
     8e2:	8d 2f       	mov	r24, r29
     8e4:	b9 d2       	rcall	.+1394   	; 0xe58 <gfx_mono_lcd_uc1608_put_byte>
     8e6:	c1 50       	subi	r28, 0x01	; 1
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
     8e8:	a1 f7       	brne	.-24     	; 0x8d2 <gfx_mono_generic_draw_horizontal_line+0x92>
     8ea:	0f c0       	rjmp	.+30     	; 0x90a <__stack+0xb>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     8ec:	c4 2f       	mov	r28, r20
     8ee:	1f ef       	ldi	r17, 0xFF	; 255
     8f0:	18 0f       	add	r17, r24
     8f2:	01 2f       	mov	r16, r17
     8f4:	0c 0f       	add	r16, r28
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     8f6:	60 2f       	mov	r22, r16
     8f8:	8d 2f       	mov	r24, r29
     8fa:	be d2       	rcall	.+1404   	; 0xe78 <gfx_mono_lcd_uc1608_get_byte>
			temp ^= pixelmask;
     8fc:	48 2f       	mov	r20, r24
     8fe:	4f 25       	eor	r20, r15
			gfx_mono_put_byte(page, x + length, temp);
     900:	60 2f       	mov	r22, r16
     902:	8d 2f       	mov	r24, r29
     904:	a9 d2       	rcall	.+1362   	; 0xe58 <gfx_mono_lcd_uc1608_put_byte>
     906:	c1 50       	subi	r28, 0x01	; 1
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
     908:	a1 f7       	brne	.-24     	; 0x8f2 <gfx_mono_generic_draw_horizontal_line+0xb2>
		break;

	default:
		break;
	}
}
     90a:	df 91       	pop	r29
     90c:	cf 91       	pop	r28
     90e:	1f 91       	pop	r17
     910:	0f 91       	pop	r16
     912:	ff 90       	pop	r15
     914:	08 95       	ret

00000916 <gfx_mono_generic_draw_vertical_line>:
 * \param  length     Length of the line in pixels.
 * \param  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_vertical_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     916:	ef 92       	push	r14
     918:	ff 92       	push	r15
     91a:	0f 93       	push	r16
     91c:	1f 93       	push	r17
     91e:	cf 93       	push	r28
     920:	df 93       	push	r29
	if (length == 0) {
     922:	44 23       	and	r20, r20
     924:	09 f4       	brne	.+2      	; 0x928 <gfx_mono_generic_draw_vertical_line+0x12>
     926:	46 c0       	rjmp	.+140    	; 0x9b4 <gfx_mono_generic_draw_vertical_line+0x9e>
     928:	12 2f       	mov	r17, r18
     92a:	d8 2f       	mov	r29, r24
     92c:	9f ef       	ldi	r25, 0xFF	; 255
     92e:	96 0f       	add	r25, r22
		return;
	}

	gfx_coord_t y2 = y + length - 1;
     930:	94 0f       	add	r25, r20

	if (y == y2) {
     932:	69 13       	cpse	r22, r25
     934:	03 c0       	rjmp	.+6      	; 0x93c <gfx_mono_generic_draw_vertical_line+0x26>
		gfx_mono_draw_pixel(x, y, color);
     936:	42 2f       	mov	r20, r18
     938:	d2 d2       	rcall	.+1444   	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		return;
     93a:	3c c0       	rjmp	.+120    	; 0x9b4 <gfx_mono_generic_draw_vertical_line+0x9e>
	}

	if (y2 >= GFX_MONO_LCD_HEIGHT - 1) {
     93c:	9f 37       	cpi	r25, 0x7F	; 127
     93e:	08 f0       	brcs	.+2      	; 0x942 <gfx_mono_generic_draw_vertical_line+0x2c>
		y2 = GFX_MONO_LCD_HEIGHT - 1;
     940:	9f e7       	ldi	r25, 0x7F	; 127
	}

	gfx_coord_t y1page = y / 8;
     942:	c6 2f       	mov	r28, r22
     944:	c6 95       	lsr	r28
     946:	c6 95       	lsr	r28
     948:	c6 95       	lsr	r28
	gfx_coord_t y2page = y2 / 8;
     94a:	09 2f       	mov	r16, r25
     94c:	06 95       	lsr	r16
     94e:	06 95       	lsr	r16
     950:	06 95       	lsr	r16

	uint8_t y1bitpos = y & 0x07;
     952:	67 70       	andi	r22, 0x07	; 7
	uint8_t y2bitpos = y2 & 0x07;

	uint8_t y1pixelmask = 0xFF << y1bitpos;
     954:	2f ef       	ldi	r18, 0xFF	; 255
     956:	30 e0       	ldi	r19, 0x00	; 0
     958:	a9 01       	movw	r20, r18
     95a:	02 c0       	rjmp	.+4      	; 0x960 <gfx_mono_generic_draw_vertical_line+0x4a>
     95c:	44 0f       	add	r20, r20
     95e:	55 1f       	adc	r21, r21
     960:	6a 95       	dec	r22
     962:	e2 f7       	brpl	.-8      	; 0x95c <gfx_mono_generic_draw_vertical_line+0x46>

	gfx_coord_t y1page = y / 8;
	gfx_coord_t y2page = y2 / 8;

	uint8_t y1bitpos = y & 0x07;
	uint8_t y2bitpos = y2 & 0x07;
     964:	97 70       	andi	r25, 0x07	; 7

	uint8_t y1pixelmask = 0xFF << y1bitpos;
	uint8_t y2pixelmask = 0xFF >> (7 - y2bitpos);
     966:	67 e0       	ldi	r22, 0x07	; 7
     968:	70 e0       	ldi	r23, 0x00	; 0
     96a:	fb 01       	movw	r30, r22
     96c:	e9 1b       	sub	r30, r25
     96e:	f1 09       	sbc	r31, r1
     970:	79 01       	movw	r14, r18
     972:	02 c0       	rjmp	.+4      	; 0x978 <gfx_mono_generic_draw_vertical_line+0x62>
     974:	f5 94       	asr	r15
     976:	e7 94       	ror	r14
     978:	ea 95       	dec	r30
     97a:	e2 f7       	brpl	.-8      	; 0x974 <gfx_mono_generic_draw_vertical_line+0x5e>

	/* The pixels are on the same page; combine masks */
	if (y1page == y2page) {
     97c:	c0 13       	cpse	r28, r16
     97e:	06 c0       	rjmp	.+12     	; 0x98c <gfx_mono_generic_draw_vertical_line+0x76>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
     980:	4e 21       	and	r20, r14
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
     982:	21 2f       	mov	r18, r17
     984:	6d 2f       	mov	r22, r29
     986:	8c 2f       	mov	r24, r28
     988:	87 d2       	rcall	.+1294   	; 0xe98 <gfx_mono_lcd_uc1608_mask_byte>
     98a:	14 c0       	rjmp	.+40     	; 0x9b4 <gfx_mono_generic_draw_vertical_line+0x9e>
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);
     98c:	21 2f       	mov	r18, r17
     98e:	6d 2f       	mov	r22, r29
     990:	8c 2f       	mov	r24, r28
     992:	82 d2       	rcall	.+1284   	; 0xe98 <gfx_mono_lcd_uc1608_mask_byte>

		while (++y1page < y2page) {
     994:	cf 5f       	subi	r28, 0xFF	; 255
     996:	c0 17       	cp	r28, r16
     998:	40 f4       	brcc	.+16     	; 0x9aa <gfx_mono_generic_draw_vertical_line+0x94>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
     99a:	21 2f       	mov	r18, r17
     99c:	4f ef       	ldi	r20, 0xFF	; 255
     99e:	6d 2f       	mov	r22, r29
     9a0:	8c 2f       	mov	r24, r28
     9a2:	7a d2       	rcall	.+1268   	; 0xe98 <gfx_mono_lcd_uc1608_mask_byte>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);

		while (++y1page < y2page) {
     9a4:	cf 5f       	subi	r28, 0xFF	; 255
     9a6:	c0 17       	cp	r28, r16
     9a8:	c0 f3       	brcs	.-16     	; 0x99a <gfx_mono_generic_draw_vertical_line+0x84>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
		}

		gfx_mono_mask_byte(y2page, x, y2pixelmask, color);
     9aa:	21 2f       	mov	r18, r17
     9ac:	4e 2d       	mov	r20, r14
     9ae:	6d 2f       	mov	r22, r29
     9b0:	80 2f       	mov	r24, r16
     9b2:	72 d2       	rcall	.+1252   	; 0xe98 <gfx_mono_lcd_uc1608_mask_byte>
	}
}
     9b4:	df 91       	pop	r29
     9b6:	cf 91       	pop	r28
     9b8:	1f 91       	pop	r17
     9ba:	0f 91       	pop	r16
     9bc:	ff 90       	pop	r15
     9be:	ef 90       	pop	r14
     9c0:	08 95       	ret

000009c2 <gfx_mono_generic_draw_line>:
 * \param  color       Pixel operation of the line.
 */
void gfx_mono_generic_draw_line(gfx_coord_t x1, gfx_coord_t y1,
		gfx_coord_t x2, gfx_coord_t y2,
		enum gfx_mono_color color)
{
     9c2:	8f 92       	push	r8
     9c4:	9f 92       	push	r9
     9c6:	af 92       	push	r10
     9c8:	bf 92       	push	r11
     9ca:	cf 92       	push	r12
     9cc:	df 92       	push	r13
     9ce:	ef 92       	push	r14
     9d0:	ff 92       	push	r15
     9d2:	0f 93       	push	r16
     9d4:	1f 93       	push	r17
     9d6:	cf 93       	push	r28
     9d8:	df 93       	push	r29
     9da:	c8 2f       	mov	r28, r24
     9dc:	d6 2f       	mov	r29, r22
	int16_t dx;
	int16_t dy;
	int16_t e;

	/* swap x1,y1  with x2,y2 */
	if (x1 > x2) {
     9de:	48 17       	cp	r20, r24
     9e0:	28 f4       	brcc	.+10     	; 0x9ec <gfx_mono_generic_draw_line+0x2a>
		dx = x1;
		x1 = x2;
		x2 = dx;
		dy = y1;
		y1 = y2;
     9e2:	d2 2f       	mov	r29, r18
		y2 = dy;
     9e4:	26 2f       	mov	r18, r22
	int16_t dx;
	int16_t dy;
	int16_t e;

	/* swap x1,y1  with x2,y2 */
	if (x1 > x2) {
     9e6:	8c 2f       	mov	r24, r28
		dx = x1;
		x1 = x2;
     9e8:	c4 2f       	mov	r28, r20
		x2 = dx;
     9ea:	48 2f       	mov	r20, r24
		dy = y1;
		y1 = y2;
		y2 = dy;
	}

	dx = x2 - x1;
     9ec:	e4 2e       	mov	r14, r20
     9ee:	f1 2c       	mov	r15, r1
     9f0:	ec 1a       	sub	r14, r28
     9f2:	f1 08       	sbc	r15, r1
	dy = y2 - y1;
     9f4:	a2 2e       	mov	r10, r18
     9f6:	b1 2c       	mov	r11, r1
     9f8:	ad 1a       	sub	r10, r29
     9fa:	b1 08       	sbc	r11, r1

	x = x1;
	y = y1;

	if (dx < 0) {
     9fc:	ff 20       	and	r15, r15
     9fe:	2c f4       	brge	.+10     	; 0xa0a <gfx_mono_generic_draw_line+0x48>
		xinc = -1;
		dx = -dx;
     a00:	f1 94       	neg	r15
     a02:	e1 94       	neg	r14
     a04:	f1 08       	sbc	r15, r1

	x = x1;
	y = y1;

	if (dx < 0) {
		xinc = -1;
     a06:	1f ef       	ldi	r17, 0xFF	; 255
     a08:	01 c0       	rjmp	.+2      	; 0xa0c <gfx_mono_generic_draw_line+0x4a>
		dx = -dx;
	} else {
		xinc = 1;
     a0a:	11 e0       	ldi	r17, 0x01	; 1
	}

	if (dy < 0) {
     a0c:	bb 20       	and	r11, r11
     a0e:	0c f0       	brlt	.+2      	; 0xa12 <gfx_mono_generic_draw_line+0x50>
     a10:	48 c0       	rjmp	.+144    	; 0xaa2 <gfx_mono_generic_draw_line+0xe0>
		yinc = -1;
		dy = -dy;
     a12:	88 24       	eor	r8, r8
     a14:	99 24       	eor	r9, r9
     a16:	8a 18       	sub	r8, r10
     a18:	9b 08       	sbc	r9, r11
	} else {
		yinc = 1;
	}

	if (dx > dy) {
     a1a:	8e 14       	cp	r8, r14
     a1c:	9f 04       	cpc	r9, r15
     a1e:	fc f4       	brge	.+62     	; 0xa5e <gfx_mono_generic_draw_line+0x9c>
		xinc = 1;
	}

	if (dy < 0) {
		yinc = -1;
		dy = -dy;
     a20:	54 01       	movw	r10, r8
	} else {
		xinc = 1;
	}

	if (dy < 0) {
		yinc = -1;
     a22:	88 24       	eor	r8, r8
     a24:	8a 94       	dec	r8
     a26:	02 c0       	rjmp	.+4      	; 0xa2c <gfx_mono_generic_draw_line+0x6a>
		dy = -dy;
	} else {
		yinc = 1;
     a28:	88 24       	eor	r8, r8
     a2a:	83 94       	inc	r8
	}

	if (dx > dy) {
		e = dy - dx;
     a2c:	65 01       	movw	r12, r10
     a2e:	ce 18       	sub	r12, r14
     a30:	df 08       	sbc	r13, r15
		for (i = 0; i <= dx; i++) {
     a32:	ff 20       	and	r15, r15
     a34:	dc f1       	brlt	.+118    	; 0xaac <gfx_mono_generic_draw_line+0xea>
     a36:	91 2c       	mov	r9, r1
			gfx_mono_draw_pixel(x, y, color);
     a38:	40 2f       	mov	r20, r16
     a3a:	6d 2f       	mov	r22, r29
     a3c:	8c 2f       	mov	r24, r28
     a3e:	4f d2       	rcall	.+1182   	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
			if (e >= 0) {
     a40:	dd 20       	and	r13, r13
     a42:	1c f0       	brlt	.+6      	; 0xa4a <gfx_mono_generic_draw_line+0x88>
				e -= dx;
     a44:	ce 18       	sub	r12, r14
     a46:	df 08       	sbc	r13, r15
				y += yinc;
     a48:	d8 0d       	add	r29, r8
			}

			e += dy;
     a4a:	ca 0c       	add	r12, r10
     a4c:	db 1c       	adc	r13, r11
     a4e:	c1 0f       	add	r28, r17
		yinc = 1;
	}

	if (dx > dy) {
		e = dy - dx;
		for (i = 0; i <= dx; i++) {
     a50:	93 94       	inc	r9
     a52:	89 2d       	mov	r24, r9
     a54:	90 e0       	ldi	r25, 0x00	; 0
     a56:	e8 16       	cp	r14, r24
     a58:	f9 06       	cpc	r15, r25
     a5a:	74 f7       	brge	.-36     	; 0xa38 <gfx_mono_generic_draw_line+0x76>
     a5c:	27 c0       	rjmp	.+78     	; 0xaac <gfx_mono_generic_draw_line+0xea>

			e += dy;
			x += xinc;
		}
	} else {
		e = dx - dy;
     a5e:	67 01       	movw	r12, r14
     a60:	ca 0c       	add	r12, r10
     a62:	db 1c       	adc	r13, r11
		for (i = 0; i <= dy; i++) {
     a64:	99 20       	and	r9, r9
     a66:	14 f1       	brlt	.+68     	; 0xaac <gfx_mono_generic_draw_line+0xea>
	} else {
		xinc = 1;
	}

	if (dy < 0) {
		yinc = -1;
     a68:	aa 24       	eor	r10, r10
     a6a:	aa 94       	dec	r10
		dy = -dy;
	} else {
		yinc = 1;
     a6c:	b1 2c       	mov	r11, r1
			x += xinc;
		}
	} else {
		e = dx - dy;
		for (i = 0; i <= dy; i++) {
			gfx_mono_draw_pixel(x, y, color);
     a6e:	40 2f       	mov	r20, r16
     a70:	6d 2f       	mov	r22, r29
     a72:	8c 2f       	mov	r24, r28
     a74:	34 d2       	rcall	.+1128   	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
			if (e >= 0) {
     a76:	dd 20       	and	r13, r13
     a78:	1c f0       	brlt	.+6      	; 0xa80 <gfx_mono_generic_draw_line+0xbe>
				e -= dy;
     a7a:	c8 18       	sub	r12, r8
     a7c:	d9 08       	sbc	r13, r9
				x += xinc;
     a7e:	c1 0f       	add	r28, r17
			}

			e += dx;
     a80:	ce 0c       	add	r12, r14
     a82:	df 1c       	adc	r13, r15
     a84:	da 0d       	add	r29, r10
			e += dy;
			x += xinc;
		}
	} else {
		e = dx - dy;
		for (i = 0; i <= dy; i++) {
     a86:	b3 94       	inc	r11
     a88:	8b 2d       	mov	r24, r11
     a8a:	90 e0       	ldi	r25, 0x00	; 0
     a8c:	88 16       	cp	r8, r24
     a8e:	99 06       	cpc	r9, r25
     a90:	74 f7       	brge	.-36     	; 0xa6e <gfx_mono_generic_draw_line+0xac>
     a92:	0c c0       	rjmp	.+24     	; 0xaac <gfx_mono_generic_draw_line+0xea>

			e += dy;
			x += xinc;
		}
	} else {
		e = dx - dy;
     a94:	67 01       	movw	r12, r14
     a96:	ca 18       	sub	r12, r10
     a98:	db 08       	sbc	r13, r11
		y1 = y2;
		y2 = dy;
	}

	dx = x2 - x1;
	dy = y2 - y1;
     a9a:	45 01       	movw	r8, r10

	if (dy < 0) {
		yinc = -1;
		dy = -dy;
	} else {
		yinc = 1;
     a9c:	aa 24       	eor	r10, r10
     a9e:	a3 94       	inc	r10
     aa0:	e5 cf       	rjmp	.-54     	; 0xa6c <gfx_mono_generic_draw_line+0xaa>
	}

	if (dx > dy) {
     aa2:	ae 14       	cp	r10, r14
     aa4:	bf 04       	cpc	r11, r15
     aa6:	0c f4       	brge	.+2      	; 0xaaa <gfx_mono_generic_draw_line+0xe8>
     aa8:	bf cf       	rjmp	.-130    	; 0xa28 <gfx_mono_generic_draw_line+0x66>
     aaa:	f4 cf       	rjmp	.-24     	; 0xa94 <gfx_mono_generic_draw_line+0xd2>

			e += dx;
			y += yinc;
		}
	}
}
     aac:	df 91       	pop	r29
     aae:	cf 91       	pop	r28
     ab0:	1f 91       	pop	r17
     ab2:	0f 91       	pop	r16
     ab4:	ff 90       	pop	r15
     ab6:	ef 90       	pop	r14
     ab8:	df 90       	pop	r13
     aba:	cf 90       	pop	r12
     abc:	bf 90       	pop	r11
     abe:	af 90       	pop	r10
     ac0:	9f 90       	pop	r9
     ac2:	8f 90       	pop	r8
     ac4:	08 95       	ret

00000ac6 <gfx_mono_generic_draw_rect>:
 * \param  color       Pixel operation of the line.
 */
void gfx_mono_generic_draw_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     ac6:	ff 92       	push	r15
     ac8:	0f 93       	push	r16
     aca:	1f 93       	push	r17
     acc:	cf 93       	push	r28
     ace:	df 93       	push	r29
     ad0:	d8 2f       	mov	r29, r24
     ad2:	16 2f       	mov	r17, r22
     ad4:	c4 2f       	mov	r28, r20
     ad6:	f2 2e       	mov	r15, r18
	gfx_mono_draw_horizontal_line(x, y, width, color);
     ad8:	20 2f       	mov	r18, r16
     ada:	b2 de       	rcall	.-668    	; 0x840 <gfx_mono_generic_draw_horizontal_line>
     adc:	6f ef       	ldi	r22, 0xFF	; 255
     ade:	6f 0d       	add	r22, r15
	gfx_mono_draw_horizontal_line(x, y + height - 1, width, color);
     ae0:	61 0f       	add	r22, r17
     ae2:	20 2f       	mov	r18, r16
     ae4:	4c 2f       	mov	r20, r28
     ae6:	8d 2f       	mov	r24, r29
     ae8:	ab de       	rcall	.-682    	; 0x840 <gfx_mono_generic_draw_horizontal_line>

	gfx_mono_draw_vertical_line(x, y, height, color);
     aea:	20 2f       	mov	r18, r16
     aec:	4f 2d       	mov	r20, r15
     aee:	61 2f       	mov	r22, r17
     af0:	8d 2f       	mov	r24, r29
     af2:	11 df       	rcall	.-478    	; 0x916 <gfx_mono_generic_draw_vertical_line>
     af4:	8f ef       	ldi	r24, 0xFF	; 255
     af6:	8c 0f       	add	r24, r28
	gfx_mono_draw_vertical_line(x + width - 1, y, height, color);
     af8:	20 2f       	mov	r18, r16
     afa:	4f 2d       	mov	r20, r15
     afc:	61 2f       	mov	r22, r17
     afe:	8d 0f       	add	r24, r29
     b00:	0a df       	rcall	.-492    	; 0x916 <gfx_mono_generic_draw_vertical_line>
}
     b02:	df 91       	pop	r29
     b04:	cf 91       	pop	r28
     b06:	1f 91       	pop	r17
     b08:	0f 91       	pop	r16
     b0a:	ff 90       	pop	r15
     b0c:	08 95       	ret

00000b0e <gfx_mono_generic_draw_filled_rect>:
 * \param  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     b0e:	ff 92       	push	r15
     b10:	0f 93       	push	r16
     b12:	1f 93       	push	r17
     b14:	cf 93       	push	r28
     b16:	df 93       	push	r29
	if (height == 0) {
     b18:	22 23       	and	r18, r18
     b1a:	69 f0       	breq	.+26     	; 0xb36 <gfx_mono_generic_draw_filled_rect+0x28>
     b1c:	c2 2f       	mov	r28, r18
     b1e:	f4 2e       	mov	r15, r20
     b20:	18 2f       	mov	r17, r24
     b22:	df ef       	ldi	r29, 0xFF	; 255
     b24:	d6 0f       	add	r29, r22
     b26:	6d 2f       	mov	r22, r29
     b28:	6c 0f       	add	r22, r28
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
     b2a:	20 2f       	mov	r18, r16
     b2c:	4f 2d       	mov	r20, r15
     b2e:	81 2f       	mov	r24, r17
     b30:	87 de       	rcall	.-754    	; 0x840 <gfx_mono_generic_draw_horizontal_line>
     b32:	c1 50       	subi	r28, 0x01	; 1
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
     b34:	c1 f7       	brne	.-16     	; 0xb26 <gfx_mono_generic_draw_filled_rect+0x18>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
     b36:	df 91       	pop	r29
     b38:	cf 91       	pop	r28
     b3a:	1f 91       	pop	r17
     b3c:	0f 91       	pop	r16
     b3e:	ff 90       	pop	r15
     b40:	08 95       	ret

00000b42 <gfx_mono_generic_draw_circle>:
 * \param  octant_mask Bitmask indicating which octants to draw.
 */
void gfx_mono_generic_draw_circle(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t radius, enum gfx_mono_color color,
		uint8_t octant_mask)
{
     b42:	2f 92       	push	r2
     b44:	3f 92       	push	r3
     b46:	4f 92       	push	r4
     b48:	5f 92       	push	r5
     b4a:	6f 92       	push	r6
     b4c:	7f 92       	push	r7
     b4e:	8f 92       	push	r8
     b50:	9f 92       	push	r9
     b52:	af 92       	push	r10
     b54:	bf 92       	push	r11
     b56:	cf 92       	push	r12
     b58:	df 92       	push	r13
     b5a:	ef 92       	push	r14
     b5c:	ff 92       	push	r15
     b5e:	0f 93       	push	r16
     b60:	1f 93       	push	r17
     b62:	cf 93       	push	r28
     b64:	df 93       	push	r29
     b66:	00 d0       	rcall	.+0      	; 0xb68 <gfx_mono_generic_draw_circle+0x26>
     b68:	1f 92       	push	r1
     b6a:	cd b7       	in	r28, 0x3d	; 61
     b6c:	de b7       	in	r29, 0x3e	; 62
     b6e:	88 2e       	mov	r8, r24
     b70:	96 2e       	mov	r9, r22
     b72:	4a 83       	std	Y+2, r20	; 0x02
     b74:	a2 2e       	mov	r10, r18
	gfx_coord_t offset_x;
	gfx_coord_t offset_y;
	int16_t error;

	/* Draw only a pixel if radius is zero. */
	if (radius == 0) {
     b76:	41 11       	cpse	r20, r1
     b78:	03 c0       	rjmp	.+6      	; 0xb80 <gfx_mono_generic_draw_circle+0x3e>
		gfx_mono_draw_pixel(x, y, color);
     b7a:	42 2f       	mov	r20, r18
     b7c:	b0 d1       	rcall	.+864    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		return;
     b7e:	89 c0       	rjmp	.+274    	; 0xc92 <gfx_mono_generic_draw_circle+0x150>
	}

	/* Set up start iterators. */
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;
     b80:	2a 81       	ldd	r18, Y+2	; 0x02
     b82:	e2 2e       	mov	r14, r18
     b84:	f1 2c       	mov	r15, r1
     b86:	ee 0c       	add	r14, r14
     b88:	ff 1c       	adc	r15, r15
     b8a:	f1 94       	neg	r15
     b8c:	e1 94       	neg	r14
     b8e:	f1 08       	sbc	r15, r1
     b90:	83 e0       	ldi	r24, 0x03	; 3
     b92:	e8 0e       	add	r14, r24
     b94:	f1 1c       	adc	r15, r1
     b96:	c6 2e       	mov	r12, r22
     b98:	d8 2c       	mov	r13, r8
     b9a:	18 2d       	mov	r17, r8
     b9c:	b6 2e       	mov	r11, r22
		gfx_mono_draw_pixel(x, y, color);
		return;
	}

	/* Set up start iterators. */
	offset_x = 0;
     b9e:	1b 82       	std	Y+3, r1	; 0x03
	error = 3 - 2 * radius;

	/* Iterate offsetX from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw one pixel for each octant enabled in octant_mask. */
		if (octant_mask & GFX_OCTANT0) {
     ba0:	90 2f       	mov	r25, r16
     ba2:	91 70       	andi	r25, 0x01	; 1
     ba4:	29 2e       	mov	r2, r25
			gfx_mono_draw_pixel(x + offset_y, y - offset_x, color);
		}

		if (octant_mask & GFX_OCTANT1) {
     ba6:	e0 2f       	mov	r30, r16
     ba8:	e2 70       	andi	r30, 0x02	; 2
     baa:	3e 2e       	mov	r3, r30
			gfx_mono_draw_pixel(x + offset_x, y - offset_y, color);
		}

		if (octant_mask & GFX_OCTANT2) {
     bac:	f0 2f       	mov	r31, r16
     bae:	f4 70       	andi	r31, 0x04	; 4
     bb0:	4f 2e       	mov	r4, r31
			gfx_mono_draw_pixel(x - offset_x, y - offset_y, color);
		}

		if (octant_mask & GFX_OCTANT3) {
     bb2:	20 2f       	mov	r18, r16
     bb4:	28 70       	andi	r18, 0x08	; 8
     bb6:	52 2e       	mov	r5, r18
			gfx_mono_draw_pixel(x - offset_y, y - offset_x, color);
		}

		if (octant_mask & GFX_OCTANT4) {
     bb8:	80 2f       	mov	r24, r16
     bba:	80 71       	andi	r24, 0x10	; 16
     bbc:	68 2e       	mov	r6, r24
			gfx_mono_draw_pixel(x - offset_y, y + offset_x, color);
		}

		if (octant_mask & GFX_OCTANT5) {
     bbe:	90 2f       	mov	r25, r16
     bc0:	90 72       	andi	r25, 0x20	; 32
     bc2:	79 2e       	mov	r7, r25
			gfx_mono_draw_pixel(x - offset_x, y + offset_y, color);
		}

		if (octant_mask & GFX_OCTANT6) {
     bc4:	e0 2f       	mov	r30, r16
     bc6:	e0 74       	andi	r30, 0x40	; 64
     bc8:	e9 83       	std	Y+1, r30	; 0x01
	error = 3 - 2 * radius;

	/* Iterate offsetX from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw one pixel for each octant enabled in octant_mask. */
		if (octant_mask & GFX_OCTANT0) {
     bca:	22 20       	and	r2, r2
     bcc:	29 f0       	breq	.+10     	; 0xbd8 <gfx_mono_generic_draw_circle+0x96>
			gfx_mono_draw_pixel(x + offset_y, y - offset_x, color);
     bce:	4a 2d       	mov	r20, r10
     bd0:	6c 2d       	mov	r22, r12
     bd2:	8a 81       	ldd	r24, Y+2	; 0x02
     bd4:	88 0d       	add	r24, r8
     bd6:	83 d1       	rcall	.+774    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT1) {
     bd8:	33 20       	and	r3, r3
     bda:	31 f0       	breq	.+12     	; 0xbe8 <gfx_mono_generic_draw_circle+0xa6>
			gfx_mono_draw_pixel(x + offset_x, y - offset_y, color);
     bdc:	4a 2d       	mov	r20, r10
     bde:	69 2d       	mov	r22, r9
     be0:	fa 81       	ldd	r31, Y+2	; 0x02
     be2:	6f 1b       	sub	r22, r31
     be4:	81 2f       	mov	r24, r17
     be6:	7b d1       	rcall	.+758    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT2) {
     be8:	44 20       	and	r4, r4
     bea:	31 f0       	breq	.+12     	; 0xbf8 <gfx_mono_generic_draw_circle+0xb6>
			gfx_mono_draw_pixel(x - offset_x, y - offset_y, color);
     bec:	4a 2d       	mov	r20, r10
     bee:	69 2d       	mov	r22, r9
     bf0:	2a 81       	ldd	r18, Y+2	; 0x02
     bf2:	62 1b       	sub	r22, r18
     bf4:	8d 2d       	mov	r24, r13
     bf6:	73 d1       	rcall	.+742    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT3) {
     bf8:	55 20       	and	r5, r5
     bfa:	31 f0       	breq	.+12     	; 0xc08 <gfx_mono_generic_draw_circle+0xc6>
			gfx_mono_draw_pixel(x - offset_y, y - offset_x, color);
     bfc:	4a 2d       	mov	r20, r10
     bfe:	6c 2d       	mov	r22, r12
     c00:	88 2d       	mov	r24, r8
     c02:	9a 81       	ldd	r25, Y+2	; 0x02
     c04:	89 1b       	sub	r24, r25
     c06:	6b d1       	rcall	.+726    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT4) {
     c08:	66 20       	and	r6, r6
     c0a:	31 f0       	breq	.+12     	; 0xc18 <gfx_mono_generic_draw_circle+0xd6>
			gfx_mono_draw_pixel(x - offset_y, y + offset_x, color);
     c0c:	4a 2d       	mov	r20, r10
     c0e:	6b 2d       	mov	r22, r11
     c10:	88 2d       	mov	r24, r8
     c12:	ea 81       	ldd	r30, Y+2	; 0x02
     c14:	8e 1b       	sub	r24, r30
     c16:	63 d1       	rcall	.+710    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT5) {
     c18:	77 20       	and	r7, r7
     c1a:	29 f0       	breq	.+10     	; 0xc26 <gfx_mono_generic_draw_circle+0xe4>
			gfx_mono_draw_pixel(x - offset_x, y + offset_y, color);
     c1c:	4a 2d       	mov	r20, r10
     c1e:	6a 81       	ldd	r22, Y+2	; 0x02
     c20:	69 0d       	add	r22, r9
     c22:	8d 2d       	mov	r24, r13
     c24:	5c d1       	rcall	.+696    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT6) {
     c26:	f9 81       	ldd	r31, Y+1	; 0x01
     c28:	ff 23       	and	r31, r31
     c2a:	29 f0       	breq	.+10     	; 0xc36 <gfx_mono_generic_draw_circle+0xf4>
			gfx_mono_draw_pixel(x + offset_x, y + offset_y, color);
     c2c:	4a 2d       	mov	r20, r10
     c2e:	6a 81       	ldd	r22, Y+2	; 0x02
     c30:	69 0d       	add	r22, r9
     c32:	81 2f       	mov	r24, r17
     c34:	54 d1       	rcall	.+680    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT7) {
     c36:	00 23       	and	r16, r16
     c38:	2c f4       	brge	.+10     	; 0xc44 <gfx_mono_generic_draw_circle+0x102>
			gfx_mono_draw_pixel(x + offset_y, y + offset_x, color);
     c3a:	4a 2d       	mov	r20, r10
     c3c:	6b 2d       	mov	r22, r11
     c3e:	8a 81       	ldd	r24, Y+2	; 0x02
     c40:	88 0d       	add	r24, r8
     c42:	4d d1       	rcall	.+666    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		}

		/* Update error value and step offset_y when required. */
		if (error < 0) {
     c44:	ff 20       	and	r15, r15
     c46:	5c f4       	brge	.+22     	; 0xc5e <gfx_mono_generic_draw_circle+0x11c>
			error += ((offset_x << 2) + 6);
     c48:	2b 81       	ldd	r18, Y+3	; 0x03
     c4a:	82 2f       	mov	r24, r18
     c4c:	90 e0       	ldi	r25, 0x00	; 0
     c4e:	88 0f       	add	r24, r24
     c50:	99 1f       	adc	r25, r25
     c52:	88 0f       	add	r24, r24
     c54:	99 1f       	adc	r25, r25
     c56:	06 96       	adiw	r24, 0x06	; 6
     c58:	e8 0e       	add	r14, r24
     c5a:	f9 1e       	adc	r15, r25
     c5c:	0f c0       	rjmp	.+30     	; 0xc7c <gfx_mono_generic_draw_circle+0x13a>
		} else {
			error += (((offset_x - offset_y) << 2) + 10);
     c5e:	eb 81       	ldd	r30, Y+3	; 0x03
     c60:	8e 2f       	mov	r24, r30
     c62:	90 e0       	ldi	r25, 0x00	; 0
     c64:	fa 81       	ldd	r31, Y+2	; 0x02
     c66:	8f 1b       	sub	r24, r31
     c68:	91 09       	sbc	r25, r1
     c6a:	88 0f       	add	r24, r24
     c6c:	99 1f       	adc	r25, r25
     c6e:	88 0f       	add	r24, r24
     c70:	99 1f       	adc	r25, r25
     c72:	0a 96       	adiw	r24, 0x0a	; 10
     c74:	e8 0e       	add	r14, r24
     c76:	f9 1e       	adc	r15, r25
			--offset_y;
     c78:	f1 50       	subi	r31, 0x01	; 1
     c7a:	fa 83       	std	Y+2, r31	; 0x02
		}

		/* Next X. */
		++offset_x;
     c7c:	2b 81       	ldd	r18, Y+3	; 0x03
     c7e:	2f 5f       	subi	r18, 0xFF	; 255
     c80:	2b 83       	std	Y+3, r18	; 0x03
     c82:	b3 94       	inc	r11
     c84:	1f 5f       	subi	r17, 0xFF	; 255
     c86:	da 94       	dec	r13
     c88:	ca 94       	dec	r12
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;

	/* Iterate offsetX from 0 to radius. */
	while (offset_x <= offset_y) {
     c8a:	8a 81       	ldd	r24, Y+2	; 0x02
     c8c:	82 17       	cp	r24, r18
     c8e:	08 f0       	brcs	.+2      	; 0xc92 <gfx_mono_generic_draw_circle+0x150>
     c90:	9c cf       	rjmp	.-200    	; 0xbca <gfx_mono_generic_draw_circle+0x88>
		}

		/* Next X. */
		++offset_x;
	}
}
     c92:	0f 90       	pop	r0
     c94:	0f 90       	pop	r0
     c96:	0f 90       	pop	r0
     c98:	df 91       	pop	r29
     c9a:	cf 91       	pop	r28
     c9c:	1f 91       	pop	r17
     c9e:	0f 91       	pop	r16
     ca0:	ff 90       	pop	r15
     ca2:	ef 90       	pop	r14
     ca4:	df 90       	pop	r13
     ca6:	cf 90       	pop	r12
     ca8:	bf 90       	pop	r11
     caa:	af 90       	pop	r10
     cac:	9f 90       	pop	r9
     cae:	8f 90       	pop	r8
     cb0:	7f 90       	pop	r7
     cb2:	6f 90       	pop	r6
     cb4:	5f 90       	pop	r5
     cb6:	4f 90       	pop	r4
     cb8:	3f 90       	pop	r3
     cba:	2f 90       	pop	r2
     cbc:	08 95       	ret

00000cbe <gfx_mono_generic_draw_filled_circle>:
 * \param  quadrant_mask Bitmask indicating which quadrants to draw.
 */
void gfx_mono_generic_draw_filled_circle(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t radius, enum gfx_mono_color color,
		uint8_t quadrant_mask)
{
     cbe:	5f 92       	push	r5
     cc0:	6f 92       	push	r6
     cc2:	7f 92       	push	r7
     cc4:	8f 92       	push	r8
     cc6:	9f 92       	push	r9
     cc8:	af 92       	push	r10
     cca:	bf 92       	push	r11
     ccc:	cf 92       	push	r12
     cce:	df 92       	push	r13
     cd0:	ef 92       	push	r14
     cd2:	ff 92       	push	r15
     cd4:	0f 93       	push	r16
     cd6:	1f 93       	push	r17
     cd8:	cf 93       	push	r28
     cda:	df 93       	push	r29
     cdc:	88 2e       	mov	r8, r24
     cde:	96 2e       	mov	r9, r22
     ce0:	c4 2f       	mov	r28, r20
     ce2:	a2 2e       	mov	r10, r18
	gfx_coord_t offset_x;
	gfx_coord_t offset_y;
	int16_t error;

	/* Draw only a pixel if radius is zero. */
	if (radius == 0) {
     ce4:	41 11       	cpse	r20, r1
     ce6:	03 c0       	rjmp	.+6      	; 0xcee <gfx_mono_generic_draw_filled_circle+0x30>
		gfx_mono_draw_pixel(x, y, color);
     ce8:	42 2f       	mov	r20, r18
     cea:	f9 d0       	rcall	.+498    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		return;
     cec:	73 c0       	rjmp	.+230    	; 0xdd4 <gfx_mono_generic_draw_filled_circle+0x116>
	}

	/* Set up start iterators. */
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;
     cee:	e4 2e       	mov	r14, r20
     cf0:	f1 2c       	mov	r15, r1
     cf2:	ee 0c       	add	r14, r14
     cf4:	ff 1c       	adc	r15, r15
     cf6:	f1 94       	neg	r15
     cf8:	e1 94       	neg	r14
     cfa:	f1 08       	sbc	r15, r1
     cfc:	83 e0       	ldi	r24, 0x03	; 3
     cfe:	e8 0e       	add	r14, r24
     d00:	f1 1c       	adc	r15, r1
     d02:	b6 2e       	mov	r11, r22
     d04:	c8 2c       	mov	r12, r8
     d06:	d8 2c       	mov	r13, r8
     d08:	11 e0       	ldi	r17, 0x01	; 1
		gfx_mono_draw_pixel(x, y, color);
		return;
	}

	/* Set up start iterators. */
	offset_x = 0;
     d0a:	d0 e0       	ldi	r29, 0x00	; 0
	error = 3 - 2 * radius;

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw vertical lines tracking each quadrant. */
		if (quadrant_mask & GFX_QUADRANT0) {
     d0c:	80 2f       	mov	r24, r16
     d0e:	83 70       	andi	r24, 0x03	; 3
     d10:	58 2e       	mov	r5, r24
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT1) {
     d12:	80 2f       	mov	r24, r16
     d14:	8c 70       	andi	r24, 0x0C	; 12
     d16:	68 2e       	mov	r6, r24
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT2) {
     d18:	80 2f       	mov	r24, r16
     d1a:	80 73       	andi	r24, 0x30	; 48
     d1c:	78 2e       	mov	r7, r24
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
					y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT3) {
     d1e:	00 7c       	andi	r16, 0xC0	; 192
	error = 3 - 2 * radius;

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw vertical lines tracking each quadrant. */
		if (quadrant_mask & GFX_QUADRANT0) {
     d20:	55 20       	and	r5, r5
     d22:	69 f0       	breq	.+26     	; 0xd3e <gfx_mono_generic_draw_filled_circle+0x80>
			gfx_mono_draw_vertical_line(x + offset_y,
     d24:	2a 2d       	mov	r18, r10
     d26:	41 2f       	mov	r20, r17
     d28:	6b 2d       	mov	r22, r11
     d2a:	8c 2f       	mov	r24, r28
     d2c:	88 0d       	add	r24, r8
     d2e:	f3 dd       	rcall	.-1050   	; 0x916 <gfx_mono_generic_draw_vertical_line>
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
     d30:	2a 2d       	mov	r18, r10
     d32:	41 e0       	ldi	r20, 0x01	; 1
     d34:	4c 0f       	add	r20, r28
     d36:	69 2d       	mov	r22, r9
     d38:	6c 1b       	sub	r22, r28
     d3a:	8d 2d       	mov	r24, r13
     d3c:	ec dd       	rcall	.-1064   	; 0x916 <gfx_mono_generic_draw_vertical_line>
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT1) {
     d3e:	66 20       	and	r6, r6
     d40:	69 f0       	breq	.+26     	; 0xd5c <gfx_mono_generic_draw_filled_circle+0x9e>
			gfx_mono_draw_vertical_line(x - offset_y,
     d42:	2a 2d       	mov	r18, r10
     d44:	41 2f       	mov	r20, r17
     d46:	6b 2d       	mov	r22, r11
     d48:	88 2d       	mov	r24, r8
     d4a:	8c 1b       	sub	r24, r28
     d4c:	e4 dd       	rcall	.-1080   	; 0x916 <gfx_mono_generic_draw_vertical_line>
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
     d4e:	2a 2d       	mov	r18, r10
     d50:	41 e0       	ldi	r20, 0x01	; 1
     d52:	4c 0f       	add	r20, r28
     d54:	69 2d       	mov	r22, r9
     d56:	6c 1b       	sub	r22, r28
     d58:	8c 2d       	mov	r24, r12
     d5a:	dd dd       	rcall	.-1094   	; 0x916 <gfx_mono_generic_draw_vertical_line>
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT2) {
     d5c:	77 20       	and	r7, r7
     d5e:	61 f0       	breq	.+24     	; 0xd78 <gfx_mono_generic_draw_filled_circle+0xba>
			gfx_mono_draw_vertical_line(x - offset_y,
     d60:	2a 2d       	mov	r18, r10
     d62:	41 2f       	mov	r20, r17
     d64:	69 2d       	mov	r22, r9
     d66:	88 2d       	mov	r24, r8
     d68:	8c 1b       	sub	r24, r28
     d6a:	d5 dd       	rcall	.-1110   	; 0x916 <gfx_mono_generic_draw_vertical_line>
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
     d6c:	2a 2d       	mov	r18, r10
     d6e:	41 e0       	ldi	r20, 0x01	; 1
     d70:	4c 0f       	add	r20, r28
     d72:	69 2d       	mov	r22, r9
     d74:	8c 2d       	mov	r24, r12
     d76:	cf dd       	rcall	.-1122   	; 0x916 <gfx_mono_generic_draw_vertical_line>
					y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT3) {
     d78:	00 23       	and	r16, r16
     d7a:	61 f0       	breq	.+24     	; 0xd94 <gfx_mono_generic_draw_filled_circle+0xd6>
			gfx_mono_draw_vertical_line(x + offset_y,
     d7c:	2a 2d       	mov	r18, r10
     d7e:	41 2f       	mov	r20, r17
     d80:	69 2d       	mov	r22, r9
     d82:	8c 2f       	mov	r24, r28
     d84:	88 0d       	add	r24, r8
     d86:	c7 dd       	rcall	.-1138   	; 0x916 <gfx_mono_generic_draw_vertical_line>
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
     d88:	2a 2d       	mov	r18, r10
     d8a:	41 e0       	ldi	r20, 0x01	; 1
     d8c:	4c 0f       	add	r20, r28
     d8e:	69 2d       	mov	r22, r9
     d90:	8d 2d       	mov	r24, r13
     d92:	c1 dd       	rcall	.-1150   	; 0x916 <gfx_mono_generic_draw_vertical_line>
					y, offset_y + 1, color);
		}

		/* Update error value and step offset_y when required. */
		if (error < 0) {
     d94:	ff 20       	and	r15, r15
     d96:	54 f4       	brge	.+20     	; 0xdac <gfx_mono_generic_draw_filled_circle+0xee>
			error += ((offset_x << 2) + 6);
     d98:	8d 2f       	mov	r24, r29
     d9a:	90 e0       	ldi	r25, 0x00	; 0
     d9c:	88 0f       	add	r24, r24
     d9e:	99 1f       	adc	r25, r25
     da0:	88 0f       	add	r24, r24
     da2:	99 1f       	adc	r25, r25
     da4:	06 96       	adiw	r24, 0x06	; 6
     da6:	e8 0e       	add	r14, r24
     da8:	f9 1e       	adc	r15, r25
     daa:	0c c0       	rjmp	.+24     	; 0xdc4 <gfx_mono_generic_draw_filled_circle+0x106>
		} else {
			error += (((offset_x - offset_y) << 2) + 10);
     dac:	ed 2f       	mov	r30, r29
     dae:	f0 e0       	ldi	r31, 0x00	; 0
     db0:	ec 1b       	sub	r30, r28
     db2:	f1 09       	sbc	r31, r1
     db4:	ee 0f       	add	r30, r30
     db6:	ff 1f       	adc	r31, r31
     db8:	ee 0f       	add	r30, r30
     dba:	ff 1f       	adc	r31, r31
     dbc:	3a 96       	adiw	r30, 0x0a	; 10
     dbe:	ee 0e       	add	r14, r30
     dc0:	ff 1e       	adc	r15, r31
			--offset_y;
     dc2:	c1 50       	subi	r28, 0x01	; 1
		}

		/* Next X. */
		++offset_x;
     dc4:	df 5f       	subi	r29, 0xFF	; 255
     dc6:	1f 5f       	subi	r17, 0xFF	; 255
     dc8:	d3 94       	inc	r13
     dca:	ca 94       	dec	r12
     dcc:	ba 94       	dec	r11
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
     dce:	cd 17       	cp	r28, r29
     dd0:	08 f0       	brcs	.+2      	; 0xdd4 <gfx_mono_generic_draw_filled_circle+0x116>
     dd2:	a6 cf       	rjmp	.-180    	; 0xd20 <gfx_mono_generic_draw_filled_circle+0x62>
		}

		/* Next X. */
		++offset_x;
	}
}
     dd4:	df 91       	pop	r29
     dd6:	cf 91       	pop	r28
     dd8:	1f 91       	pop	r17
     dda:	0f 91       	pop	r16
     ddc:	ff 90       	pop	r15
     dde:	ef 90       	pop	r14
     de0:	df 90       	pop	r13
     de2:	cf 90       	pop	r12
     de4:	bf 90       	pop	r11
     de6:	af 90       	pop	r10
     de8:	9f 90       	pop	r9
     dea:	8f 90       	pop	r8
     dec:	7f 90       	pop	r7
     dee:	6f 90       	pop	r6
     df0:	5f 90       	pop	r5
     df2:	08 95       	ret

00000df4 <gfx_mono_lcd_uc1608_put_page>:
		uint8_t				byte = gfx_mono_lcd_uc1608_get_byte(page, x);

		isSet = (byte & pixel_mask) ?  GFX_PIXEL_SET : GFX_PIXEL_CLR;
	}
	return isSet;
}
     df4:	ef 92       	push	r14
     df6:	ff 92       	push	r15
     df8:	0f 93       	push	r16
     dfa:	1f 93       	push	r17
     dfc:	cf 93       	push	r28
     dfe:	df 93       	push	r29
     e00:	7c 01       	movw	r14, r24
     e02:	c4 2f       	mov	r28, r20
     e04:	12 2f       	mov	r17, r18
     e06:	89 2b       	or	r24, r25
     e08:	01 f1       	breq	.+64     	; 0xe4a <gfx_mono_lcd_uc1608_put_page+0x56>
     e0a:	60 31       	cpi	r22, 0x10	; 16
     e0c:	f0 f4       	brcc	.+60     	; 0xe4a <gfx_mono_lcd_uc1608_put_page+0x56>
     e0e:	40 3f       	cpi	r20, 0xF0	; 240
     e10:	e0 f4       	brcc	.+56     	; 0xe4a <gfx_mono_lcd_uc1608_put_page+0x56>
     e12:	86 2f       	mov	r24, r22
     e14:	e0 d5       	rcall	.+3008   	; 0x19d6 <lcd_page_set>
     e16:	8c 2f       	mov	r24, r28
     e18:	e4 d5       	rcall	.+3016   	; 0x19e2 <lcd_col_set>
     e1a:	81 2f       	mov	r24, r17
     e1c:	90 e0       	ldi	r25, 0x00	; 0
     e1e:	8c 0f       	add	r24, r28
     e20:	91 1d       	adc	r25, r1
     e22:	81 3f       	cpi	r24, 0xF1	; 241
     e24:	91 05       	cpc	r25, r1
     e26:	14 f0       	brlt	.+4      	; 0xe2c <gfx_mono_lcd_uc1608_put_page+0x38>
     e28:	10 ef       	ldi	r17, 0xF0	; 240
     e2a:	1c 1b       	sub	r17, r28
     e2c:	11 23       	and	r17, r17
     e2e:	69 f0       	breq	.+26     	; 0xe4a <gfx_mono_lcd_uc1608_put_page+0x56>
     e30:	e7 01       	movw	r28, r14
     e32:	11 50       	subi	r17, 0x01	; 1
     e34:	01 2f       	mov	r16, r17
     e36:	10 e0       	ldi	r17, 0x00	; 0
     e38:	0f 5f       	subi	r16, 0xFF	; 255
     e3a:	1f 4f       	sbci	r17, 0xFF	; 255
     e3c:	0e 0d       	add	r16, r14
     e3e:	1f 1d       	adc	r17, r15
     e40:	89 91       	ld	r24, Y+
     e42:	6a d5       	rcall	.+2772   	; 0x1918 <lcd_bus_write_ram>
     e44:	c0 17       	cp	r28, r16
     e46:	d1 07       	cpc	r29, r17
     e48:	d9 f7       	brne	.-10     	; 0xe40 <gfx_mono_lcd_uc1608_put_page+0x4c>
     e4a:	df 91       	pop	r29
     e4c:	cf 91       	pop	r28
     e4e:	1f 91       	pop	r17
     e50:	0f 91       	pop	r16
     e52:	ff 90       	pop	r15
     e54:	ef 90       	pop	r14
     e56:	08 95       	ret

00000e58 <gfx_mono_lcd_uc1608_put_byte>:
     e58:	cf 93       	push	r28
     e5a:	df 93       	push	r29
     e5c:	80 31       	cpi	r24, 0x10	; 16
     e5e:	48 f4       	brcc	.+18     	; 0xe72 <gfx_mono_lcd_uc1608_put_byte+0x1a>
     e60:	60 3f       	cpi	r22, 0xF0	; 240
     e62:	38 f4       	brcc	.+14     	; 0xe72 <gfx_mono_lcd_uc1608_put_byte+0x1a>
     e64:	d4 2f       	mov	r29, r20
     e66:	c6 2f       	mov	r28, r22
     e68:	b6 d5       	rcall	.+2924   	; 0x19d6 <lcd_page_set>
     e6a:	8c 2f       	mov	r24, r28
     e6c:	ba d5       	rcall	.+2932   	; 0x19e2 <lcd_col_set>
     e6e:	8d 2f       	mov	r24, r29
     e70:	53 d5       	rcall	.+2726   	; 0x1918 <lcd_bus_write_ram>
     e72:	df 91       	pop	r29
     e74:	cf 91       	pop	r28
     e76:	08 95       	ret

00000e78 <gfx_mono_lcd_uc1608_get_byte>:
     e78:	cf 93       	push	r28
     e7a:	80 31       	cpi	r24, 0x10	; 16
     e7c:	40 f4       	brcc	.+16     	; 0xe8e <gfx_mono_lcd_uc1608_get_byte+0x16>
     e7e:	60 3f       	cpi	r22, 0xF0	; 240
     e80:	40 f4       	brcc	.+16     	; 0xe92 <gfx_mono_lcd_uc1608_get_byte+0x1a>
     e82:	c6 2f       	mov	r28, r22
     e84:	a8 d5       	rcall	.+2896   	; 0x19d6 <lcd_page_set>
     e86:	8c 2f       	mov	r24, r28
     e88:	ac d5       	rcall	.+2904   	; 0x19e2 <lcd_col_set>
     e8a:	5b d5       	rcall	.+2742   	; 0x1942 <lcd_bus_read_ram>
     e8c:	03 c0       	rjmp	.+6      	; 0xe94 <gfx_mono_lcd_uc1608_get_byte+0x1c>
     e8e:	80 e0       	ldi	r24, 0x00	; 0
     e90:	01 c0       	rjmp	.+2      	; 0xe94 <gfx_mono_lcd_uc1608_get_byte+0x1c>
     e92:	80 e0       	ldi	r24, 0x00	; 0
     e94:	cf 91       	pop	r28
     e96:	08 95       	ret

00000e98 <gfx_mono_lcd_uc1608_mask_byte>:
 * \param column     Page offset (x coordinate)
 * \param pixel_mask Mask for pixel operation
 * \param color      Pixel operation
 */
void gfx_mono_lcd_uc1608_mask_byte(gfx_coord_t page, gfx_coord_t column, gfx_mono_color_t pixel_mask, gfx_mono_color_t color)
{
     e98:	0f 93       	push	r16
     e9a:	1f 93       	push	r17
     e9c:	cf 93       	push	r28
     e9e:	df 93       	push	r29
	uint8_t data = 0;

	if ((page < GFX_MONO_LCD_PAGES) && (column < GFX_MONO_LCD_WIDTH)) {
     ea0:	80 31       	cpi	r24, 0x10	; 16
     ea2:	c0 f4       	brcc	.+48     	; 0xed4 <gfx_mono_lcd_uc1608_mask_byte+0x3c>
     ea4:	60 3f       	cpi	r22, 0xF0	; 240
     ea6:	b0 f4       	brcc	.+44     	; 0xed4 <gfx_mono_lcd_uc1608_mask_byte+0x3c>
     ea8:	d2 2f       	mov	r29, r18
     eaa:	14 2f       	mov	r17, r20
     eac:	c6 2f       	mov	r28, r22
		data = gfx_mono_lcd_uc1608_get_byte(page, column);
     eae:	e4 df       	rcall	.-56     	; 0xe78 <gfx_mono_lcd_uc1608_get_byte>
     eb0:	08 2f       	mov	r16, r24

		switch (color) {
     eb2:	d1 30       	cpi	r29, 0x01	; 1
     eb4:	41 f0       	breq	.+16     	; 0xec6 <gfx_mono_lcd_uc1608_mask_byte+0x2e>
     eb6:	18 f0       	brcs	.+6      	; 0xebe <gfx_mono_lcd_uc1608_mask_byte+0x26>
     eb8:	d2 30       	cpi	r29, 0x02	; 2
     eba:	39 f0       	breq	.+14     	; 0xeca <gfx_mono_lcd_uc1608_mask_byte+0x32>
     ebc:	07 c0       	rjmp	.+14     	; 0xecc <gfx_mono_lcd_uc1608_mask_byte+0x34>
			case GFX_PIXEL_CLR:
				data &= ~pixel_mask;
     ebe:	41 2f       	mov	r20, r17
     ec0:	40 95       	com	r20
     ec2:	04 23       	and	r16, r20
				break;
     ec4:	03 c0       	rjmp	.+6      	; 0xecc <gfx_mono_lcd_uc1608_mask_byte+0x34>

			case GFX_PIXEL_SET:
				data |= pixel_mask;
     ec6:	01 2b       	or	r16, r17
				break;
     ec8:	01 c0       	rjmp	.+2      	; 0xecc <gfx_mono_lcd_uc1608_mask_byte+0x34>

			case GFX_PIXEL_XOR:
				data ^= pixel_mask;
     eca:	01 27       	eor	r16, r17
				break;
		}

		lcd_col_set(column);
     ecc:	8c 2f       	mov	r24, r28
     ece:	89 d5       	rcall	.+2834   	; 0x19e2 <lcd_col_set>
		lcd_bus_write_ram(data);										// Write byte slice to RAM
     ed0:	80 2f       	mov	r24, r16
     ed2:	22 d5       	rcall	.+2628   	; 0x1918 <lcd_bus_write_ram>
	}
}
     ed4:	df 91       	pop	r29
     ed6:	cf 91       	pop	r28
     ed8:	1f 91       	pop	r17
     eda:	0f 91       	pop	r16
     edc:	08 95       	ret

00000ede <gfx_mono_lcd_uc1608_draw_pixel>:
 * \param y         Y coordinate of the pixel
 * \param color     Pixel operation.
 */
void gfx_mono_lcd_uc1608_draw_pixel(gfx_coord_t x, gfx_coord_t y, gfx_mono_color_t color)
{
	if ((x < GFX_MONO_LCD_WIDTH) && (y < GFX_MONO_LCD_HEIGHT)) {
     ede:	80 3f       	cpi	r24, 0xF0	; 240
     ee0:	98 f4       	brcc	.+38     	; 0xf08 <gfx_mono_lcd_uc1608_draw_pixel+0x2a>
     ee2:	66 23       	and	r22, r22
     ee4:	8c f0       	brlt	.+34     	; 0xf08 <gfx_mono_lcd_uc1608_draw_pixel+0x2a>
     ee6:	24 2f       	mov	r18, r20
     ee8:	96 2f       	mov	r25, r22
     eea:	68 2f       	mov	r22, r24
		gfx_coord_t			page		= y / GFX_MONO_LCD_PIXELS_PER_BYTE;
		gfx_mono_color_t	pixel_mask	= 1 << (y % GFX_MONO_LCD_PIXELS_PER_BYTE);
     eec:	89 2f       	mov	r24, r25
     eee:	87 70       	andi	r24, 0x07	; 7
     ef0:	41 e0       	ldi	r20, 0x01	; 1
     ef2:	50 e0       	ldi	r21, 0x00	; 0
     ef4:	02 c0       	rjmp	.+4      	; 0xefa <gfx_mono_lcd_uc1608_draw_pixel+0x1c>
     ef6:	44 0f       	add	r20, r20
     ef8:	55 1f       	adc	r21, r21
     efa:	8a 95       	dec	r24
     efc:	e2 f7       	brpl	.-8      	; 0xef6 <gfx_mono_lcd_uc1608_draw_pixel+0x18>

		gfx_mono_lcd_uc1608_mask_byte(page, x, pixel_mask, color);
     efe:	89 2f       	mov	r24, r25
     f00:	86 95       	lsr	r24
     f02:	86 95       	lsr	r24
     f04:	86 95       	lsr	r24
     f06:	c8 cf       	rjmp	.-112    	; 0xe98 <gfx_mono_lcd_uc1608_mask_byte>
     f08:	08 95       	ret

00000f0a <gfx_mono_draw_char>:
 * \param y        Y coordinate on screen.
 * \param font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
     f0a:	9f 92       	push	r9
     f0c:	af 92       	push	r10
     f0e:	bf 92       	push	r11
     f10:	cf 92       	push	r12
     f12:	df 92       	push	r13
     f14:	ef 92       	push	r14
     f16:	ff 92       	push	r15
     f18:	0f 93       	push	r16
     f1a:	1f 93       	push	r17
     f1c:	cf 93       	push	r28
     f1e:	df 93       	push	r29
     f20:	c8 2f       	mov	r28, r24
     f22:	e6 2e       	mov	r14, r22
     f24:	b4 2e       	mov	r11, r20
     f26:	69 01       	movw	r12, r18
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
     f28:	00 e0       	ldi	r16, 0x00	; 0
     f2a:	f9 01       	movw	r30, r18
     f2c:	24 81       	ldd	r18, Z+4	; 0x04
     f2e:	43 81       	ldd	r20, Z+3	; 0x03
     f30:	6b 2d       	mov	r22, r11
     f32:	8e 2d       	mov	r24, r14
     f34:	ec dd       	rcall	.-1064   	; 0xb0e <gfx_mono_generic_draw_filled_rect>
			GFX_PIXEL_CLR);

	switch (font->type) {
     f36:	f6 01       	movw	r30, r12
     f38:	80 81       	ld	r24, Z
     f3a:	81 11       	cpse	r24, r1
     f3c:	3a c0       	rjmp	.+116    	; 0xfb2 <gfx_mono_draw_char+0xa8>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
     f3e:	83 81       	ldd	r24, Z+3	; 0x03
     f40:	28 2f       	mov	r18, r24
     f42:	26 95       	lsr	r18
     f44:	26 95       	lsr	r18
     f46:	26 95       	lsr	r18
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
     f48:	87 70       	andi	r24, 0x07	; 7
     f4a:	09 f0       	breq	.+2      	; 0xf4e <gfx_mono_draw_char+0x44>
		char_row_size++;
     f4c:	2f 5f       	subi	r18, 0xFF	; 255
	}

	glyph_data_offset = char_row_size * font->height *
     f4e:	f6 01       	movw	r30, r12
     f50:	a4 80       	ldd	r10, Z+4	; 0x04
     f52:	2a 9d       	mul	r18, r10
     f54:	90 01       	movw	r18, r0
     f56:	11 24       	eor	r1, r1
			((uint8_t)ch - font->first_char);
     f58:	8c 2f       	mov	r24, r28
     f5a:	90 e0       	ldi	r25, 0x00	; 0
     f5c:	45 81       	ldd	r20, Z+5	; 0x05
     f5e:	84 1b       	sub	r24, r20
     f60:	91 09       	sbc	r25, r1
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
		char_row_size++;
	}

	glyph_data_offset = char_row_size * font->height *
     f62:	28 9f       	mul	r18, r24
     f64:	a0 01       	movw	r20, r0
     f66:	29 9f       	mul	r18, r25
     f68:	50 0d       	add	r21, r0
     f6a:	38 9f       	mul	r19, r24
     f6c:	50 0d       	add	r21, r0
     f6e:	11 24       	eor	r1, r1
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
     f70:	01 81       	ldd	r16, Z+1	; 0x01
     f72:	12 81       	ldd	r17, Z+2	; 0x02
     f74:	04 0f       	add	r16, r20
     f76:	15 1f       	adc	r17, r21

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
     f78:	91 2c       	mov	r9, r1
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
     f7a:	f6 01       	movw	r30, r12
     f7c:	f3 80       	ldd	r15, Z+3	; 0x03

		for (i = 0; i < pixelsToDraw; i++) {
     f7e:	ff 20       	and	r15, r15
     f80:	a1 f0       	breq	.+40     	; 0xfaa <gfx_mono_draw_char+0xa0>
     f82:	d9 2d       	mov	r29, r9
     f84:	c9 2d       	mov	r28, r9
     f86:	8c 2f       	mov	r24, r28
     f88:	8e 0d       	add	r24, r14
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     f8a:	9c 2f       	mov	r25, r28
     f8c:	97 70       	andi	r25, 0x07	; 7
     f8e:	21 f4       	brne	.+8      	; 0xf98 <gfx_mono_draw_char+0x8e>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
     f90:	f8 01       	movw	r30, r16
     f92:	d4 91       	lpm	r29, Z
				glyph_data++;
     f94:	0f 5f       	subi	r16, 0xFF	; 255
     f96:	1f 4f       	sbci	r17, 0xFF	; 255
			}

			if ((glyph_byte & 0x80)) {
     f98:	dd 23       	and	r29, r29
     f9a:	1c f4       	brge	.+6      	; 0xfa2 <gfx_mono_draw_char+0x98>
				gfx_mono_draw_pixel(inc_x, inc_y,
     f9c:	41 e0       	ldi	r20, 0x01	; 1
     f9e:	6b 2d       	mov	r22, r11
     fa0:	9e df       	rcall	.-196    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
     fa2:	dd 0f       	add	r29, r29

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
     fa4:	cf 5f       	subi	r28, 0xFF	; 255
     fa6:	cf 11       	cpse	r28, r15
     fa8:	ee cf       	rjmp	.-36     	; 0xf86 <gfx_mono_draw_char+0x7c>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
     faa:	b3 94       	inc	r11
		inc_x = x;
		rows_left--;
     fac:	aa 94       	dec	r10
	} while (rows_left > 0);
     fae:	a1 10       	cpse	r10, r1
     fb0:	e4 cf       	rjmp	.-56     	; 0xf7a <gfx_mono_draw_char+0x70>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
     fb2:	df 91       	pop	r29
     fb4:	cf 91       	pop	r28
     fb6:	1f 91       	pop	r17
     fb8:	0f 91       	pop	r16
     fba:	ff 90       	pop	r15
     fbc:	ef 90       	pop	r14
     fbe:	df 90       	pop	r13
     fc0:	cf 90       	pop	r12
     fc2:	bf 90       	pop	r11
     fc4:	af 90       	pop	r10
     fc6:	9f 90       	pop	r9
     fc8:	08 95       	ret

00000fca <gfx_mono_draw_string>:
 * \param y         Y coordinate on screen.
 * \param font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
     fca:	df 92       	push	r13
     fcc:	ef 92       	push	r14
     fce:	ff 92       	push	r15
     fd0:	0f 93       	push	r16
     fd2:	1f 93       	push	r17
     fd4:	cf 93       	push	r28
     fd6:	df 93       	push	r29
     fd8:	04 2f       	mov	r16, r20
     fda:	79 01       	movw	r14, r18
     fdc:	ec 01       	movw	r28, r24
     fde:	16 2f       	mov	r17, r22

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
     fe0:	d6 2e       	mov	r13, r22
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
     fe2:	89 91       	ld	r24, Y+
     fe4:	8a 30       	cpi	r24, 0x0A	; 10
     fe6:	31 f4       	brne	.+12     	; 0xff4 <gfx_mono_draw_string+0x2a>
     fe8:	f7 01       	movw	r30, r14
     fea:	84 81       	ldd	r24, Z+4	; 0x04
     fec:	8f 5f       	subi	r24, 0xFF	; 255
			x = start_of_string_position_x;
			y += font->height + 1;
     fee:	08 0f       	add	r16, r24

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
     ff0:	1d 2d       	mov	r17, r13
     ff2:	09 c0       	rjmp	.+18     	; 0x1006 <gfx_mono_draw_string+0x3c>
			y += font->height + 1;
		} else if (*str == '\r') {
     ff4:	8d 30       	cpi	r24, 0x0D	; 13
     ff6:	39 f0       	breq	.+14     	; 0x1006 <gfx_mono_draw_string+0x3c>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
     ff8:	97 01       	movw	r18, r14
     ffa:	40 2f       	mov	r20, r16
     ffc:	61 2f       	mov	r22, r17
     ffe:	85 df       	rcall	.-246    	; 0xf0a <gfx_mono_draw_char>
			x += font->width;
    1000:	f7 01       	movw	r30, r14
    1002:	83 81       	ldd	r24, Z+3	; 0x03
    1004:	18 0f       	add	r17, r24
		}
	} while (*(++str));
    1006:	88 81       	ld	r24, Y
    1008:	81 11       	cpse	r24, r1
    100a:	eb cf       	rjmp	.-42     	; 0xfe2 <gfx_mono_draw_string+0x18>
}
    100c:	df 91       	pop	r29
    100e:	cf 91       	pop	r28
    1010:	1f 91       	pop	r17
    1012:	0f 91       	pop	r16
    1014:	ff 90       	pop	r15
    1016:	ef 90       	pop	r14
    1018:	df 90       	pop	r13
    101a:	08 95       	ret

0000101c <asm_break>:

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
    101c:	98 95       	break
	nop();
    101e:	00 00       	nop
    1020:	08 95       	ret

00001022 <__vector_1>:
	asm_break();
}


ISR(__vector_1, ISR_BLOCK)  // variants: ISR_BLOCK, ISR_NOBLOCK, ISR_NAKED
{	/* INT0 */
    1022:	1f 92       	push	r1
    1024:	0f 92       	push	r0
    1026:	0f b6       	in	r0, 0x3f	; 63
    1028:	0f 92       	push	r0
    102a:	11 24       	eor	r1, r1
    102c:	2f 93       	push	r18
    102e:	3f 93       	push	r19
    1030:	4f 93       	push	r20
    1032:	5f 93       	push	r21
    1034:	6f 93       	push	r22
    1036:	7f 93       	push	r23
    1038:	8f 93       	push	r24
    103a:	9f 93       	push	r25
    103c:	af 93       	push	r26
    103e:	bf 93       	push	r27
    1040:	ef 93       	push	r30
    1042:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1044:	eb df       	rcall	.-42     	; 0x101c <asm_break>


ISR(__vector_1, ISR_BLOCK)  // variants: ISR_BLOCK, ISR_NOBLOCK, ISR_NAKED
{	/* INT0 */
	s_bad_interrupt();
}
    1046:	ff 91       	pop	r31
    1048:	ef 91       	pop	r30
    104a:	bf 91       	pop	r27
    104c:	af 91       	pop	r26
    104e:	9f 91       	pop	r25
    1050:	8f 91       	pop	r24
    1052:	7f 91       	pop	r23
    1054:	6f 91       	pop	r22
    1056:	5f 91       	pop	r21
    1058:	4f 91       	pop	r20
    105a:	3f 91       	pop	r19
    105c:	2f 91       	pop	r18
    105e:	0f 90       	pop	r0
    1060:	0f be       	out	0x3f, r0	; 63
    1062:	0f 90       	pop	r0
    1064:	1f 90       	pop	r1
    1066:	18 95       	reti

00001068 <__vector_2>:

ISR(__vector_2, ISR_BLOCK)
{	/* INT1 */
    1068:	1f 92       	push	r1
    106a:	0f 92       	push	r0
    106c:	0f b6       	in	r0, 0x3f	; 63
    106e:	0f 92       	push	r0
    1070:	11 24       	eor	r1, r1
    1072:	2f 93       	push	r18
    1074:	3f 93       	push	r19
    1076:	4f 93       	push	r20
    1078:	5f 93       	push	r21
    107a:	6f 93       	push	r22
    107c:	7f 93       	push	r23
    107e:	8f 93       	push	r24
    1080:	9f 93       	push	r25
    1082:	af 93       	push	r26
    1084:	bf 93       	push	r27
    1086:	ef 93       	push	r30
    1088:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    108a:	c8 df       	rcall	.-112    	; 0x101c <asm_break>
}

ISR(__vector_2, ISR_BLOCK)
{	/* INT1 */
	s_bad_interrupt();
}
    108c:	ff 91       	pop	r31
    108e:	ef 91       	pop	r30
    1090:	bf 91       	pop	r27
    1092:	af 91       	pop	r26
    1094:	9f 91       	pop	r25
    1096:	8f 91       	pop	r24
    1098:	7f 91       	pop	r23
    109a:	6f 91       	pop	r22
    109c:	5f 91       	pop	r21
    109e:	4f 91       	pop	r20
    10a0:	3f 91       	pop	r19
    10a2:	2f 91       	pop	r18
    10a4:	0f 90       	pop	r0
    10a6:	0f be       	out	0x3f, r0	; 63
    10a8:	0f 90       	pop	r0
    10aa:	1f 90       	pop	r1
    10ac:	18 95       	reti

000010ae <__vector_3>:

ISR(__vector_3, ISR_BLOCK)
{	/* PCINT0 */
    10ae:	1f 92       	push	r1
    10b0:	0f 92       	push	r0
    10b2:	0f b6       	in	r0, 0x3f	; 63
    10b4:	0f 92       	push	r0
    10b6:	11 24       	eor	r1, r1
    10b8:	2f 93       	push	r18
    10ba:	3f 93       	push	r19
    10bc:	4f 93       	push	r20
    10be:	5f 93       	push	r21
    10c0:	6f 93       	push	r22
    10c2:	7f 93       	push	r23
    10c4:	8f 93       	push	r24
    10c6:	9f 93       	push	r25
    10c8:	af 93       	push	r26
    10ca:	bf 93       	push	r27
    10cc:	ef 93       	push	r30
    10ce:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    10d0:	a5 df       	rcall	.-182    	; 0x101c <asm_break>
}

ISR(__vector_3, ISR_BLOCK)
{	/* PCINT0 */
	s_bad_interrupt();
}
    10d2:	ff 91       	pop	r31
    10d4:	ef 91       	pop	r30
    10d6:	bf 91       	pop	r27
    10d8:	af 91       	pop	r26
    10da:	9f 91       	pop	r25
    10dc:	8f 91       	pop	r24
    10de:	7f 91       	pop	r23
    10e0:	6f 91       	pop	r22
    10e2:	5f 91       	pop	r21
    10e4:	4f 91       	pop	r20
    10e6:	3f 91       	pop	r19
    10e8:	2f 91       	pop	r18
    10ea:	0f 90       	pop	r0
    10ec:	0f be       	out	0x3f, r0	; 63
    10ee:	0f 90       	pop	r0
    10f0:	1f 90       	pop	r1
    10f2:	18 95       	reti

000010f4 <__vector_4>:

ISR(__vector_4, ISR_BLOCK)
{	/* PCINT1 */
    10f4:	1f 92       	push	r1
    10f6:	0f 92       	push	r0
    10f8:	0f b6       	in	r0, 0x3f	; 63
    10fa:	0f 92       	push	r0
    10fc:	11 24       	eor	r1, r1
    10fe:	2f 93       	push	r18
    1100:	3f 93       	push	r19
    1102:	4f 93       	push	r20
    1104:	5f 93       	push	r21
    1106:	6f 93       	push	r22
    1108:	7f 93       	push	r23
    110a:	8f 93       	push	r24
    110c:	9f 93       	push	r25
    110e:	af 93       	push	r26
    1110:	bf 93       	push	r27
    1112:	ef 93       	push	r30
    1114:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1116:	82 df       	rcall	.-252    	; 0x101c <asm_break>
}

ISR(__vector_4, ISR_BLOCK)
{	/* PCINT1 */
	s_bad_interrupt();
}
    1118:	ff 91       	pop	r31
    111a:	ef 91       	pop	r30
    111c:	bf 91       	pop	r27
    111e:	af 91       	pop	r26
    1120:	9f 91       	pop	r25
    1122:	8f 91       	pop	r24
    1124:	7f 91       	pop	r23
    1126:	6f 91       	pop	r22
    1128:	5f 91       	pop	r21
    112a:	4f 91       	pop	r20
    112c:	3f 91       	pop	r19
    112e:	2f 91       	pop	r18
    1130:	0f 90       	pop	r0
    1132:	0f be       	out	0x3f, r0	; 63
    1134:	0f 90       	pop	r0
    1136:	1f 90       	pop	r1
    1138:	18 95       	reti

0000113a <__vector_5>:

ISR(__vector_5, ISR_BLOCK)
{	/* PCINT2 */
    113a:	1f 92       	push	r1
    113c:	0f 92       	push	r0
    113e:	0f b6       	in	r0, 0x3f	; 63
    1140:	0f 92       	push	r0
    1142:	11 24       	eor	r1, r1
    1144:	2f 93       	push	r18
    1146:	3f 93       	push	r19
    1148:	4f 93       	push	r20
    114a:	5f 93       	push	r21
    114c:	6f 93       	push	r22
    114e:	7f 93       	push	r23
    1150:	8f 93       	push	r24
    1152:	9f 93       	push	r25
    1154:	af 93       	push	r26
    1156:	bf 93       	push	r27
    1158:	ef 93       	push	r30
    115a:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    115c:	5f df       	rcall	.-322    	; 0x101c <asm_break>
}

ISR(__vector_5, ISR_BLOCK)
{	/* PCINT2 */
	s_bad_interrupt();
}
    115e:	ff 91       	pop	r31
    1160:	ef 91       	pop	r30
    1162:	bf 91       	pop	r27
    1164:	af 91       	pop	r26
    1166:	9f 91       	pop	r25
    1168:	8f 91       	pop	r24
    116a:	7f 91       	pop	r23
    116c:	6f 91       	pop	r22
    116e:	5f 91       	pop	r21
    1170:	4f 91       	pop	r20
    1172:	3f 91       	pop	r19
    1174:	2f 91       	pop	r18
    1176:	0f 90       	pop	r0
    1178:	0f be       	out	0x3f, r0	; 63
    117a:	0f 90       	pop	r0
    117c:	1f 90       	pop	r1
    117e:	18 95       	reti

00001180 <__vector_6>:

ISR(__vector_6, ISR_BLOCK)
{	/* WDT - Watchdog Timeout */
    1180:	1f 92       	push	r1
    1182:	0f 92       	push	r0
    1184:	0f b6       	in	r0, 0x3f	; 63
    1186:	0f 92       	push	r0
    1188:	11 24       	eor	r1, r1
    118a:	2f 93       	push	r18
    118c:	3f 93       	push	r19
    118e:	4f 93       	push	r20
    1190:	5f 93       	push	r21
    1192:	6f 93       	push	r22
    1194:	7f 93       	push	r23
    1196:	8f 93       	push	r24
    1198:	9f 93       	push	r25
    119a:	af 93       	push	r26
    119c:	bf 93       	push	r27
    119e:	ef 93       	push	r30
    11a0:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    11a2:	3c df       	rcall	.-392    	; 0x101c <asm_break>
}

ISR(__vector_6, ISR_BLOCK)
{	/* WDT - Watchdog Timeout */
	s_bad_interrupt();
}
    11a4:	ff 91       	pop	r31
    11a6:	ef 91       	pop	r30
    11a8:	bf 91       	pop	r27
    11aa:	af 91       	pop	r26
    11ac:	9f 91       	pop	r25
    11ae:	8f 91       	pop	r24
    11b0:	7f 91       	pop	r23
    11b2:	6f 91       	pop	r22
    11b4:	5f 91       	pop	r21
    11b6:	4f 91       	pop	r20
    11b8:	3f 91       	pop	r19
    11ba:	2f 91       	pop	r18
    11bc:	0f 90       	pop	r0
    11be:	0f be       	out	0x3f, r0	; 63
    11c0:	0f 90       	pop	r0
    11c2:	1f 90       	pop	r1
    11c4:	18 95       	reti

000011c6 <__vector_7>:

ISR(__vector_7, ISR_BLOCK)
{	/* TIMER 2 COMP-A */
    11c6:	1f 92       	push	r1
    11c8:	0f 92       	push	r0
    11ca:	0f b6       	in	r0, 0x3f	; 63
    11cc:	0f 92       	push	r0
    11ce:	11 24       	eor	r1, r1
    11d0:	2f 93       	push	r18
    11d2:	3f 93       	push	r19
    11d4:	4f 93       	push	r20
    11d6:	5f 93       	push	r21
    11d8:	6f 93       	push	r22
    11da:	7f 93       	push	r23
    11dc:	8f 93       	push	r24
    11de:	9f 93       	push	r25
    11e0:	af 93       	push	r26
    11e2:	bf 93       	push	r27
    11e4:	ef 93       	push	r30
    11e6:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    11e8:	19 df       	rcall	.-462    	; 0x101c <asm_break>
}

ISR(__vector_7, ISR_BLOCK)
{	/* TIMER 2 COMP-A */
	s_bad_interrupt();
}
    11ea:	ff 91       	pop	r31
    11ec:	ef 91       	pop	r30
    11ee:	bf 91       	pop	r27
    11f0:	af 91       	pop	r26
    11f2:	9f 91       	pop	r25
    11f4:	8f 91       	pop	r24
    11f6:	7f 91       	pop	r23
    11f8:	6f 91       	pop	r22
    11fa:	5f 91       	pop	r21
    11fc:	4f 91       	pop	r20
    11fe:	3f 91       	pop	r19
    1200:	2f 91       	pop	r18
    1202:	0f 90       	pop	r0
    1204:	0f be       	out	0x3f, r0	; 63
    1206:	0f 90       	pop	r0
    1208:	1f 90       	pop	r1
    120a:	18 95       	reti

0000120c <__vector_8>:

ISR(__vector_8, ISR_BLOCK)
{	/* TIMER 2 COMP-B */
    120c:	1f 92       	push	r1
    120e:	0f 92       	push	r0
    1210:	0f b6       	in	r0, 0x3f	; 63
    1212:	0f 92       	push	r0
    1214:	11 24       	eor	r1, r1
    1216:	2f 93       	push	r18
    1218:	3f 93       	push	r19
    121a:	4f 93       	push	r20
    121c:	5f 93       	push	r21
    121e:	6f 93       	push	r22
    1220:	7f 93       	push	r23
    1222:	8f 93       	push	r24
    1224:	9f 93       	push	r25
    1226:	af 93       	push	r26
    1228:	bf 93       	push	r27
    122a:	ef 93       	push	r30
    122c:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    122e:	f6 de       	rcall	.-532    	; 0x101c <asm_break>
}

ISR(__vector_8, ISR_BLOCK)
{	/* TIMER 2 COMP-B */
	s_bad_interrupt();
}
    1230:	ff 91       	pop	r31
    1232:	ef 91       	pop	r30
    1234:	bf 91       	pop	r27
    1236:	af 91       	pop	r26
    1238:	9f 91       	pop	r25
    123a:	8f 91       	pop	r24
    123c:	7f 91       	pop	r23
    123e:	6f 91       	pop	r22
    1240:	5f 91       	pop	r21
    1242:	4f 91       	pop	r20
    1244:	3f 91       	pop	r19
    1246:	2f 91       	pop	r18
    1248:	0f 90       	pop	r0
    124a:	0f be       	out	0x3f, r0	; 63
    124c:	0f 90       	pop	r0
    124e:	1f 90       	pop	r1
    1250:	18 95       	reti

00001252 <__vector_9>:

ISR(__vector_9, ISR_BLOCK)
{	/* TIMER 2 OVF - Overflow */
    1252:	1f 92       	push	r1
    1254:	0f 92       	push	r0
    1256:	0f b6       	in	r0, 0x3f	; 63
    1258:	0f 92       	push	r0
    125a:	11 24       	eor	r1, r1
    125c:	2f 93       	push	r18
    125e:	3f 93       	push	r19
    1260:	4f 93       	push	r20
    1262:	5f 93       	push	r21
    1264:	6f 93       	push	r22
    1266:	7f 93       	push	r23
    1268:	8f 93       	push	r24
    126a:	9f 93       	push	r25
    126c:	af 93       	push	r26
    126e:	bf 93       	push	r27
    1270:	ef 93       	push	r30
    1272:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1274:	d3 de       	rcall	.-602    	; 0x101c <asm_break>
}

ISR(__vector_9, ISR_BLOCK)
{	/* TIMER 2 OVF - Overflow */
	s_bad_interrupt();
}
    1276:	ff 91       	pop	r31
    1278:	ef 91       	pop	r30
    127a:	bf 91       	pop	r27
    127c:	af 91       	pop	r26
    127e:	9f 91       	pop	r25
    1280:	8f 91       	pop	r24
    1282:	7f 91       	pop	r23
    1284:	6f 91       	pop	r22
    1286:	5f 91       	pop	r21
    1288:	4f 91       	pop	r20
    128a:	3f 91       	pop	r19
    128c:	2f 91       	pop	r18
    128e:	0f 90       	pop	r0
    1290:	0f be       	out	0x3f, r0	; 63
    1292:	0f 90       	pop	r0
    1294:	1f 90       	pop	r1
    1296:	18 95       	reti

00001298 <__vector_10>:

ISR(__vector_10, ISR_BLOCK)
{	/* TIMER 1 CAPT */
    1298:	1f 92       	push	r1
    129a:	0f 92       	push	r0
    129c:	0f b6       	in	r0, 0x3f	; 63
    129e:	0f 92       	push	r0
    12a0:	11 24       	eor	r1, r1
    12a2:	2f 93       	push	r18
    12a4:	3f 93       	push	r19
    12a6:	4f 93       	push	r20
    12a8:	5f 93       	push	r21
    12aa:	6f 93       	push	r22
    12ac:	7f 93       	push	r23
    12ae:	8f 93       	push	r24
    12b0:	9f 93       	push	r25
    12b2:	af 93       	push	r26
    12b4:	bf 93       	push	r27
    12b6:	ef 93       	push	r30
    12b8:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    12ba:	b0 de       	rcall	.-672    	; 0x101c <asm_break>
}

ISR(__vector_10, ISR_BLOCK)
{	/* TIMER 1 CAPT */
	s_bad_interrupt();
}
    12bc:	ff 91       	pop	r31
    12be:	ef 91       	pop	r30
    12c0:	bf 91       	pop	r27
    12c2:	af 91       	pop	r26
    12c4:	9f 91       	pop	r25
    12c6:	8f 91       	pop	r24
    12c8:	7f 91       	pop	r23
    12ca:	6f 91       	pop	r22
    12cc:	5f 91       	pop	r21
    12ce:	4f 91       	pop	r20
    12d0:	3f 91       	pop	r19
    12d2:	2f 91       	pop	r18
    12d4:	0f 90       	pop	r0
    12d6:	0f be       	out	0x3f, r0	; 63
    12d8:	0f 90       	pop	r0
    12da:	1f 90       	pop	r1
    12dc:	18 95       	reti

000012de <__vector_11>:

ISR(__vector_11, ISR_BLOCK)
{	/* TIMER 1 COMP-A */
    12de:	1f 92       	push	r1
    12e0:	0f 92       	push	r0
    12e2:	0f b6       	in	r0, 0x3f	; 63
    12e4:	0f 92       	push	r0
    12e6:	11 24       	eor	r1, r1
    12e8:	2f 93       	push	r18
    12ea:	3f 93       	push	r19
    12ec:	4f 93       	push	r20
    12ee:	5f 93       	push	r21
    12f0:	6f 93       	push	r22
    12f2:	7f 93       	push	r23
    12f4:	8f 93       	push	r24
    12f6:	9f 93       	push	r25
    12f8:	af 93       	push	r26
    12fa:	bf 93       	push	r27
    12fc:	ef 93       	push	r30
    12fe:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1300:	8d de       	rcall	.-742    	; 0x101c <asm_break>
}

ISR(__vector_11, ISR_BLOCK)
{	/* TIMER 1 COMP-A */
	s_bad_interrupt();
}
    1302:	ff 91       	pop	r31
    1304:	ef 91       	pop	r30
    1306:	bf 91       	pop	r27
    1308:	af 91       	pop	r26
    130a:	9f 91       	pop	r25
    130c:	8f 91       	pop	r24
    130e:	7f 91       	pop	r23
    1310:	6f 91       	pop	r22
    1312:	5f 91       	pop	r21
    1314:	4f 91       	pop	r20
    1316:	3f 91       	pop	r19
    1318:	2f 91       	pop	r18
    131a:	0f 90       	pop	r0
    131c:	0f be       	out	0x3f, r0	; 63
    131e:	0f 90       	pop	r0
    1320:	1f 90       	pop	r1
    1322:	18 95       	reti

00001324 <__vector_12>:

ISR(__vector_12, ISR_BLOCK)
{	/* TIMER 1 COMP-B */
    1324:	1f 92       	push	r1
    1326:	0f 92       	push	r0
    1328:	0f b6       	in	r0, 0x3f	; 63
    132a:	0f 92       	push	r0
    132c:	11 24       	eor	r1, r1
    132e:	2f 93       	push	r18
    1330:	3f 93       	push	r19
    1332:	4f 93       	push	r20
    1334:	5f 93       	push	r21
    1336:	6f 93       	push	r22
    1338:	7f 93       	push	r23
    133a:	8f 93       	push	r24
    133c:	9f 93       	push	r25
    133e:	af 93       	push	r26
    1340:	bf 93       	push	r27
    1342:	ef 93       	push	r30
    1344:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1346:	6a de       	rcall	.-812    	; 0x101c <asm_break>
}

ISR(__vector_12, ISR_BLOCK)
{	/* TIMER 1 COMP-B */
	s_bad_interrupt();
}
    1348:	ff 91       	pop	r31
    134a:	ef 91       	pop	r30
    134c:	bf 91       	pop	r27
    134e:	af 91       	pop	r26
    1350:	9f 91       	pop	r25
    1352:	8f 91       	pop	r24
    1354:	7f 91       	pop	r23
    1356:	6f 91       	pop	r22
    1358:	5f 91       	pop	r21
    135a:	4f 91       	pop	r20
    135c:	3f 91       	pop	r19
    135e:	2f 91       	pop	r18
    1360:	0f 90       	pop	r0
    1362:	0f be       	out	0x3f, r0	; 63
    1364:	0f 90       	pop	r0
    1366:	1f 90       	pop	r1
    1368:	18 95       	reti

0000136a <__vector_13>:

ISR(__vector_13, ISR_BLOCK)
{	/* TIMER 1 OVF - Overflow */
    136a:	1f 92       	push	r1
    136c:	0f 92       	push	r0
    136e:	0f b6       	in	r0, 0x3f	; 63
    1370:	0f 92       	push	r0
    1372:	11 24       	eor	r1, r1
    1374:	8f 93       	push	r24
    1376:	9f 93       	push	r25
    1378:	af 93       	push	r26
    137a:	bf 93       	push	r27
	++g_timer_abs_msb;
    137c:	80 91 ba 03 	lds	r24, 0x03BA	; 0x8003ba <g_timer_abs_msb>
    1380:	90 91 bb 03 	lds	r25, 0x03BB	; 0x8003bb <g_timer_abs_msb+0x1>
    1384:	a0 91 bc 03 	lds	r26, 0x03BC	; 0x8003bc <g_timer_abs_msb+0x2>
    1388:	b0 91 bd 03 	lds	r27, 0x03BD	; 0x8003bd <g_timer_abs_msb+0x3>
    138c:	01 96       	adiw	r24, 0x01	; 1
    138e:	a1 1d       	adc	r26, r1
    1390:	b1 1d       	adc	r27, r1
    1392:	80 93 ba 03 	sts	0x03BA, r24	; 0x8003ba <g_timer_abs_msb>
    1396:	90 93 bb 03 	sts	0x03BB, r25	; 0x8003bb <g_timer_abs_msb+0x1>
    139a:	a0 93 bc 03 	sts	0x03BC, r26	; 0x8003bc <g_timer_abs_msb+0x2>
    139e:	b0 93 bd 03 	sts	0x03BD, r27	; 0x8003bd <g_timer_abs_msb+0x3>
}
    13a2:	bf 91       	pop	r27
    13a4:	af 91       	pop	r26
    13a6:	9f 91       	pop	r25
    13a8:	8f 91       	pop	r24
    13aa:	0f 90       	pop	r0
    13ac:	0f be       	out	0x3f, r0	; 63
    13ae:	0f 90       	pop	r0
    13b0:	1f 90       	pop	r1
    13b2:	18 95       	reti

000013b4 <__vector_14>:

ISR(__vector_14, ISR_BLOCK)
{	/* TIMER 0 COMP-A */
    13b4:	1f 92       	push	r1
    13b6:	0f 92       	push	r0
    13b8:	0f b6       	in	r0, 0x3f	; 63
    13ba:	0f 92       	push	r0
    13bc:	11 24       	eor	r1, r1
    13be:	2f 93       	push	r18
    13c0:	3f 93       	push	r19
    13c2:	4f 93       	push	r20
    13c4:	5f 93       	push	r21
    13c6:	6f 93       	push	r22
    13c8:	7f 93       	push	r23
    13ca:	8f 93       	push	r24
    13cc:	9f 93       	push	r25
    13ce:	af 93       	push	r26
    13d0:	bf 93       	push	r27
    13d2:	ef 93       	push	r30
    13d4:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    13d6:	22 de       	rcall	.-956    	; 0x101c <asm_break>
}

ISR(__vector_14, ISR_BLOCK)
{	/* TIMER 0 COMP-A */
	s_bad_interrupt();
}
    13d8:	ff 91       	pop	r31
    13da:	ef 91       	pop	r30
    13dc:	bf 91       	pop	r27
    13de:	af 91       	pop	r26
    13e0:	9f 91       	pop	r25
    13e2:	8f 91       	pop	r24
    13e4:	7f 91       	pop	r23
    13e6:	6f 91       	pop	r22
    13e8:	5f 91       	pop	r21
    13ea:	4f 91       	pop	r20
    13ec:	3f 91       	pop	r19
    13ee:	2f 91       	pop	r18
    13f0:	0f 90       	pop	r0
    13f2:	0f be       	out	0x3f, r0	; 63
    13f4:	0f 90       	pop	r0
    13f6:	1f 90       	pop	r1
    13f8:	18 95       	reti

000013fa <__vector_15>:

ISR(__vector_15, ISR_BLOCK)
{	/* TIMER 0 COMP-B */
    13fa:	1f 92       	push	r1
    13fc:	0f 92       	push	r0
    13fe:	0f b6       	in	r0, 0x3f	; 63
    1400:	0f 92       	push	r0
    1402:	11 24       	eor	r1, r1
    1404:	2f 93       	push	r18
    1406:	3f 93       	push	r19
    1408:	4f 93       	push	r20
    140a:	5f 93       	push	r21
    140c:	6f 93       	push	r22
    140e:	7f 93       	push	r23
    1410:	8f 93       	push	r24
    1412:	9f 93       	push	r25
    1414:	af 93       	push	r26
    1416:	bf 93       	push	r27
    1418:	ef 93       	push	r30
    141a:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    141c:	ff dd       	rcall	.-1026   	; 0x101c <asm_break>
}

ISR(__vector_15, ISR_BLOCK)
{	/* TIMER 0 COMP-B */
	s_bad_interrupt();
}
    141e:	ff 91       	pop	r31
    1420:	ef 91       	pop	r30
    1422:	bf 91       	pop	r27
    1424:	af 91       	pop	r26
    1426:	9f 91       	pop	r25
    1428:	8f 91       	pop	r24
    142a:	7f 91       	pop	r23
    142c:	6f 91       	pop	r22
    142e:	5f 91       	pop	r21
    1430:	4f 91       	pop	r20
    1432:	3f 91       	pop	r19
    1434:	2f 91       	pop	r18
    1436:	0f 90       	pop	r0
    1438:	0f be       	out	0x3f, r0	; 63
    143a:	0f 90       	pop	r0
    143c:	1f 90       	pop	r1
    143e:	18 95       	reti

00001440 <__vector_16>:

ISR(__vector_16, ISR_BLOCK)
{	/* TIMER 0 OVF - Overflow */
    1440:	1f 92       	push	r1
    1442:	0f 92       	push	r0
    1444:	0f b6       	in	r0, 0x3f	; 63
    1446:	0f 92       	push	r0
    1448:	11 24       	eor	r1, r1
    144a:	2f 93       	push	r18
    144c:	3f 93       	push	r19
    144e:	4f 93       	push	r20
    1450:	5f 93       	push	r21
    1452:	6f 93       	push	r22
    1454:	7f 93       	push	r23
    1456:	8f 93       	push	r24
    1458:	9f 93       	push	r25
    145a:	af 93       	push	r26
    145c:	bf 93       	push	r27
    145e:	ef 93       	push	r30
    1460:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1462:	dc dd       	rcall	.-1096   	; 0x101c <asm_break>
}

ISR(__vector_16, ISR_BLOCK)
{	/* TIMER 0 OVF - Overflow */
	s_bad_interrupt();
}
    1464:	ff 91       	pop	r31
    1466:	ef 91       	pop	r30
    1468:	bf 91       	pop	r27
    146a:	af 91       	pop	r26
    146c:	9f 91       	pop	r25
    146e:	8f 91       	pop	r24
    1470:	7f 91       	pop	r23
    1472:	6f 91       	pop	r22
    1474:	5f 91       	pop	r21
    1476:	4f 91       	pop	r20
    1478:	3f 91       	pop	r19
    147a:	2f 91       	pop	r18
    147c:	0f 90       	pop	r0
    147e:	0f be       	out	0x3f, r0	; 63
    1480:	0f 90       	pop	r0
    1482:	1f 90       	pop	r1
    1484:	18 95       	reti

00001486 <__vector_17>:

ISR(__vector_17, ISR_BLOCK)
{	/* SPI, STC - Serial Transfer Complete */
    1486:	1f 92       	push	r1
    1488:	0f 92       	push	r0
    148a:	0f b6       	in	r0, 0x3f	; 63
    148c:	0f 92       	push	r0
    148e:	11 24       	eor	r1, r1
    1490:	2f 93       	push	r18
    1492:	3f 93       	push	r19
    1494:	4f 93       	push	r20
    1496:	5f 93       	push	r21
    1498:	6f 93       	push	r22
    149a:	7f 93       	push	r23
    149c:	8f 93       	push	r24
    149e:	9f 93       	push	r25
    14a0:	af 93       	push	r26
    14a2:	bf 93       	push	r27
    14a4:	ef 93       	push	r30
    14a6:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    14a8:	b9 dd       	rcall	.-1166   	; 0x101c <asm_break>
}

ISR(__vector_17, ISR_BLOCK)
{	/* SPI, STC - Serial Transfer Complete */
	s_bad_interrupt();
}
    14aa:	ff 91       	pop	r31
    14ac:	ef 91       	pop	r30
    14ae:	bf 91       	pop	r27
    14b0:	af 91       	pop	r26
    14b2:	9f 91       	pop	r25
    14b4:	8f 91       	pop	r24
    14b6:	7f 91       	pop	r23
    14b8:	6f 91       	pop	r22
    14ba:	5f 91       	pop	r21
    14bc:	4f 91       	pop	r20
    14be:	3f 91       	pop	r19
    14c0:	2f 91       	pop	r18
    14c2:	0f 90       	pop	r0
    14c4:	0f be       	out	0x3f, r0	; 63
    14c6:	0f 90       	pop	r0
    14c8:	1f 90       	pop	r1
    14ca:	18 95       	reti

000014cc <__vector_18>:

ISR(__vector_18, ISR_BLOCK)
{	/* USART, RX - Complete */
    14cc:	1f 92       	push	r1
    14ce:	0f 92       	push	r0
    14d0:	0f b6       	in	r0, 0x3f	; 63
    14d2:	0f 92       	push	r0
    14d4:	11 24       	eor	r1, r1
    14d6:	2f 93       	push	r18
    14d8:	3f 93       	push	r19
    14da:	4f 93       	push	r20
    14dc:	5f 93       	push	r21
    14de:	6f 93       	push	r22
    14e0:	7f 93       	push	r23
    14e2:	8f 93       	push	r24
    14e4:	9f 93       	push	r25
    14e6:	af 93       	push	r26
    14e8:	bf 93       	push	r27
    14ea:	ef 93       	push	r30
    14ec:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    14ee:	96 dd       	rcall	.-1236   	; 0x101c <asm_break>
}

ISR(__vector_18, ISR_BLOCK)
{	/* USART, RX - Complete */
	s_bad_interrupt();
}
    14f0:	ff 91       	pop	r31
    14f2:	ef 91       	pop	r30
    14f4:	bf 91       	pop	r27
    14f6:	af 91       	pop	r26
    14f8:	9f 91       	pop	r25
    14fa:	8f 91       	pop	r24
    14fc:	7f 91       	pop	r23
    14fe:	6f 91       	pop	r22
    1500:	5f 91       	pop	r21
    1502:	4f 91       	pop	r20
    1504:	3f 91       	pop	r19
    1506:	2f 91       	pop	r18
    1508:	0f 90       	pop	r0
    150a:	0f be       	out	0x3f, r0	; 63
    150c:	0f 90       	pop	r0
    150e:	1f 90       	pop	r1
    1510:	18 95       	reti

00001512 <__vector_19>:

ISR(__vector_19, ISR_BLOCK)
{	/* USART, UDRE - Data Register Empty */
    1512:	1f 92       	push	r1
    1514:	0f 92       	push	r0
    1516:	0f b6       	in	r0, 0x3f	; 63
    1518:	0f 92       	push	r0
    151a:	11 24       	eor	r1, r1
    151c:	2f 93       	push	r18
    151e:	3f 93       	push	r19
    1520:	4f 93       	push	r20
    1522:	5f 93       	push	r21
    1524:	6f 93       	push	r22
    1526:	7f 93       	push	r23
    1528:	8f 93       	push	r24
    152a:	9f 93       	push	r25
    152c:	af 93       	push	r26
    152e:	bf 93       	push	r27
    1530:	ef 93       	push	r30
    1532:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1534:	73 dd       	rcall	.-1306   	; 0x101c <asm_break>
}

ISR(__vector_19, ISR_BLOCK)
{	/* USART, UDRE - Data Register Empty */
	s_bad_interrupt();
}
    1536:	ff 91       	pop	r31
    1538:	ef 91       	pop	r30
    153a:	bf 91       	pop	r27
    153c:	af 91       	pop	r26
    153e:	9f 91       	pop	r25
    1540:	8f 91       	pop	r24
    1542:	7f 91       	pop	r23
    1544:	6f 91       	pop	r22
    1546:	5f 91       	pop	r21
    1548:	4f 91       	pop	r20
    154a:	3f 91       	pop	r19
    154c:	2f 91       	pop	r18
    154e:	0f 90       	pop	r0
    1550:	0f be       	out	0x3f, r0	; 63
    1552:	0f 90       	pop	r0
    1554:	1f 90       	pop	r1
    1556:	18 95       	reti

00001558 <__vector_20>:

ISR(__vector_20, ISR_BLOCK)
{	/* USART, TX - Complete */
    1558:	1f 92       	push	r1
    155a:	0f 92       	push	r0
    155c:	0f b6       	in	r0, 0x3f	; 63
    155e:	0f 92       	push	r0
    1560:	11 24       	eor	r1, r1
    1562:	2f 93       	push	r18
    1564:	3f 93       	push	r19
    1566:	4f 93       	push	r20
    1568:	5f 93       	push	r21
    156a:	6f 93       	push	r22
    156c:	7f 93       	push	r23
    156e:	8f 93       	push	r24
    1570:	9f 93       	push	r25
    1572:	af 93       	push	r26
    1574:	bf 93       	push	r27
    1576:	ef 93       	push	r30
    1578:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    157a:	50 dd       	rcall	.-1376   	; 0x101c <asm_break>
}

ISR(__vector_20, ISR_BLOCK)
{	/* USART, TX - Complete */
	s_bad_interrupt();
}
    157c:	ff 91       	pop	r31
    157e:	ef 91       	pop	r30
    1580:	bf 91       	pop	r27
    1582:	af 91       	pop	r26
    1584:	9f 91       	pop	r25
    1586:	8f 91       	pop	r24
    1588:	7f 91       	pop	r23
    158a:	6f 91       	pop	r22
    158c:	5f 91       	pop	r21
    158e:	4f 91       	pop	r20
    1590:	3f 91       	pop	r19
    1592:	2f 91       	pop	r18
    1594:	0f 90       	pop	r0
    1596:	0f be       	out	0x3f, r0	; 63
    1598:	0f 90       	pop	r0
    159a:	1f 90       	pop	r1
    159c:	18 95       	reti

0000159e <__vector_21__bottom>:
	__vector_21__bottom(reason, adc_val, adc_ldr_last, adc_temp_last);
}

/* do not static this function to avoid code inlining that would inherit many push operations in the critical section */
void __vector_21__bottom(uint8_t reason, uint16_t adc_val, uint16_t adc_ldr_last, uint16_t adc_temp_last)
{
    159e:	cf 92       	push	r12
    15a0:	df 92       	push	r13
    15a2:	ef 92       	push	r14
    15a4:	ff 92       	push	r15
    15a6:	cf 93       	push	r28
    15a8:	df 93       	push	r29
    15aa:	eb 01       	movw	r28, r22
	/* Low pass filtering and enhancing the data depth */
	if (reason == ADC_STATE_VLD_LDR) {
    15ac:	81 30       	cpi	r24, 0x01	; 1
    15ae:	e1 f5       	brne	.+120    	; 0x1628 <__vector_21__bottom+0x8a>
		float calc = g_adc_ldr ?  0.998f * g_adc_ldr + 0.002f * adc_val : adc_val;			// load with initial value if none is set before
    15b0:	c0 90 b5 03 	lds	r12, 0x03B5	; 0x8003b5 <g_adc_ldr>
    15b4:	d0 90 b6 03 	lds	r13, 0x03B6	; 0x8003b6 <g_adc_ldr+0x1>
    15b8:	e0 90 b7 03 	lds	r14, 0x03B7	; 0x8003b7 <g_adc_ldr+0x2>
    15bc:	f0 90 b8 03 	lds	r15, 0x03B8	; 0x8003b8 <g_adc_ldr+0x3>
    15c0:	20 e0       	ldi	r18, 0x00	; 0
    15c2:	30 e0       	ldi	r19, 0x00	; 0
    15c4:	a9 01       	movw	r20, r18
    15c6:	c7 01       	movw	r24, r14
    15c8:	b6 01       	movw	r22, r12
    15ca:	0e 94 cf 19 	call	0x339e	; 0x339e <__cmpsf2>
    15ce:	88 23       	and	r24, r24
    15d0:	e1 f0       	breq	.+56     	; 0x160a <__vector_21__bottom+0x6c>
    15d2:	2e ee       	ldi	r18, 0xEE	; 238
    15d4:	3c e7       	ldi	r19, 0x7C	; 124
    15d6:	4f e7       	ldi	r20, 0x7F	; 127
    15d8:	5f e3       	ldi	r21, 0x3F	; 63
    15da:	c7 01       	movw	r24, r14
    15dc:	b6 01       	movw	r22, r12
    15de:	0e 94 22 1b 	call	0x3644	; 0x3644 <__mulsf3>
    15e2:	6b 01       	movw	r12, r22
    15e4:	7c 01       	movw	r14, r24
    15e6:	be 01       	movw	r22, r28
    15e8:	80 e0       	ldi	r24, 0x00	; 0
    15ea:	90 e0       	ldi	r25, 0x00	; 0
    15ec:	0e 94 6c 1a 	call	0x34d8	; 0x34d8 <__floatunsisf>
    15f0:	2f e6       	ldi	r18, 0x6F	; 111
    15f2:	32 e1       	ldi	r19, 0x12	; 18
    15f4:	43 e0       	ldi	r20, 0x03	; 3
    15f6:	5b e3       	ldi	r21, 0x3B	; 59
    15f8:	0e 94 22 1b 	call	0x3644	; 0x3644 <__mulsf3>
    15fc:	9b 01       	movw	r18, r22
    15fe:	ac 01       	movw	r20, r24
    1600:	c7 01       	movw	r24, r14
    1602:	b6 01       	movw	r22, r12
    1604:	0e 94 6b 19 	call	0x32d6	; 0x32d6 <__addsf3>
    1608:	05 c0       	rjmp	.+10     	; 0x1614 <__vector_21__bottom+0x76>
    160a:	be 01       	movw	r22, r28
    160c:	80 e0       	ldi	r24, 0x00	; 0
    160e:	90 e0       	ldi	r25, 0x00	; 0
    1610:	0e 94 6c 1a 	call	0x34d8	; 0x34d8 <__floatunsisf>

		cli();
    1614:	f8 94       	cli
		g_adc_ldr = calc;
    1616:	60 93 b5 03 	sts	0x03B5, r22	; 0x8003b5 <g_adc_ldr>
    161a:	70 93 b6 03 	sts	0x03B6, r23	; 0x8003b6 <g_adc_ldr+0x1>
    161e:	80 93 b7 03 	sts	0x03B7, r24	; 0x8003b7 <g_adc_ldr+0x2>
    1622:	90 93 b8 03 	sts	0x03B8, r25	; 0x8003b8 <g_adc_ldr+0x3>
    1626:	3d c0       	rjmp	.+122    	; 0x16a2 <__vector_21__bottom+0x104>

	} else if (reason == ADC_STATE_VLD_TEMP) {
    1628:	83 30       	cpi	r24, 0x03	; 3
    162a:	d9 f5       	brne	.+118    	; 0x16a2 <__vector_21__bottom+0x104>
		float calc = g_adc_temp ?  0.9995f * g_adc_temp + 0.0005f * adc_val : adc_val;		// load with initial value if none is set before
    162c:	c0 90 b1 03 	lds	r12, 0x03B1	; 0x8003b1 <g_adc_temp>
    1630:	d0 90 b2 03 	lds	r13, 0x03B2	; 0x8003b2 <g_adc_temp+0x1>
    1634:	e0 90 b3 03 	lds	r14, 0x03B3	; 0x8003b3 <g_adc_temp+0x2>
    1638:	f0 90 b4 03 	lds	r15, 0x03B4	; 0x8003b4 <g_adc_temp+0x3>
    163c:	20 e0       	ldi	r18, 0x00	; 0
    163e:	30 e0       	ldi	r19, 0x00	; 0
    1640:	a9 01       	movw	r20, r18
    1642:	c7 01       	movw	r24, r14
    1644:	b6 01       	movw	r22, r12
    1646:	0e 94 cf 19 	call	0x339e	; 0x339e <__cmpsf2>
    164a:	88 23       	and	r24, r24
    164c:	e1 f0       	breq	.+56     	; 0x1686 <__vector_21__bottom+0xe8>
    164e:	2b e3       	ldi	r18, 0x3B	; 59
    1650:	3f ed       	ldi	r19, 0xDF	; 223
    1652:	4f e7       	ldi	r20, 0x7F	; 127
    1654:	5f e3       	ldi	r21, 0x3F	; 63
    1656:	c7 01       	movw	r24, r14
    1658:	b6 01       	movw	r22, r12
    165a:	0e 94 22 1b 	call	0x3644	; 0x3644 <__mulsf3>
    165e:	6b 01       	movw	r12, r22
    1660:	7c 01       	movw	r14, r24
    1662:	be 01       	movw	r22, r28
    1664:	80 e0       	ldi	r24, 0x00	; 0
    1666:	90 e0       	ldi	r25, 0x00	; 0
    1668:	0e 94 6c 1a 	call	0x34d8	; 0x34d8 <__floatunsisf>
    166c:	2f e6       	ldi	r18, 0x6F	; 111
    166e:	32 e1       	ldi	r19, 0x12	; 18
    1670:	43 e0       	ldi	r20, 0x03	; 3
    1672:	5a e3       	ldi	r21, 0x3A	; 58
    1674:	0e 94 22 1b 	call	0x3644	; 0x3644 <__mulsf3>
    1678:	9b 01       	movw	r18, r22
    167a:	ac 01       	movw	r20, r24
    167c:	c7 01       	movw	r24, r14
    167e:	b6 01       	movw	r22, r12
    1680:	0e 94 6b 19 	call	0x32d6	; 0x32d6 <__addsf3>
    1684:	05 c0       	rjmp	.+10     	; 0x1690 <__vector_21__bottom+0xf2>
    1686:	be 01       	movw	r22, r28
    1688:	80 e0       	ldi	r24, 0x00	; 0
    168a:	90 e0       	ldi	r25, 0x00	; 0
    168c:	0e 94 6c 1a 	call	0x34d8	; 0x34d8 <__floatunsisf>

		cli();
    1690:	f8 94       	cli
		g_adc_temp = calc;
    1692:	60 93 b1 03 	sts	0x03B1, r22	; 0x8003b1 <g_adc_temp>
    1696:	70 93 b2 03 	sts	0x03B2, r23	; 0x8003b2 <g_adc_temp+0x1>
    169a:	80 93 b3 03 	sts	0x03B3, r24	; 0x8003b3 <g_adc_temp+0x2>
    169e:	90 93 b4 03 	sts	0x03B4, r25	; 0x8003b4 <g_adc_temp+0x3>
	}
}
    16a2:	df 91       	pop	r29
    16a4:	cf 91       	pop	r28
    16a6:	ff 90       	pop	r15
    16a8:	ef 90       	pop	r14
    16aa:	df 90       	pop	r13
    16ac:	cf 90       	pop	r12
    16ae:	08 95       	ret

000016b0 <__vector_21>:
{	/* USART, TX - Complete */
	s_bad_interrupt();
}

ISR(__vector_21, ISR_BLOCK)
{	/* ADC */
    16b0:	1f 92       	push	r1
    16b2:	0f 92       	push	r0
    16b4:	0f b6       	in	r0, 0x3f	; 63
    16b6:	0f 92       	push	r0
    16b8:	11 24       	eor	r1, r1
    16ba:	cf 92       	push	r12
    16bc:	df 92       	push	r13
    16be:	ef 92       	push	r14
    16c0:	ff 92       	push	r15
    16c2:	1f 93       	push	r17
    16c4:	2f 93       	push	r18
    16c6:	3f 93       	push	r19
    16c8:	4f 93       	push	r20
    16ca:	5f 93       	push	r21
    16cc:	6f 93       	push	r22
    16ce:	7f 93       	push	r23
    16d0:	8f 93       	push	r24
    16d2:	9f 93       	push	r25
    16d4:	af 93       	push	r26
    16d6:	bf 93       	push	r27
    16d8:	cf 93       	push	r28
    16da:	df 93       	push	r29
    16dc:	ef 93       	push	r30
    16de:	ff 93       	push	r31
	uint16_t adc_val;
	uint8_t  reason = g_adc_state;
    16e0:	10 91 b9 03 	lds	r17, 0x03B9	; 0x8003b9 <g_adc_state>

	/* CLI part */
	adc_val  = ADCL;
    16e4:	c0 91 78 00 	lds	r28, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
	adc_val |= ADCH << 8;
    16e8:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    16ec:	d0 e0       	ldi	r29, 0x00	; 0
    16ee:	d8 2b       	or	r29, r24

	//TIFR1 |= _BV(TOV1);							// Reset Timer1 overflow status bit (no ISR for TOV1 activated!)

	switch (g_adc_state) {
    16f0:	11 30       	cpi	r17, 0x01	; 1
    16f2:	41 f0       	breq	.+16     	; 0x1704 <__vector_21+0x54>
    16f4:	18 f0       	brcs	.+6      	; 0x16fc <__vector_21+0x4c>
    16f6:	12 30       	cpi	r17, 0x02	; 2
    16f8:	61 f0       	breq	.+24     	; 0x1712 <__vector_21+0x62>
    16fa:	0f c0       	rjmp	.+30     	; 0x171a <__vector_21+0x6a>
		case ADC_STATE_PRE_LDR:
		// drop one ADC value after switching MUX
		g_adc_state = ADC_STATE_VLD_LDR;
    16fc:	81 e0       	ldi	r24, 0x01	; 1
    16fe:	80 93 b9 03 	sts	0x03B9, r24	; 0x8003b9 <g_adc_state>
		break;
    1702:	10 c0       	rjmp	.+32     	; 0x1724 <__vector_21+0x74>
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
    1704:	88 ec       	ldi	r24, 0xC8	; 200
    1706:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>

		case ADC_STATE_VLD_LDR:
		adc_set_admux(ADC_MUX_TEMPSENSE | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);
		g_adc_state = ADC_STATE_PRE_TEMP;
    170a:	82 e0       	ldi	r24, 0x02	; 2
    170c:	80 93 b9 03 	sts	0x03B9, r24	; 0x8003b9 <g_adc_state>
		break;
    1710:	09 c0       	rjmp	.+18     	; 0x1724 <__vector_21+0x74>

		case ADC_STATE_PRE_TEMP:
		// drop one ADC value after switching MUX
		g_adc_state = ADC_STATE_VLD_TEMP;
    1712:	83 e0       	ldi	r24, 0x03	; 3
    1714:	80 93 b9 03 	sts	0x03B9, r24	; 0x8003b9 <g_adc_state>
		break;
    1718:	05 c0       	rjmp	.+10     	; 0x1724 <__vector_21+0x74>
    171a:	80 ec       	ldi	r24, 0xC0	; 192
    171c:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
		case ADC_STATE_VLD_TEMP:
		// fall-through

		default:
		adc_set_admux(ADC_MUX_ADC0 | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);
		g_adc_state = ADC_STATE_PRE_LDR;
    1720:	10 92 b9 03 	sts	0x03B9, r1	; 0x8003b9 <g_adc_state>
	}

	uint16_t adc_ldr_last  = g_adc_ldr;
    1724:	60 91 b5 03 	lds	r22, 0x03B5	; 0x8003b5 <g_adc_ldr>
    1728:	70 91 b6 03 	lds	r23, 0x03B6	; 0x8003b6 <g_adc_ldr+0x1>
    172c:	80 91 b7 03 	lds	r24, 0x03B7	; 0x8003b7 <g_adc_ldr+0x2>
    1730:	90 91 b8 03 	lds	r25, 0x03B8	; 0x8003b8 <g_adc_ldr+0x3>
    1734:	0e 94 40 1a 	call	0x3480	; 0x3480 <__fixunssfsi>
    1738:	6b 01       	movw	r12, r22
    173a:	7c 01       	movw	r14, r24
	uint16_t adc_temp_last = g_adc_temp;
    173c:	60 91 b1 03 	lds	r22, 0x03B1	; 0x8003b1 <g_adc_temp>
    1740:	70 91 b2 03 	lds	r23, 0x03B2	; 0x8003b2 <g_adc_temp+0x1>
    1744:	80 91 b3 03 	lds	r24, 0x03B3	; 0x8003b3 <g_adc_temp+0x2>
    1748:	90 91 b4 03 	lds	r25, 0x03B4	; 0x8003b4 <g_adc_temp+0x3>
    174c:	0e 94 40 1a 	call	0x3480	; 0x3480 <__fixunssfsi>

	/* SEI part */
	sei();
    1750:	78 94       	sei

	__vector_21__bottom(reason, adc_val, adc_ldr_last, adc_temp_last);
    1752:	9b 01       	movw	r18, r22
    1754:	a6 01       	movw	r20, r12
    1756:	be 01       	movw	r22, r28
    1758:	81 2f       	mov	r24, r17
    175a:	21 df       	rcall	.-446    	; 0x159e <__vector_21__bottom>
}
    175c:	ff 91       	pop	r31
    175e:	ef 91       	pop	r30
    1760:	df 91       	pop	r29
    1762:	cf 91       	pop	r28
    1764:	bf 91       	pop	r27
    1766:	af 91       	pop	r26
    1768:	9f 91       	pop	r25
    176a:	8f 91       	pop	r24
    176c:	7f 91       	pop	r23
    176e:	6f 91       	pop	r22
    1770:	5f 91       	pop	r21
    1772:	4f 91       	pop	r20
    1774:	3f 91       	pop	r19
    1776:	2f 91       	pop	r18
    1778:	1f 91       	pop	r17
    177a:	ff 90       	pop	r15
    177c:	ef 90       	pop	r14
    177e:	df 90       	pop	r13
    1780:	cf 90       	pop	r12
    1782:	0f 90       	pop	r0
    1784:	0f be       	out	0x3f, r0	; 63
    1786:	0f 90       	pop	r0
    1788:	1f 90       	pop	r1
    178a:	18 95       	reti

0000178c <__vector_22>:
		g_adc_temp = calc;
	}
}

ISR(__vector_22, ISR_BLOCK)
{	/* EEREADY */
    178c:	1f 92       	push	r1
    178e:	0f 92       	push	r0
    1790:	0f b6       	in	r0, 0x3f	; 63
    1792:	0f 92       	push	r0
    1794:	11 24       	eor	r1, r1
    1796:	2f 93       	push	r18
    1798:	3f 93       	push	r19
    179a:	4f 93       	push	r20
    179c:	5f 93       	push	r21
    179e:	6f 93       	push	r22
    17a0:	7f 93       	push	r23
    17a2:	8f 93       	push	r24
    17a4:	9f 93       	push	r25
    17a6:	af 93       	push	r26
    17a8:	bf 93       	push	r27
    17aa:	ef 93       	push	r30
    17ac:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    17ae:	36 dc       	rcall	.-1940   	; 0x101c <asm_break>
}

ISR(__vector_22, ISR_BLOCK)
{	/* EEREADY */
	s_bad_interrupt();
}
    17b0:	ff 91       	pop	r31
    17b2:	ef 91       	pop	r30
    17b4:	bf 91       	pop	r27
    17b6:	af 91       	pop	r26
    17b8:	9f 91       	pop	r25
    17ba:	8f 91       	pop	r24
    17bc:	7f 91       	pop	r23
    17be:	6f 91       	pop	r22
    17c0:	5f 91       	pop	r21
    17c2:	4f 91       	pop	r20
    17c4:	3f 91       	pop	r19
    17c6:	2f 91       	pop	r18
    17c8:	0f 90       	pop	r0
    17ca:	0f be       	out	0x3f, r0	; 63
    17cc:	0f 90       	pop	r0
    17ce:	1f 90       	pop	r1
    17d0:	18 95       	reti

000017d2 <__vector_23>:

ISR(__vector_23, ISR_BLOCK)
{	/* ANALOG COMP */
    17d2:	1f 92       	push	r1
    17d4:	0f 92       	push	r0
    17d6:	0f b6       	in	r0, 0x3f	; 63
    17d8:	0f 92       	push	r0
    17da:	11 24       	eor	r1, r1
    17dc:	2f 93       	push	r18
    17de:	3f 93       	push	r19
    17e0:	4f 93       	push	r20
    17e2:	5f 93       	push	r21
    17e4:	6f 93       	push	r22
    17e6:	7f 93       	push	r23
    17e8:	8f 93       	push	r24
    17ea:	9f 93       	push	r25
    17ec:	af 93       	push	r26
    17ee:	bf 93       	push	r27
    17f0:	ef 93       	push	r30
    17f2:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    17f4:	13 dc       	rcall	.-2010   	; 0x101c <asm_break>
}

ISR(__vector_23, ISR_BLOCK)
{	/* ANALOG COMP */
	s_bad_interrupt();
}
    17f6:	ff 91       	pop	r31
    17f8:	ef 91       	pop	r30
    17fa:	bf 91       	pop	r27
    17fc:	af 91       	pop	r26
    17fe:	9f 91       	pop	r25
    1800:	8f 91       	pop	r24
    1802:	7f 91       	pop	r23
    1804:	6f 91       	pop	r22
    1806:	5f 91       	pop	r21
    1808:	4f 91       	pop	r20
    180a:	3f 91       	pop	r19
    180c:	2f 91       	pop	r18
    180e:	0f 90       	pop	r0
    1810:	0f be       	out	0x3f, r0	; 63
    1812:	0f 90       	pop	r0
    1814:	1f 90       	pop	r1
    1816:	18 95       	reti

00001818 <__vector_24>:

ISR(__vector_24, ISR_BLOCK)
{	/* TWI */
    1818:	1f 92       	push	r1
    181a:	0f 92       	push	r0
    181c:	0f b6       	in	r0, 0x3f	; 63
    181e:	0f 92       	push	r0
    1820:	11 24       	eor	r1, r1
    1822:	2f 93       	push	r18
    1824:	3f 93       	push	r19
    1826:	4f 93       	push	r20
    1828:	5f 93       	push	r21
    182a:	6f 93       	push	r22
    182c:	7f 93       	push	r23
    182e:	8f 93       	push	r24
    1830:	9f 93       	push	r25
    1832:	af 93       	push	r26
    1834:	bf 93       	push	r27
    1836:	cf 93       	push	r28
    1838:	df 93       	push	r29
    183a:	ef 93       	push	r30
    183c:	ff 93       	push	r31
	uint8_t tws = TWSR & (0b11111 << TWS3);
    183e:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	uint8_t twd = TWDR;
    1842:	60 91 bb 00 	lds	r22, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
	uint8_t twcr_cur = TWCR;
    1846:	cc eb       	ldi	r28, 0xBC	; 188
    1848:	d0 e0       	ldi	r29, 0x00	; 0
    184a:	48 81       	ld	r20, Y

	uint8_t twcr_new = __vector_24__bottom(tws, twd, twcr_cur);
    184c:	88 7f       	andi	r24, 0xF8	; 248
    184e:	0e 94 5f 15 	call	0x2abe	; 0x2abe <__vector_24__bottom>
	TWCR = twcr_new | _BV(TWINT) | _BV(TWEN) | _BV(TWIE);
    1852:	85 68       	ori	r24, 0x85	; 133
    1854:	88 83       	st	Y, r24
}
    1856:	ff 91       	pop	r31
    1858:	ef 91       	pop	r30
    185a:	df 91       	pop	r29
    185c:	cf 91       	pop	r28
    185e:	bf 91       	pop	r27
    1860:	af 91       	pop	r26
    1862:	9f 91       	pop	r25
    1864:	8f 91       	pop	r24
    1866:	7f 91       	pop	r23
    1868:	6f 91       	pop	r22
    186a:	5f 91       	pop	r21
    186c:	4f 91       	pop	r20
    186e:	3f 91       	pop	r19
    1870:	2f 91       	pop	r18
    1872:	0f 90       	pop	r0
    1874:	0f be       	out	0x3f, r0	; 63
    1876:	0f 90       	pop	r0
    1878:	1f 90       	pop	r1
    187a:	18 95       	reti

0000187c <__vector_25>:

ISR(__vector_25, ISR_BLOCK)
{	/* SPM READY - Store Program Memory Ready */
    187c:	1f 92       	push	r1
    187e:	0f 92       	push	r0
    1880:	0f b6       	in	r0, 0x3f	; 63
    1882:	0f 92       	push	r0
    1884:	11 24       	eor	r1, r1
    1886:	2f 93       	push	r18
    1888:	3f 93       	push	r19
    188a:	4f 93       	push	r20
    188c:	5f 93       	push	r21
    188e:	6f 93       	push	r22
    1890:	7f 93       	push	r23
    1892:	8f 93       	push	r24
    1894:	9f 93       	push	r25
    1896:	af 93       	push	r26
    1898:	bf 93       	push	r27
    189a:	ef 93       	push	r30
    189c:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    189e:	be db       	rcall	.-2180   	; 0x101c <asm_break>
}

ISR(__vector_25, ISR_BLOCK)
{	/* SPM READY - Store Program Memory Ready */
	s_bad_interrupt();
}
    18a0:	ff 91       	pop	r31
    18a2:	ef 91       	pop	r30
    18a4:	bf 91       	pop	r27
    18a6:	af 91       	pop	r26
    18a8:	9f 91       	pop	r25
    18aa:	8f 91       	pop	r24
    18ac:	7f 91       	pop	r23
    18ae:	6f 91       	pop	r22
    18b0:	5f 91       	pop	r21
    18b2:	4f 91       	pop	r20
    18b4:	3f 91       	pop	r19
    18b6:	2f 91       	pop	r18
    18b8:	0f 90       	pop	r0
    18ba:	0f be       	out	0x3f, r0	; 63
    18bc:	0f 90       	pop	r0
    18be:	1f 90       	pop	r1
    18c0:	18 95       	reti

000018c2 <lcd_bus_read_status>:
		} else if (y >= GFX_MONO_LCD_HEIGHT) {
		return (uint8_t) GFX_MONO_LCD_HEIGHT - 1;
		} else {
		return (uint8_t) y;
	}
}
    18c2:	cf 93       	push	r28
    18c4:	df 93       	push	r29
    18c6:	1f 92       	push	r1
    18c8:	cd b7       	in	r28, 0x3d	; 61
    18ca:	de b7       	in	r29, 0x3e	; 62
    18cc:	8f b7       	in	r24, 0x3f	; 63
    18ce:	89 83       	std	Y+1, r24	; 0x01
    18d0:	f8 94       	cli
    18d2:	99 81       	ldd	r25, Y+1	; 0x01
    18d4:	8f ef       	ldi	r24, 0xFF	; 255
    18d6:	8b b9       	out	0x0b, r24	; 11
    18d8:	1a b8       	out	0x0a, r1	; 10
    18da:	28 98       	cbi	0x05, 0	; 5
    18dc:	2c 9a       	sbi	0x05, 4	; 5
    18de:	2d 9a       	sbi	0x05, 5	; 5
    18e0:	2d 98       	cbi	0x05, 5	; 5
    18e2:	89 b1       	in	r24, 0x09	; 9
    18e4:	9f bf       	out	0x3f, r25	; 63
    18e6:	0f 90       	pop	r0
    18e8:	df 91       	pop	r29
    18ea:	cf 91       	pop	r28
    18ec:	08 95       	ret

000018ee <lcd_bus_write_cmd>:
    18ee:	cf 93       	push	r28
    18f0:	df 93       	push	r29
    18f2:	1f 92       	push	r1
    18f4:	cd b7       	in	r28, 0x3d	; 61
    18f6:	de b7       	in	r29, 0x3e	; 62
    18f8:	9f b7       	in	r25, 0x3f	; 63
    18fa:	99 83       	std	Y+1, r25	; 0x01
    18fc:	f8 94       	cli
    18fe:	99 81       	ldd	r25, Y+1	; 0x01
    1900:	8b b9       	out	0x0b, r24	; 11
    1902:	8f ef       	ldi	r24, 0xFF	; 255
    1904:	8a b9       	out	0x0a, r24	; 10
    1906:	28 98       	cbi	0x05, 0	; 5
    1908:	2c 98       	cbi	0x05, 4	; 5
    190a:	2d 9a       	sbi	0x05, 5	; 5
    190c:	2d 98       	cbi	0x05, 5	; 5
    190e:	9f bf       	out	0x3f, r25	; 63
    1910:	0f 90       	pop	r0
    1912:	df 91       	pop	r29
    1914:	cf 91       	pop	r28
    1916:	08 95       	ret

00001918 <lcd_bus_write_ram>:
    1918:	cf 93       	push	r28
    191a:	df 93       	push	r29
    191c:	1f 92       	push	r1
    191e:	cd b7       	in	r28, 0x3d	; 61
    1920:	de b7       	in	r29, 0x3e	; 62
    1922:	9f b7       	in	r25, 0x3f	; 63
    1924:	99 83       	std	Y+1, r25	; 0x01
    1926:	f8 94       	cli
    1928:	99 81       	ldd	r25, Y+1	; 0x01
    192a:	8b b9       	out	0x0b, r24	; 11
    192c:	8f ef       	ldi	r24, 0xFF	; 255
    192e:	8a b9       	out	0x0a, r24	; 10
    1930:	28 9a       	sbi	0x05, 0	; 5
    1932:	2c 98       	cbi	0x05, 4	; 5
    1934:	2d 9a       	sbi	0x05, 5	; 5
    1936:	2d 98       	cbi	0x05, 5	; 5
    1938:	9f bf       	out	0x3f, r25	; 63
    193a:	0f 90       	pop	r0
    193c:	df 91       	pop	r29
    193e:	cf 91       	pop	r28
    1940:	08 95       	ret

00001942 <lcd_bus_read_ram>:
    1942:	cf 93       	push	r28
    1944:	df 93       	push	r29
    1946:	1f 92       	push	r1
    1948:	cd b7       	in	r28, 0x3d	; 61
    194a:	de b7       	in	r29, 0x3e	; 62
    194c:	8f b7       	in	r24, 0x3f	; 63
    194e:	89 83       	std	Y+1, r24	; 0x01
    1950:	f8 94       	cli
    1952:	99 81       	ldd	r25, Y+1	; 0x01
    1954:	8f ef       	ldi	r24, 0xFF	; 255
    1956:	8b b9       	out	0x0b, r24	; 11
    1958:	1a b8       	out	0x0a, r1	; 10
    195a:	28 9a       	sbi	0x05, 0	; 5
    195c:	2c 9a       	sbi	0x05, 4	; 5
    195e:	2d 9a       	sbi	0x05, 5	; 5
    1960:	2d 98       	cbi	0x05, 5	; 5
    1962:	80 91 54 03 	lds	r24, 0x0354	; 0x800354 <s_lcd_ram_read_nonvalid>
    1966:	88 23       	and	r24, r24
    1968:	19 f0       	breq	.+6      	; 0x1970 <lcd_bus_read_ram+0x2e>
    196a:	89 b1       	in	r24, 0x09	; 9
    196c:	2d 9a       	sbi	0x05, 5	; 5
    196e:	2d 98       	cbi	0x05, 5	; 5
    1970:	89 b1       	in	r24, 0x09	; 9
    1972:	10 92 54 03 	sts	0x0354, r1	; 0x800354 <s_lcd_ram_read_nonvalid>
    1976:	9f bf       	out	0x3f, r25	; 63
    1978:	0f 90       	pop	r0
    197a:	df 91       	pop	r29
    197c:	cf 91       	pop	r28
    197e:	08 95       	ret

00001980 <lcd_enable>:


void lcd_enable(uint8_t on)
{
	if (!on) {
    1980:	81 11       	cpse	r24, r1
    1982:	03 c0       	rjmp	.+6      	; 0x198a <lcd_enable+0xa>
		lcd_bus_write_cmd(0b10101110);									// Disable DC[2] (Display)
    1984:	8e ea       	ldi	r24, 0xAE	; 174
    1986:	b3 cf       	rjmp	.-154    	; 0x18ee <lcd_bus_write_cmd>
    1988:	08 95       	ret

	} else {
		lcd_bus_write_cmd(0b00101000 | C_LCD_PWR_CTRL);					// Set Power Control
    198a:	8d e2       	ldi	r24, 0x2D	; 45
    198c:	b0 df       	rcall	.-160    	; 0x18ee <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00100000 | C_LCD_MR_TC);					// Set MR and TC
    198e:	84 e2       	ldi	r24, 0x24	; 36
    1990:	ae df       	rcall	.-164    	; 0x18ee <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b11101000 | C_LCD_BIASRATIO);				// Set Bias Ratio
    1992:	8a ee       	ldi	r24, 0xEA	; 234
    1994:	ac df       	rcall	.-168    	; 0x18ee <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10000001);									// Set Gain and PM (A)
    1996:	81 e8       	ldi	r24, 0x81	; 129
    1998:	aa df       	rcall	.-172    	; 0x18ee <lcd_bus_write_cmd>
		lcd_bus_write_cmd(C_LCD_GAIN_PM);								// Set Gain and PM (B)
    199a:	8c e9       	ldi	r24, 0x9C	; 156
    199c:	a8 df       	rcall	.-176    	; 0x18ee <lcd_bus_write_cmd>

		lcd_bus_write_cmd(0b11000000 | C_LCD_MAPPING);					// Set Mapping
    199e:	88 ec       	ldi	r24, 0xC8	; 200
    19a0:	a6 df       	rcall	.-180    	; 0x18ee <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10001000 | C_LCD_AC);						// Set RAM Address Control
    19a2:	88 e8       	ldi	r24, 0x88	; 136
    19a4:	a4 df       	rcall	.-184    	; 0x18ee <lcd_bus_write_cmd>

		lcd_bus_write_cmd(0b01000000);									// Set Start Line (0)
    19a6:	80 e4       	ldi	r24, 0x40	; 64
    19a8:	a2 df       	rcall	.-188    	; 0x18ee <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10010000);									// Set Fixed Lines (0)
    19aa:	80 e9       	ldi	r24, 0x90	; 144
    19ac:	a0 df       	rcall	.-192    	; 0x18ee <lcd_bus_write_cmd>

		lcd_bus_write_cmd(0b10110000);									// Set Page Address (0)
    19ae:	80 eb       	ldi	r24, 0xB0	; 176
    19b0:	9e df       	rcall	.-196    	; 0x18ee <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00000000);									// Set Column Address LSB (0)
    19b2:	80 e0       	ldi	r24, 0x00	; 0
    19b4:	9c df       	rcall	.-200    	; 0x18ee <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00010000);									// Set Column Address MSB (0)
    19b6:	80 e1       	ldi	r24, 0x10	; 16
    19b8:	9a df       	rcall	.-204    	; 0x18ee <lcd_bus_write_cmd>
		s_lcd_ram_read_nonvalid = true;
    19ba:	81 e0       	ldi	r24, 0x01	; 1
    19bc:	80 93 54 03 	sts	0x0354, r24	; 0x800354 <s_lcd_ram_read_nonvalid>

		lcd_bus_write_cmd(0b11101111);									// Set Cursor Mode
    19c0:	8f ee       	ldi	r24, 0xEF	; 239
    19c2:	95 df       	rcall	.-214    	; 0x18ee <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b11101110);									// Reset Cursor Mode (now CR := CA)
    19c4:	8e ee       	ldi	r24, 0xEE	; 238
    19c6:	93 df       	rcall	.-218    	; 0x18ee <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10100100);									// Disable DC[1] (all pixel on)
    19c8:	84 ea       	ldi	r24, 0xA4	; 164
    19ca:	91 df       	rcall	.-222    	; 0x18ee <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10100110);									// Disable DC[0] (all pixel inverse)
    19cc:	86 ea       	ldi	r24, 0xA6	; 166
    19ce:	8f df       	rcall	.-226    	; 0x18ee <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10101111);									// Enable  DC[2] (Display)
    19d0:	8f ea       	ldi	r24, 0xAF	; 175
    19d2:	8d cf       	rjmp	.-230    	; 0x18ee <lcd_bus_write_cmd>
    19d4:	08 95       	ret

000019d6 <lcd_page_set>:
}

void lcd_page_set(uint8_t page)
{
	if ((0 <= page && page) < (GFX_MONO_LCD_PAGES)) {
		lcd_bus_write_cmd(0b10110000 | page);					// Set Page Address
    19d6:	80 6b       	ori	r24, 0xB0	; 176
    19d8:	8a df       	rcall	.-236    	; 0x18ee <lcd_bus_write_cmd>

		s_lcd_ram_read_nonvalid = 1;
    19da:	81 e0       	ldi	r24, 0x01	; 1
    19dc:	80 93 54 03 	sts	0x0354, r24	; 0x800354 <s_lcd_ram_read_nonvalid>
    19e0:	08 95       	ret

000019e2 <lcd_col_set>:
	}
}

void lcd_col_set(uint8_t col)
{
    19e2:	cf 93       	push	r28
	if ((0 <= col) && (col < GFX_MONO_LCD_WIDTH)) {
    19e4:	80 3f       	cpi	r24, 0xF0	; 240
    19e6:	58 f4       	brcc	.+22     	; 0x19fe <lcd_col_set+0x1c>
    19e8:	c8 2f       	mov	r28, r24
		lcd_bus_write_cmd(0b00000000 | ( col       & 0x0f));	// Set Column Address LSB
    19ea:	8f 70       	andi	r24, 0x0F	; 15
    19ec:	80 df       	rcall	.-256    	; 0x18ee <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00010000 | ((col >> 4) & 0x0f));	// Set Column Address MSB
    19ee:	8c 2f       	mov	r24, r28
    19f0:	82 95       	swap	r24
    19f2:	8f 70       	andi	r24, 0x0F	; 15
    19f4:	80 61       	ori	r24, 0x10	; 16
    19f6:	7b df       	rcall	.-266    	; 0x18ee <lcd_bus_write_cmd>

		s_lcd_ram_read_nonvalid = 1;
    19f8:	81 e0       	ldi	r24, 0x01	; 1
    19fa:	80 93 54 03 	sts	0x0354, r24	; 0x800354 <s_lcd_ram_read_nonvalid>
	}
}
    19fe:	cf 91       	pop	r28
    1a00:	08 95       	ret

00001a02 <lcd_cr>:

void lcd_cr(void)
{
	lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
    1a02:	80 e0       	ldi	r24, 0x00	; 0
    1a04:	74 df       	rcall	.-280    	; 0x18ee <lcd_bus_write_cmd>
	lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)
    1a06:	80 e1       	ldi	r24, 0x10	; 16
    1a08:	72 df       	rcall	.-284    	; 0x18ee <lcd_bus_write_cmd>

	s_lcd_ram_read_nonvalid = 1;
    1a0a:	81 e0       	ldi	r24, 0x01	; 1
    1a0c:	80 93 54 03 	sts	0x0354, r24	; 0x800354 <s_lcd_ram_read_nonvalid>
    1a10:	08 95       	ret

00001a12 <lcd_home>:
}

void lcd_home(void)
{
	lcd_bus_write_cmd(0b10110000);								// Set Page Address (0)
    1a12:	80 eb       	ldi	r24, 0xB0	; 176
    1a14:	6c df       	rcall	.-296    	; 0x18ee <lcd_bus_write_cmd>
	lcd_cr();
    1a16:	f5 cf       	rjmp	.-22     	; 0x1a02 <lcd_cr>
    1a18:	08 95       	ret

00001a1a <lcd_cls>:
}

void lcd_cls(void)
{
    1a1a:	1f 93       	push	r17
    1a1c:	cf 93       	push	r28
    1a1e:	df 93       	push	r29
	/* Blank LCD RAM */
	for (uint8_t page = 0; page < GFX_MONO_LCD_PAGES; ++page) {
    1a20:	d0 e0       	ldi	r29, 0x00	; 0
		lcd_bus_write_cmd(0b10110000 | page);						// Set Page Address
		lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
		lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)
    1a22:	10 ef       	ldi	r17, 0xF0	; 240

void lcd_cls(void)
{
	/* Blank LCD RAM */
	for (uint8_t page = 0; page < GFX_MONO_LCD_PAGES; ++page) {
		lcd_bus_write_cmd(0b10110000 | page);						// Set Page Address
    1a24:	8d 2f       	mov	r24, r29
    1a26:	80 6b       	ori	r24, 0xB0	; 176
    1a28:	62 df       	rcall	.-316    	; 0x18ee <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
    1a2a:	80 e0       	ldi	r24, 0x00	; 0
    1a2c:	60 df       	rcall	.-320    	; 0x18ee <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)
    1a2e:	80 e1       	ldi	r24, 0x10	; 16
    1a30:	5e df       	rcall	.-324    	; 0x18ee <lcd_bus_write_cmd>
    1a32:	c1 2f       	mov	r28, r17

		for (uint8_t cnt = GFX_MONO_LCD_WIDTH; cnt; --cnt) {		// clear all columns of that page
			lcd_bus_write_ram(0);
    1a34:	80 e0       	ldi	r24, 0x00	; 0
    1a36:	70 df       	rcall	.-288    	; 0x1918 <lcd_bus_write_ram>
    1a38:	c1 50       	subi	r28, 0x01	; 1
	for (uint8_t page = 0; page < GFX_MONO_LCD_PAGES; ++page) {
		lcd_bus_write_cmd(0b10110000 | page);						// Set Page Address
		lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
		lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)

		for (uint8_t cnt = GFX_MONO_LCD_WIDTH; cnt; --cnt) {		// clear all columns of that page
    1a3a:	e1 f7       	brne	.-8      	; 0x1a34 <lcd_cls+0x1a>
}

void lcd_cls(void)
{
	/* Blank LCD RAM */
	for (uint8_t page = 0; page < GFX_MONO_LCD_PAGES; ++page) {
    1a3c:	df 5f       	subi	r29, 0xFF	; 255
    1a3e:	d0 31       	cpi	r29, 0x10	; 16
    1a40:	89 f7       	brne	.-30     	; 0x1a24 <lcd_cls+0xa>
			lcd_bus_write_ram(0);
		}
	}	

	/* Set cursor to home position */
	lcd_home();
    1a42:	e7 df       	rcall	.-50     	; 0x1a12 <lcd_home>
}
    1a44:	df 91       	pop	r29
    1a46:	cf 91       	pop	r28
    1a48:	1f 91       	pop	r17
    1a4a:	08 95       	ret

00001a4c <lcd_show_new_data>:
		gfx_mono_generic_draw_line(150, 121, 150, 125, GFX_PIXEL_SET);
	}
}

uint8_t lcd_show_new_data(void)
{
    1a4c:	df 92       	push	r13
    1a4e:	ef 92       	push	r14
    1a50:	ff 92       	push	r15
    1a52:	0f 93       	push	r16
    1a54:	1f 93       	push	r17
    1a56:	cf 93       	push	r28
    1a58:	df 93       	push	r29
    1a5a:	1f 92       	push	r1
    1a5c:	cd b7       	in	r28, 0x3d	; 61
    1a5e:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1a60:	8f b7       	in	r24, 0x3f	; 63
    1a62:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1a64:	f8 94       	cli
	return flags;
    1a66:	19 81       	ldd	r17, Y+1	; 0x01
	static uint8_t idx = 1;

	/* First entries are showed first, when modified */

	irqflags_t flags = cpu_irq_save();
	cpu_irq_disable();
    1a68:	f8 94       	cli

	/* Always */
	if (g_showData.newTime) {
    1a6a:	90 91 83 03 	lds	r25, 0x0383	; 0x800383 <g_showData>
    1a6e:	92 ff       	sbrs	r25, 2
    1a70:	2a c0       	rjmp	.+84     	; 0x1ac6 <lcd_show_new_data+0x7a>
		g_showData.newTime = false;
    1a72:	e3 e8       	ldi	r30, 0x83	; 131
    1a74:	f3 e0       	ldi	r31, 0x03	; 3
    1a76:	89 2f       	mov	r24, r25
    1a78:	8b 7f       	andi	r24, 0xFB	; 251
    1a7a:	80 83       	st	Z, r24
		snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "UTC     : %02d:%02d.%02d",
    1a7c:	81 8d       	ldd	r24, Z+25	; 0x19
    1a7e:	1f 92       	push	r1
    1a80:	8f 93       	push	r24
    1a82:	80 8d       	ldd	r24, Z+24	; 0x18
    1a84:	1f 92       	push	r1
    1a86:	8f 93       	push	r24
    1a88:	87 89       	ldd	r24, Z+23	; 0x17
    1a8a:	1f 92       	push	r1
    1a8c:	8f 93       	push	r24
    1a8e:	89 e0       	ldi	r24, 0x09	; 9
    1a90:	91 e0       	ldi	r25, 0x01	; 1
    1a92:	9f 93       	push	r25
    1a94:	8f 93       	push	r24
    1a96:	1f 92       	push	r1
    1a98:	80 e3       	ldi	r24, 0x30	; 48
    1a9a:	8f 93       	push	r24
    1a9c:	84 e2       	ldi	r24, 0x24	; 36
    1a9e:	93 e0       	ldi	r25, 0x03	; 3
    1aa0:	9f 93       	push	r25
    1aa2:	8f 93       	push	r24
    1aa4:	0e 94 c1 1b 	call	0x3782	; 0x3782 <snprintf>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1aa8:	1f bf       	out	0x3f, r17	; 63
		g_showData.time_hour, g_showData.time_minute, g_showData.time_second);
		cpu_irq_restore(flags);
		gfx_mono_draw_string(s_lcd_prepare_buf, LCD_SHOW_LINE_LEFT,  LCD_SHOW_LINE_TOP +  2 * LCD_SHOW_LINE_HEIGHT, &sysfont);
    1aaa:	22 e0       	ldi	r18, 0x02	; 2
    1aac:	31 e0       	ldi	r19, 0x01	; 1
    1aae:	4c e1       	ldi	r20, 0x1C	; 28
    1ab0:	60 e0       	ldi	r22, 0x00	; 0
    1ab2:	84 e2       	ldi	r24, 0x24	; 36
    1ab4:	93 e0       	ldi	r25, 0x03	; 3
    1ab6:	89 da       	rcall	.-2798   	; 0xfca <gfx_mono_draw_string>
		return 255;
    1ab8:	0f b6       	in	r0, 0x3f	; 63
    1aba:	f8 94       	cli
    1abc:	de bf       	out	0x3e, r29	; 62
    1abe:	0f be       	out	0x3f, r0	; 63
    1ac0:	cd bf       	out	0x3d, r28	; 61
    1ac2:	8f ef       	ldi	r24, 0xFF	; 255
    1ac4:	bf c2       	rjmp	.+1406   	; 0x2044 <lcd_show_new_data+0x5f8>
	}

	/* Always */
	if (g_showData.newDate) {
    1ac6:	91 ff       	sbrs	r25, 1
    1ac8:	2b c0       	rjmp	.+86     	; 0x1b20 <lcd_show_new_data+0xd4>
		g_showData.newDate = false;
    1aca:	e3 e8       	ldi	r30, 0x83	; 131
    1acc:	f3 e0       	ldi	r31, 0x03	; 3
    1ace:	80 81       	ld	r24, Z
    1ad0:	8d 7f       	andi	r24, 0xFD	; 253
    1ad2:	80 83       	st	Z, r24
		snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "Date    : %02d.%02d.%04d",
    1ad4:	85 81       	ldd	r24, Z+5	; 0x05
    1ad6:	8f 93       	push	r24
    1ad8:	84 81       	ldd	r24, Z+4	; 0x04
    1ada:	8f 93       	push	r24
    1adc:	85 89       	ldd	r24, Z+21	; 0x15
    1ade:	1f 92       	push	r1
    1ae0:	8f 93       	push	r24
    1ae2:	86 89       	ldd	r24, Z+22	; 0x16
    1ae4:	1f 92       	push	r1
    1ae6:	8f 93       	push	r24
    1ae8:	82 e2       	ldi	r24, 0x22	; 34
    1aea:	91 e0       	ldi	r25, 0x01	; 1
    1aec:	9f 93       	push	r25
    1aee:	8f 93       	push	r24
    1af0:	1f 92       	push	r1
    1af2:	80 e3       	ldi	r24, 0x30	; 48
    1af4:	8f 93       	push	r24
    1af6:	84 e2       	ldi	r24, 0x24	; 36
    1af8:	93 e0       	ldi	r25, 0x03	; 3
    1afa:	9f 93       	push	r25
    1afc:	8f 93       	push	r24
    1afe:	0e 94 c1 1b 	call	0x3782	; 0x3782 <snprintf>
    1b02:	1f bf       	out	0x3f, r17	; 63
		g_showData.date_day, g_showData.date_month, g_showData.date_year);
		cpu_irq_restore(flags);
		gfx_mono_draw_string(s_lcd_prepare_buf, LCD_SHOW_LINE_LEFT,  LCD_SHOW_LINE_TOP +  1 * LCD_SHOW_LINE_HEIGHT, &sysfont);
    1b04:	22 e0       	ldi	r18, 0x02	; 2
    1b06:	31 e0       	ldi	r19, 0x01	; 1
    1b08:	43 e1       	ldi	r20, 0x13	; 19
    1b0a:	60 e0       	ldi	r22, 0x00	; 0
    1b0c:	84 e2       	ldi	r24, 0x24	; 36
    1b0e:	93 e0       	ldi	r25, 0x03	; 3
    1b10:	5c da       	rcall	.-2888   	; 0xfca <gfx_mono_draw_string>
		return 254;
    1b12:	0f b6       	in	r0, 0x3f	; 63
    1b14:	f8 94       	cli
    1b16:	de bf       	out	0x3e, r29	; 62
    1b18:	0f be       	out	0x3f, r0	; 63
    1b1a:	cd bf       	out	0x3d, r28	; 61
    1b1c:	8e ef       	ldi	r24, 0xFE	; 254
    1b1e:	92 c2       	rjmp	.+1316   	; 0x2044 <lcd_show_new_data+0x5f8>
	}

	/* Always */
	if (g_showData.newClkState) {
    1b20:	89 2f       	mov	r24, r25
    1b22:	81 70       	andi	r24, 0x01	; 1
    1b24:	90 ff       	sbrs	r25, 0
    1b26:	94 c0       	rjmp	.+296    	; 0x1c50 <lcd_show_new_data+0x204>
		g_showData.newClkState = false;
    1b28:	e3 e8       	ldi	r30, 0x83	; 131
    1b2a:	f3 e0       	ldi	r31, 0x03	; 3
    1b2c:	80 81       	ld	r24, Z
    1b2e:	8e 7f       	andi	r24, 0xFE	; 254
    1b30:	80 83       	st	Z, r24
    1b32:	1f bf       	out	0x3f, r17	; 63
		cpu_irq_restore(flags);
		lcd_show_new_clk_state(g_showData.clkState_clk_state, g_showData.clkState_phase100);
    1b34:	14 89       	ldd	r17, Z+20	; 0x14
    1b36:	62 81       	ldd	r22, Z+2	; 0x02
    1b38:	73 81       	ldd	r23, Z+3	; 0x03
    1b3a:	60 3b       	cpi	r22, 0xB0	; 176
    1b3c:	99 eb       	ldi	r25, 0xB9	; 185
    1b3e:	79 07       	cpc	r23, r25
    1b40:	14 f4       	brge	.+4      	; 0x1b46 <lcd_show_new_data+0xfa>
    1b42:	60 eb       	ldi	r22, 0xB0	; 176
    1b44:	79 eb       	ldi	r23, 0xB9	; 185
    1b46:	61 35       	cpi	r22, 0x51	; 81
    1b48:	86 e4       	ldi	r24, 0x46	; 70
    1b4a:	78 07       	cpc	r23, r24
    1b4c:	14 f0       	brlt	.+4      	; 0x1b52 <lcd_show_new_data+0x106>
    1b4e:	60 e5       	ldi	r22, 0x50	; 80
    1b50:	76 e4       	ldi	r23, 0x46	; 70
		phase100 = 18000;
		} else if (phase100 < -18000) {
		phase100 = -18000;
	}

	int dx = (int) (90.0f * (phase100 / 18000.0f));
    1b52:	07 2e       	mov	r0, r23
    1b54:	00 0c       	add	r0, r0
    1b56:	88 0b       	sbc	r24, r24
    1b58:	99 0b       	sbc	r25, r25
    1b5a:	0e 94 6e 1a 	call	0x34dc	; 0x34dc <__floatsisf>
    1b5e:	20 e0       	ldi	r18, 0x00	; 0
    1b60:	30 ea       	ldi	r19, 0xA0	; 160
    1b62:	4c e8       	ldi	r20, 0x8C	; 140
    1b64:	56 e4       	ldi	r21, 0x46	; 70
    1b66:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__divsf3>
    1b6a:	20 e0       	ldi	r18, 0x00	; 0
    1b6c:	30 e0       	ldi	r19, 0x00	; 0
    1b6e:	44 eb       	ldi	r20, 0xB4	; 180
    1b70:	52 e4       	ldi	r21, 0x42	; 66
    1b72:	0e 94 22 1b 	call	0x3644	; 0x3644 <__mulsf3>
    1b76:	0e 94 3b 1a 	call	0x3476	; 0x3476 <__fixsfsi>
    1b7a:	7b 01       	movw	r14, r22

	uint8_t ox = 150;
	if (dx < 0) {
    1b7c:	77 23       	and	r23, r23
    1b7e:	54 f4       	brge	.+20     	; 0x1b94 <lcd_show_new_data+0x148>
		ox += dx;
    1b80:	0f 2e       	mov	r0, r31
    1b82:	f6 e9       	ldi	r31, 0x96	; 150
    1b84:	df 2e       	mov	r13, r31
    1b86:	f0 2d       	mov	r31, r0
    1b88:	d6 0e       	add	r13, r22
		dx = -dx;
    1b8a:	ee 24       	eor	r14, r14
    1b8c:	ff 24       	eor	r15, r15
    1b8e:	e6 1a       	sub	r14, r22
    1b90:	f7 0a       	sbc	r15, r23
    1b92:	04 c0       	rjmp	.+8      	; 0x1b9c <lcd_show_new_data+0x150>
		phase100 = -18000;
	}

	int dx = (int) (90.0f * (phase100 / 18000.0f));

	uint8_t ox = 150;
    1b94:	0f 2e       	mov	r0, r31
    1b96:	f6 e9       	ldi	r31, 0x96	; 150
    1b98:	df 2e       	mov	r13, r31
    1b9a:	f0 2d       	mov	r31, r0
	if (dx < 0) {
		ox += dx;
		dx = -dx;
	}

	snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "ClkState: 0x%1X", clk_state);
    1b9c:	1f 92       	push	r1
    1b9e:	1f 93       	push	r17
    1ba0:	2b e3       	ldi	r18, 0x3B	; 59
    1ba2:	31 e0       	ldi	r19, 0x01	; 1
    1ba4:	3f 93       	push	r19
    1ba6:	2f 93       	push	r18
    1ba8:	1f 92       	push	r1
    1baa:	90 e3       	ldi	r25, 0x30	; 48
    1bac:	9f 93       	push	r25
    1bae:	24 e2       	ldi	r18, 0x24	; 36
    1bb0:	33 e0       	ldi	r19, 0x03	; 3
    1bb2:	3f 93       	push	r19
    1bb4:	2f 93       	push	r18
    1bb6:	0e 94 c1 1b 	call	0x3782	; 0x3782 <snprintf>
	gfx_mono_draw_string(s_lcd_prepare_buf, LCD_SHOW_LINE_LEFT,  LCD_SHOW_LINE_TOP +  0 * LCD_SHOW_LINE_HEIGHT, &sysfont);
    1bba:	22 e0       	ldi	r18, 0x02	; 2
    1bbc:	31 e0       	ldi	r19, 0x01	; 1
    1bbe:	4a e0       	ldi	r20, 0x0A	; 10
    1bc0:	60 e0       	ldi	r22, 0x00	; 0
    1bc2:	84 e2       	ldi	r24, 0x24	; 36
    1bc4:	93 e0       	ldi	r25, 0x03	; 3
    1bc6:	01 da       	rcall	.-3070   	; 0xfca <gfx_mono_draw_string>
	gfx_mono_draw_string("Phase   :", 0,  120, &sysfont);
    1bc8:	22 e0       	ldi	r18, 0x02	; 2
    1bca:	31 e0       	ldi	r19, 0x01	; 1
    1bcc:	48 e7       	ldi	r20, 0x78	; 120
    1bce:	60 e0       	ldi	r22, 0x00	; 0
    1bd0:	8b e4       	ldi	r24, 0x4B	; 75
    1bd2:	91 e0       	ldi	r25, 0x01	; 1
    1bd4:	fa d9       	rcall	.-3084   	; 0xfca <gfx_mono_draw_string>

	gfx_mono_generic_draw_filled_rect(60, 120,  180, 7, GFX_PIXEL_CLR);
    1bd6:	00 e0       	ldi	r16, 0x00	; 0
    1bd8:	27 e0       	ldi	r18, 0x07	; 7
    1bda:	44 eb       	ldi	r20, 0xB4	; 180
    1bdc:	68 e7       	ldi	r22, 0x78	; 120
    1bde:	8c e3       	ldi	r24, 0x3C	; 60
    1be0:	0e 94 87 05 	call	0xb0e	; 0xb0e <gfx_mono_generic_draw_filled_rect>
	if (dx) {
    1be4:	0f b6       	in	r0, 0x3f	; 63
    1be6:	f8 94       	cli
    1be8:	de bf       	out	0x3e, r29	; 62
    1bea:	0f be       	out	0x3f, r0	; 63
    1bec:	cd bf       	out	0x3d, r28	; 61
    1bee:	e1 14       	cp	r14, r1
    1bf0:	f1 04       	cpc	r15, r1
    1bf2:	29 f1       	breq	.+74     	; 0x1c3e <lcd_show_new_data+0x1f2>
		switch (clk_state) {
    1bf4:	17 30       	cpi	r17, 0x07	; 7
    1bf6:	89 f0       	breq	.+34     	; 0x1c1a <lcd_show_new_data+0x1ce>
    1bf8:	20 f4       	brcc	.+8      	; 0x1c02 <lcd_show_new_data+0x1b6>
    1bfa:	11 50       	subi	r17, 0x01	; 1
    1bfc:	13 30       	cpi	r17, 0x03	; 3
    1bfe:	b0 f0       	brcs	.+44     	; 0x1c2c <lcd_show_new_data+0x1e0>
    1c00:	20 c2       	rjmp	.+1088   	; 0x2042 <lcd_show_new_data+0x5f6>
    1c02:	1f 30       	cpi	r17, 0x0F	; 15
    1c04:	09 f0       	breq	.+2      	; 0x1c08 <lcd_show_new_data+0x1bc>
    1c06:	1d c2       	rjmp	.+1082   	; 0x2042 <lcd_show_new_data+0x5f6>
			case 0xf:
			gfx_mono_generic_draw_filled_rect(ox, 120, dx, 7, GFX_PIXEL_SET);
    1c08:	01 e0       	ldi	r16, 0x01	; 1
    1c0a:	27 e0       	ldi	r18, 0x07	; 7
    1c0c:	4e 2d       	mov	r20, r14
    1c0e:	68 e7       	ldi	r22, 0x78	; 120
    1c10:	8d 2d       	mov	r24, r13
    1c12:	0e 94 87 05 	call	0xb0e	; 0xb0e <gfx_mono_generic_draw_filled_rect>
	/* Always */
	if (g_showData.newClkState) {
		g_showData.newClkState = false;
		cpu_irq_restore(flags);
		lcd_show_new_clk_state(g_showData.clkState_clk_state, g_showData.clkState_phase100);
		return 253;
    1c16:	8d ef       	ldi	r24, 0xFD	; 253
    1c18:	15 c2       	rjmp	.+1066   	; 0x2044 <lcd_show_new_data+0x5f8>
			case 0xf:
			gfx_mono_generic_draw_filled_rect(ox, 120, dx, 7, GFX_PIXEL_SET);
			break;

			case 0x7:
			gfx_mono_generic_draw_rect(ox, 120,  dx, 7, GFX_PIXEL_SET);
    1c1a:	01 e0       	ldi	r16, 0x01	; 1
    1c1c:	27 e0       	ldi	r18, 0x07	; 7
    1c1e:	4e 2d       	mov	r20, r14
    1c20:	68 e7       	ldi	r22, 0x78	; 120
    1c22:	8d 2d       	mov	r24, r13
    1c24:	0e 94 63 05 	call	0xac6	; 0xac6 <gfx_mono_generic_draw_rect>
	/* Always */
	if (g_showData.newClkState) {
		g_showData.newClkState = false;
		cpu_irq_restore(flags);
		lcd_show_new_clk_state(g_showData.clkState_clk_state, g_showData.clkState_phase100);
		return 253;
    1c28:	8d ef       	ldi	r24, 0xFD	; 253
    1c2a:	0c c2       	rjmp	.+1048   	; 0x2044 <lcd_show_new_data+0x5f8>
			break;

			case 0x3:
			case 0x2:
			case 0x1:
			gfx_mono_generic_draw_filled_rect(60, 120,  180, 3, GFX_PIXEL_SET);
    1c2c:	01 e0       	ldi	r16, 0x01	; 1
    1c2e:	23 e0       	ldi	r18, 0x03	; 3
    1c30:	44 eb       	ldi	r20, 0xB4	; 180
    1c32:	68 e7       	ldi	r22, 0x78	; 120
    1c34:	8c e3       	ldi	r24, 0x3C	; 60
    1c36:	0e 94 87 05 	call	0xb0e	; 0xb0e <gfx_mono_generic_draw_filled_rect>
	/* Always */
	if (g_showData.newClkState) {
		g_showData.newClkState = false;
		cpu_irq_restore(flags);
		lcd_show_new_clk_state(g_showData.clkState_clk_state, g_showData.clkState_phase100);
		return 253;
    1c3a:	8d ef       	ldi	r24, 0xFD	; 253
    1c3c:	03 c2       	rjmp	.+1030   	; 0x2044 <lcd_show_new_data+0x5f8>
			gfx_mono_generic_draw_filled_rect(60, 120,  180, 3, GFX_PIXEL_SET);
			break;
		}

		} else {
		gfx_mono_generic_draw_line(150, 121, 150, 125, GFX_PIXEL_SET);
    1c3e:	01 e0       	ldi	r16, 0x01	; 1
    1c40:	2d e7       	ldi	r18, 0x7D	; 125
    1c42:	46 e9       	ldi	r20, 0x96	; 150
    1c44:	69 e7       	ldi	r22, 0x79	; 121
    1c46:	86 e9       	ldi	r24, 0x96	; 150
    1c48:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <gfx_mono_generic_draw_line>
	/* Always */
	if (g_showData.newClkState) {
		g_showData.newClkState = false;
		cpu_irq_restore(flags);
		lcd_show_new_clk_state(g_showData.clkState_clk_state, g_showData.clkState_phase100);
		return 253;
    1c4c:	8d ef       	ldi	r24, 0xFD	; 253
    1c4e:	fa c1       	rjmp	.+1012   	; 0x2044 <lcd_show_new_data+0x5f8>
	}


	/* Slot 1 */
	if (g_showData.newPpm && (idx <= 1)) {
    1c50:	93 ff       	sbrs	r25, 3
    1c52:	30 c0       	rjmp	.+96     	; 0x1cb4 <lcd_show_new_data+0x268>
    1c54:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
    1c58:	22 30       	cpi	r18, 0x02	; 2
    1c5a:	60 f5       	brcc	.+88     	; 0x1cb4 <lcd_show_new_data+0x268>
		g_showData.newPpm = false;
    1c5c:	e3 e8       	ldi	r30, 0x83	; 131
    1c5e:	f3 e0       	ldi	r31, 0x03	; 3
    1c60:	80 81       	ld	r24, Z
    1c62:	87 7f       	andi	r24, 0xF7	; 247
    1c64:	80 83       	st	Z, r24
		snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "Precis. : %03d.%03d ppm",
    1c66:	81 85       	ldd	r24, Z+9	; 0x09
    1c68:	8f 93       	push	r24
    1c6a:	80 85       	ldd	r24, Z+8	; 0x08
    1c6c:	8f 93       	push	r24
    1c6e:	87 81       	ldd	r24, Z+7	; 0x07
    1c70:	8f 93       	push	r24
    1c72:	86 81       	ldd	r24, Z+6	; 0x06
    1c74:	8f 93       	push	r24
    1c76:	85 e5       	ldi	r24, 0x55	; 85
    1c78:	91 e0       	ldi	r25, 0x01	; 1
    1c7a:	9f 93       	push	r25
    1c7c:	8f 93       	push	r24
    1c7e:	1f 92       	push	r1
    1c80:	80 e3       	ldi	r24, 0x30	; 48
    1c82:	8f 93       	push	r24
    1c84:	84 e2       	ldi	r24, 0x24	; 36
    1c86:	93 e0       	ldi	r25, 0x03	; 3
    1c88:	9f 93       	push	r25
    1c8a:	8f 93       	push	r24
    1c8c:	0e 94 c1 1b 	call	0x3782	; 0x3782 <snprintf>
    1c90:	1f bf       	out	0x3f, r17	; 63
		g_showData.ppm_int, g_showData.ppm_frac1000);
		cpu_irq_restore(flags);
		gfx_mono_draw_string(s_lcd_prepare_buf, LCD_SHOW_LINE_LEFT,  LCD_SHOW_LINE_TOP +  3 * LCD_SHOW_LINE_HEIGHT, &sysfont);
    1c92:	22 e0       	ldi	r18, 0x02	; 2
    1c94:	31 e0       	ldi	r19, 0x01	; 1
    1c96:	45 e2       	ldi	r20, 0x25	; 37
    1c98:	60 e0       	ldi	r22, 0x00	; 0
    1c9a:	84 e2       	ldi	r24, 0x24	; 36
    1c9c:	93 e0       	ldi	r25, 0x03	; 3
    1c9e:	95 d9       	rcall	.-3286   	; 0xfca <gfx_mono_draw_string>
		idx = 2;
    1ca0:	82 e0       	ldi	r24, 0x02	; 2
    1ca2:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
		return 1;
    1ca6:	0f b6       	in	r0, 0x3f	; 63
    1ca8:	f8 94       	cli
    1caa:	de bf       	out	0x3e, r29	; 62
    1cac:	0f be       	out	0x3f, r0	; 63
    1cae:	cd bf       	out	0x3d, r28	; 61
    1cb0:	81 e0       	ldi	r24, 0x01	; 1
    1cb2:	c8 c1       	rjmp	.+912    	; 0x2044 <lcd_show_new_data+0x5f8>
	}

	/* Slot 2 */
	if (g_showData.newPwm && (idx <= 2)) {
    1cb4:	94 ff       	sbrs	r25, 4
    1cb6:	2e c0       	rjmp	.+92     	; 0x1d14 <lcd_show_new_data+0x2c8>
    1cb8:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
    1cbc:	23 30       	cpi	r18, 0x03	; 3
    1cbe:	50 f5       	brcc	.+84     	; 0x1d14 <lcd_show_new_data+0x2c8>
		g_showData.newPwm = false;
    1cc0:	e3 e8       	ldi	r30, 0x83	; 131
    1cc2:	f3 e0       	ldi	r31, 0x03	; 3
    1cc4:	80 81       	ld	r24, Z
    1cc6:	8f 7e       	andi	r24, 0xEF	; 239
    1cc8:	80 83       	st	Z, r24
		snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "PWM     : %3d.%03d / 256 %%",
    1cca:	83 8d       	ldd	r24, Z+27	; 0x1b
    1ccc:	1f 92       	push	r1
    1cce:	8f 93       	push	r24
    1cd0:	82 8d       	ldd	r24, Z+26	; 0x1a
    1cd2:	1f 92       	push	r1
    1cd4:	8f 93       	push	r24
    1cd6:	8d e6       	ldi	r24, 0x6D	; 109
    1cd8:	91 e0       	ldi	r25, 0x01	; 1
    1cda:	9f 93       	push	r25
    1cdc:	8f 93       	push	r24
    1cde:	1f 92       	push	r1
    1ce0:	80 e3       	ldi	r24, 0x30	; 48
    1ce2:	8f 93       	push	r24
    1ce4:	84 e2       	ldi	r24, 0x24	; 36
    1ce6:	93 e0       	ldi	r25, 0x03	; 3
    1ce8:	9f 93       	push	r25
    1cea:	8f 93       	push	r24
    1cec:	0e 94 c1 1b 	call	0x3782	; 0x3782 <snprintf>
    1cf0:	1f bf       	out	0x3f, r17	; 63
		g_showData.pwm_int, g_showData.pwm_frac1000);
		cpu_irq_restore(flags);
		gfx_mono_draw_string(s_lcd_prepare_buf, LCD_SHOW_LINE_LEFT,  LCD_SHOW_LINE_TOP +  4 * LCD_SHOW_LINE_HEIGHT, &sysfont);
    1cf2:	22 e0       	ldi	r18, 0x02	; 2
    1cf4:	31 e0       	ldi	r19, 0x01	; 1
    1cf6:	4e e2       	ldi	r20, 0x2E	; 46
    1cf8:	60 e0       	ldi	r22, 0x00	; 0
    1cfa:	84 e2       	ldi	r24, 0x24	; 36
    1cfc:	93 e0       	ldi	r25, 0x03	; 3
    1cfe:	65 d9       	rcall	.-3382   	; 0xfca <gfx_mono_draw_string>
		idx = 3;
    1d00:	83 e0       	ldi	r24, 0x03	; 3
    1d02:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
		return 2;
    1d06:	0f b6       	in	r0, 0x3f	; 63
    1d08:	f8 94       	cli
    1d0a:	de bf       	out	0x3e, r29	; 62
    1d0c:	0f be       	out	0x3f, r0	; 63
    1d0e:	cd bf       	out	0x3d, r28	; 61
    1d10:	82 e0       	ldi	r24, 0x02	; 2
    1d12:	98 c1       	rjmp	.+816    	; 0x2044 <lcd_show_new_data+0x5f8>
	}

	/* Slot 3 */
	if (g_showData.newPv && (idx <= 3)) {
    1d14:	95 ff       	sbrs	r25, 5
    1d16:	2f c0       	rjmp	.+94     	; 0x1d76 <lcd_show_new_data+0x32a>
    1d18:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
    1d1c:	24 30       	cpi	r18, 0x04	; 4
    1d1e:	58 f5       	brcc	.+86     	; 0x1d76 <lcd_show_new_data+0x32a>
		g_showData.newPv = false;
    1d20:	e3 e8       	ldi	r30, 0x83	; 131
    1d22:	f3 e0       	ldi	r31, 0x03	; 3
    1d24:	80 81       	ld	r24, Z
    1d26:	8f 7d       	andi	r24, 0xDF	; 223
    1d28:	80 83       	st	Z, r24
		snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "PullVolt: %1d.%03d V",
    1d2a:	83 85       	ldd	r24, Z+11	; 0x0b
    1d2c:	8f 93       	push	r24
    1d2e:	82 85       	ldd	r24, Z+10	; 0x0a
    1d30:	8f 93       	push	r24
    1d32:	84 8d       	ldd	r24, Z+28	; 0x1c
    1d34:	1f 92       	push	r1
    1d36:	8f 93       	push	r24
    1d38:	89 e8       	ldi	r24, 0x89	; 137
    1d3a:	91 e0       	ldi	r25, 0x01	; 1
    1d3c:	9f 93       	push	r25
    1d3e:	8f 93       	push	r24
    1d40:	1f 92       	push	r1
    1d42:	80 e3       	ldi	r24, 0x30	; 48
    1d44:	8f 93       	push	r24
    1d46:	84 e2       	ldi	r24, 0x24	; 36
    1d48:	93 e0       	ldi	r25, 0x03	; 3
    1d4a:	9f 93       	push	r25
    1d4c:	8f 93       	push	r24
    1d4e:	0e 94 c1 1b 	call	0x3782	; 0x3782 <snprintf>
    1d52:	1f bf       	out	0x3f, r17	; 63
		g_showData.pv_int, g_showData.pv_frac1000);
		cpu_irq_restore(flags);
		gfx_mono_draw_string(s_lcd_prepare_buf, LCD_SHOW_LINE_LEFT,  LCD_SHOW_LINE_TOP +  5 * LCD_SHOW_LINE_HEIGHT, &sysfont);
    1d54:	22 e0       	ldi	r18, 0x02	; 2
    1d56:	31 e0       	ldi	r19, 0x01	; 1
    1d58:	47 e3       	ldi	r20, 0x37	; 55
    1d5a:	60 e0       	ldi	r22, 0x00	; 0
    1d5c:	84 e2       	ldi	r24, 0x24	; 36
    1d5e:	93 e0       	ldi	r25, 0x03	; 3
    1d60:	34 d9       	rcall	.-3480   	; 0xfca <gfx_mono_draw_string>
		idx = 4;
    1d62:	84 e0       	ldi	r24, 0x04	; 4
    1d64:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
		return 3;
    1d68:	0f b6       	in	r0, 0x3f	; 63
    1d6a:	f8 94       	cli
    1d6c:	de bf       	out	0x3e, r29	; 62
    1d6e:	0f be       	out	0x3f, r0	; 63
    1d70:	cd bf       	out	0x3d, r28	; 61
    1d72:	83 e0       	ldi	r24, 0x03	; 3
    1d74:	67 c1       	rjmp	.+718    	; 0x2044 <lcd_show_new_data+0x5f8>
	}

	/* Slot 4 */
	if (g_showData.newSatUse && (idx <= 4)) {
    1d76:	96 ff       	sbrs	r25, 6
    1d78:	31 c0       	rjmp	.+98     	; 0x1ddc <lcd_show_new_data+0x390>
    1d7a:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
    1d7e:	25 30       	cpi	r18, 0x05	; 5
    1d80:	68 f5       	brcc	.+90     	; 0x1ddc <lcd_show_new_data+0x390>
		g_showData.newSatUse = false;
    1d82:	e3 e8       	ldi	r30, 0x83	; 131
    1d84:	f3 e0       	ldi	r31, 0x03	; 3
    1d86:	80 81       	ld	r24, Z
    1d88:	8f 7b       	andi	r24, 0xBF	; 191
    1d8a:	80 83       	st	Z, r24
		snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "SatUse  : West=%02d East=%02d Used=%02d sats",
    1d8c:	87 8d       	ldd	r24, Z+31	; 0x1f
    1d8e:	1f 92       	push	r1
    1d90:	8f 93       	push	r24
    1d92:	86 8d       	ldd	r24, Z+30	; 0x1e
    1d94:	1f 92       	push	r1
    1d96:	8f 93       	push	r24
    1d98:	85 8d       	ldd	r24, Z+29	; 0x1d
    1d9a:	1f 92       	push	r1
    1d9c:	8f 93       	push	r24
    1d9e:	8e e9       	ldi	r24, 0x9E	; 158
    1da0:	91 e0       	ldi	r25, 0x01	; 1
    1da2:	9f 93       	push	r25
    1da4:	8f 93       	push	r24
    1da6:	1f 92       	push	r1
    1da8:	80 e3       	ldi	r24, 0x30	; 48
    1daa:	8f 93       	push	r24
    1dac:	84 e2       	ldi	r24, 0x24	; 36
    1dae:	93 e0       	ldi	r25, 0x03	; 3
    1db0:	9f 93       	push	r25
    1db2:	8f 93       	push	r24
    1db4:	0e 94 c1 1b 	call	0x3782	; 0x3782 <snprintf>
    1db8:	1f bf       	out	0x3f, r17	; 63
		g_showData.satUse_west, g_showData.satUse_east, g_showData.satUse_used);
		cpu_irq_restore(flags);
		gfx_mono_draw_string(s_lcd_prepare_buf, LCD_SHOW_LINE_LEFT,  LCD_SHOW_LINE_TOP +  6 * LCD_SHOW_LINE_HEIGHT, &sysfont);
    1dba:	22 e0       	ldi	r18, 0x02	; 2
    1dbc:	31 e0       	ldi	r19, 0x01	; 1
    1dbe:	40 e4       	ldi	r20, 0x40	; 64
    1dc0:	60 e0       	ldi	r22, 0x00	; 0
    1dc2:	84 e2       	ldi	r24, 0x24	; 36
    1dc4:	93 e0       	ldi	r25, 0x03	; 3
    1dc6:	01 d9       	rcall	.-3582   	; 0xfca <gfx_mono_draw_string>
		idx = 5;
    1dc8:	85 e0       	ldi	r24, 0x05	; 5
    1dca:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
		return 4;
    1dce:	0f b6       	in	r0, 0x3f	; 63
    1dd0:	f8 94       	cli
    1dd2:	de bf       	out	0x3e, r29	; 62
    1dd4:	0f be       	out	0x3f, r0	; 63
    1dd6:	cd bf       	out	0x3d, r28	; 61
    1dd8:	84 e0       	ldi	r24, 0x04	; 4
    1dda:	34 c1       	rjmp	.+616    	; 0x2044 <lcd_show_new_data+0x5f8>
	}

	/* Slot 5 */
	if (g_showData.newSatDop && (idx <= 5)) {
    1ddc:	99 23       	and	r25, r25
    1dde:	0c f0       	brlt	.+2      	; 0x1de2 <lcd_show_new_data+0x396>
    1de0:	50 c0       	rjmp	.+160    	; 0x1e82 <lcd_show_new_data+0x436>
    1de2:	90 91 00 01 	lds	r25, 0x0100	; 0x800100 <__data_start>
    1de6:	96 30       	cpi	r25, 0x06	; 6
    1de8:	08 f0       	brcs	.+2      	; 0x1dec <lcd_show_new_data+0x3a0>
    1dea:	4b c0       	rjmp	.+150    	; 0x1e82 <lcd_show_new_data+0x436>
		g_showData.newSatDop = false;
    1dec:	e3 e8       	ldi	r30, 0x83	; 131
    1dee:	f3 e0       	ldi	r31, 0x03	; 3
    1df0:	80 81       	ld	r24, Z
    1df2:	8f 77       	andi	r24, 0x7F	; 127
    1df4:	80 83       	st	Z, r24
		snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "Sat DOP : %03d.%02d",
		(int) (g_showData.satDop_dop100 / 100.0f), g_showData.satDop_dop100 % 100);
    1df6:	44 85       	ldd	r20, Z+12	; 0x0c
    1df8:	55 85       	ldd	r21, Z+13	; 0x0d
	}

	/* Slot 5 */
	if (g_showData.newSatDop && (idx <= 5)) {
		g_showData.newSatDop = false;
		snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "Sat DOP : %03d.%02d",
    1dfa:	9a 01       	movw	r18, r20
    1dfc:	36 95       	lsr	r19
    1dfe:	27 95       	ror	r18
    1e00:	36 95       	lsr	r19
    1e02:	27 95       	ror	r18
    1e04:	ab e7       	ldi	r26, 0x7B	; 123
    1e06:	b4 e1       	ldi	r27, 0x14	; 20
    1e08:	0e 94 9e 1b 	call	0x373c	; 0x373c <__umulhisi3>
    1e0c:	96 95       	lsr	r25
    1e0e:	87 95       	ror	r24
    1e10:	64 e6       	ldi	r22, 0x64	; 100
    1e12:	68 9f       	mul	r22, r24
    1e14:	90 01       	movw	r18, r0
    1e16:	69 9f       	mul	r22, r25
    1e18:	30 0d       	add	r19, r0
    1e1a:	11 24       	eor	r1, r1
    1e1c:	ca 01       	movw	r24, r20
    1e1e:	82 1b       	sub	r24, r18
    1e20:	93 0b       	sbc	r25, r19
    1e22:	9f 93       	push	r25
    1e24:	8f 93       	push	r24
		(int) (g_showData.satDop_dop100 / 100.0f), g_showData.satDop_dop100 % 100);
    1e26:	ba 01       	movw	r22, r20
    1e28:	80 e0       	ldi	r24, 0x00	; 0
    1e2a:	90 e0       	ldi	r25, 0x00	; 0
    1e2c:	0e 94 6c 1a 	call	0x34d8	; 0x34d8 <__floatunsisf>
    1e30:	20 e0       	ldi	r18, 0x00	; 0
    1e32:	30 e0       	ldi	r19, 0x00	; 0
    1e34:	48 ec       	ldi	r20, 0xC8	; 200
    1e36:	52 e4       	ldi	r21, 0x42	; 66
    1e38:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__divsf3>
	}

	/* Slot 5 */
	if (g_showData.newSatDop && (idx <= 5)) {
		g_showData.newSatDop = false;
		snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "Sat DOP : %03d.%02d",
    1e3c:	0e 94 3b 1a 	call	0x3476	; 0x3476 <__fixsfsi>
    1e40:	7f 93       	push	r23
    1e42:	6f 93       	push	r22
    1e44:	8b ec       	ldi	r24, 0xCB	; 203
    1e46:	91 e0       	ldi	r25, 0x01	; 1
    1e48:	9f 93       	push	r25
    1e4a:	8f 93       	push	r24
    1e4c:	1f 92       	push	r1
    1e4e:	80 e3       	ldi	r24, 0x30	; 48
    1e50:	8f 93       	push	r24
    1e52:	84 e2       	ldi	r24, 0x24	; 36
    1e54:	93 e0       	ldi	r25, 0x03	; 3
    1e56:	9f 93       	push	r25
    1e58:	8f 93       	push	r24
    1e5a:	0e 94 c1 1b 	call	0x3782	; 0x3782 <snprintf>
    1e5e:	1f bf       	out	0x3f, r17	; 63
		(int) (g_showData.satDop_dop100 / 100.0f), g_showData.satDop_dop100 % 100);
		cpu_irq_restore(flags);
		gfx_mono_draw_string(s_lcd_prepare_buf, LCD_SHOW_LINE_LEFT,  LCD_SHOW_LINE_TOP +  7 * LCD_SHOW_LINE_HEIGHT, &sysfont);
    1e60:	22 e0       	ldi	r18, 0x02	; 2
    1e62:	31 e0       	ldi	r19, 0x01	; 1
    1e64:	49 e4       	ldi	r20, 0x49	; 73
    1e66:	60 e0       	ldi	r22, 0x00	; 0
    1e68:	84 e2       	ldi	r24, 0x24	; 36
    1e6a:	93 e0       	ldi	r25, 0x03	; 3
    1e6c:	ae d8       	rcall	.-3748   	; 0xfca <gfx_mono_draw_string>
		idx = 6;
    1e6e:	86 e0       	ldi	r24, 0x06	; 6
    1e70:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
		return 5;
    1e74:	0f b6       	in	r0, 0x3f	; 63
    1e76:	f8 94       	cli
    1e78:	de bf       	out	0x3e, r29	; 62
    1e7a:	0f be       	out	0x3f, r0	; 63
    1e7c:	cd bf       	out	0x3d, r28	; 61
    1e7e:	85 e0       	ldi	r24, 0x05	; 5
    1e80:	e1 c0       	rjmp	.+450    	; 0x2044 <lcd_show_new_data+0x5f8>
	}

	/* Slot 6 */
	if (g_showData.newPosState && (idx <= 6)) {
    1e82:	90 91 84 03 	lds	r25, 0x0384	; 0x800384 <g_showData+0x1>
    1e86:	90 ff       	sbrs	r25, 0
    1e88:	30 c0       	rjmp	.+96     	; 0x1eea <lcd_show_new_data+0x49e>
    1e8a:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
    1e8e:	27 30       	cpi	r18, 0x07	; 7
    1e90:	60 f5       	brcc	.+88     	; 0x1eea <lcd_show_new_data+0x49e>
		g_showData.newPosState = false;
    1e92:	e4 e8       	ldi	r30, 0x84	; 132
    1e94:	f3 e0       	ldi	r31, 0x03	; 3
    1e96:	89 2f       	mov	r24, r25
    1e98:	8e 7f       	andi	r24, 0xFE	; 254
    1e9a:	80 83       	st	Z, r24
		snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "SatState: FI=%1d M2=%1d",
		g_showData.posState_fi, g_showData.posState_m2);
    1e9c:	e3 e8       	ldi	r30, 0x83	; 131
    1e9e:	f3 e0       	ldi	r31, 0x03	; 3
	}

	/* Slot 6 */
	if (g_showData.newPosState && (idx <= 6)) {
		g_showData.newPosState = false;
		snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "SatState: FI=%1d M2=%1d",
    1ea0:	81 a1       	ldd	r24, Z+33	; 0x21
    1ea2:	1f 92       	push	r1
    1ea4:	8f 93       	push	r24
    1ea6:	80 a1       	ldd	r24, Z+32	; 0x20
    1ea8:	1f 92       	push	r1
    1eaa:	8f 93       	push	r24
    1eac:	8f ed       	ldi	r24, 0xDF	; 223
    1eae:	91 e0       	ldi	r25, 0x01	; 1
    1eb0:	9f 93       	push	r25
    1eb2:	8f 93       	push	r24
    1eb4:	1f 92       	push	r1
    1eb6:	80 e3       	ldi	r24, 0x30	; 48
    1eb8:	8f 93       	push	r24
    1eba:	84 e2       	ldi	r24, 0x24	; 36
    1ebc:	93 e0       	ldi	r25, 0x03	; 3
    1ebe:	9f 93       	push	r25
    1ec0:	8f 93       	push	r24
    1ec2:	0e 94 c1 1b 	call	0x3782	; 0x3782 <snprintf>
    1ec6:	1f bf       	out	0x3f, r17	; 63
		g_showData.posState_fi, g_showData.posState_m2);
		cpu_irq_restore(flags);
		gfx_mono_draw_string(s_lcd_prepare_buf, LCD_SHOW_LINE_LEFT,  LCD_SHOW_LINE_TOP +  8 * LCD_SHOW_LINE_HEIGHT, &sysfont);
    1ec8:	22 e0       	ldi	r18, 0x02	; 2
    1eca:	31 e0       	ldi	r19, 0x01	; 1
    1ecc:	42 e5       	ldi	r20, 0x52	; 82
    1ece:	60 e0       	ldi	r22, 0x00	; 0
    1ed0:	84 e2       	ldi	r24, 0x24	; 36
    1ed2:	93 e0       	ldi	r25, 0x03	; 3
    1ed4:	7a d8       	rcall	.-3852   	; 0xfca <gfx_mono_draw_string>
		idx = 7;
    1ed6:	87 e0       	ldi	r24, 0x07	; 7
    1ed8:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
		return 6;
    1edc:	0f b6       	in	r0, 0x3f	; 63
    1ede:	f8 94       	cli
    1ee0:	de bf       	out	0x3e, r29	; 62
    1ee2:	0f be       	out	0x3f, r0	; 63
    1ee4:	cd bf       	out	0x3d, r28	; 61
    1ee6:	86 e0       	ldi	r24, 0x06	; 6
    1ee8:	ad c0       	rjmp	.+346    	; 0x2044 <lcd_show_new_data+0x5f8>
	}

	/* Slot 7 */
	if (g_showData.newPosLat && (idx <= 7)) {
    1eea:	91 ff       	sbrs	r25, 1
    1eec:	37 c0       	rjmp	.+110    	; 0x1f5c <lcd_show_new_data+0x510>
    1eee:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
    1ef2:	28 30       	cpi	r18, 0x08	; 8
    1ef4:	98 f5       	brcc	.+102    	; 0x1f5c <lcd_show_new_data+0x510>
		g_showData.newPosLat = false;
    1ef6:	e4 e8       	ldi	r30, 0x84	; 132
    1ef8:	f3 e0       	ldi	r31, 0x03	; 3
    1efa:	80 81       	ld	r24, Z
    1efc:	8d 7f       	andi	r24, 0xFD	; 253
    1efe:	80 83       	st	Z, r24
		snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "Sat Lat : %c  %02d^%02d.%04d'",
    1f00:	e3 e8       	ldi	r30, 0x83	; 131
    1f02:	f3 e0       	ldi	r31, 0x03	; 3
    1f04:	87 85       	ldd	r24, Z+15	; 0x0f
    1f06:	8f 93       	push	r24
    1f08:	86 85       	ldd	r24, Z+14	; 0x0e
    1f0a:	8f 93       	push	r24
    1f0c:	84 a1       	ldd	r24, Z+36	; 0x24
    1f0e:	1f 92       	push	r1
    1f10:	8f 93       	push	r24
    1f12:	83 a1       	ldd	r24, Z+35	; 0x23
    1f14:	1f 92       	push	r1
    1f16:	8f 93       	push	r24
    1f18:	82 a1       	ldd	r24, Z+34	; 0x22
    1f1a:	1f 92       	push	r1
    1f1c:	8f 93       	push	r24
    1f1e:	87 ef       	ldi	r24, 0xF7	; 247
    1f20:	91 e0       	ldi	r25, 0x01	; 1
    1f22:	9f 93       	push	r25
    1f24:	8f 93       	push	r24
    1f26:	1f 92       	push	r1
    1f28:	80 e3       	ldi	r24, 0x30	; 48
    1f2a:	8f 93       	push	r24
    1f2c:	84 e2       	ldi	r24, 0x24	; 36
    1f2e:	93 e0       	ldi	r25, 0x03	; 3
    1f30:	9f 93       	push	r25
    1f32:	8f 93       	push	r24
    1f34:	0e 94 c1 1b 	call	0x3782	; 0x3782 <snprintf>
    1f38:	1f bf       	out	0x3f, r17	; 63
		g_showData.posLat_sgn, g_showData.posLat_deg, g_showData.posLat_min_int, g_showData.posLat_min_frac10000);
		cpu_irq_restore(flags);
		gfx_mono_draw_string(s_lcd_prepare_buf, LCD_SHOW_LINE_LEFT,  LCD_SHOW_LINE_TOP +  9 * LCD_SHOW_LINE_HEIGHT, &sysfont);
    1f3a:	22 e0       	ldi	r18, 0x02	; 2
    1f3c:	31 e0       	ldi	r19, 0x01	; 1
    1f3e:	4b e5       	ldi	r20, 0x5B	; 91
    1f40:	60 e0       	ldi	r22, 0x00	; 0
    1f42:	84 e2       	ldi	r24, 0x24	; 36
    1f44:	93 e0       	ldi	r25, 0x03	; 3
    1f46:	41 d8       	rcall	.-3966   	; 0xfca <gfx_mono_draw_string>
		idx = 8;
    1f48:	88 e0       	ldi	r24, 0x08	; 8
    1f4a:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
		return 7;
    1f4e:	0f b6       	in	r0, 0x3f	; 63
    1f50:	f8 94       	cli
    1f52:	de bf       	out	0x3e, r29	; 62
    1f54:	0f be       	out	0x3f, r0	; 63
    1f56:	cd bf       	out	0x3d, r28	; 61
    1f58:	87 e0       	ldi	r24, 0x07	; 7
    1f5a:	74 c0       	rjmp	.+232    	; 0x2044 <lcd_show_new_data+0x5f8>
	}

	/* Slot 8 */
	if (g_showData.newPosLon && (idx <= 8)) {
    1f5c:	92 ff       	sbrs	r25, 2
    1f5e:	37 c0       	rjmp	.+110    	; 0x1fce <lcd_show_new_data+0x582>
    1f60:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
    1f64:	29 30       	cpi	r18, 0x09	; 9
    1f66:	98 f5       	brcc	.+102    	; 0x1fce <lcd_show_new_data+0x582>
		g_showData.newPosLon = false;
    1f68:	e4 e8       	ldi	r30, 0x84	; 132
    1f6a:	f3 e0       	ldi	r31, 0x03	; 3
    1f6c:	80 81       	ld	r24, Z
    1f6e:	8b 7f       	andi	r24, 0xFB	; 251
    1f70:	80 83       	st	Z, r24
		snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "Sat Lon : %c %03d^%02d.%04d'",
    1f72:	e3 e8       	ldi	r30, 0x83	; 131
    1f74:	f3 e0       	ldi	r31, 0x03	; 3
    1f76:	81 89       	ldd	r24, Z+17	; 0x11
    1f78:	8f 93       	push	r24
    1f7a:	80 89       	ldd	r24, Z+16	; 0x10
    1f7c:	8f 93       	push	r24
    1f7e:	87 a1       	ldd	r24, Z+39	; 0x27
    1f80:	1f 92       	push	r1
    1f82:	8f 93       	push	r24
    1f84:	86 a1       	ldd	r24, Z+38	; 0x26
    1f86:	1f 92       	push	r1
    1f88:	8f 93       	push	r24
    1f8a:	85 a1       	ldd	r24, Z+37	; 0x25
    1f8c:	1f 92       	push	r1
    1f8e:	8f 93       	push	r24
    1f90:	85 e1       	ldi	r24, 0x15	; 21
    1f92:	92 e0       	ldi	r25, 0x02	; 2
    1f94:	9f 93       	push	r25
    1f96:	8f 93       	push	r24
    1f98:	1f 92       	push	r1
    1f9a:	80 e3       	ldi	r24, 0x30	; 48
    1f9c:	8f 93       	push	r24
    1f9e:	84 e2       	ldi	r24, 0x24	; 36
    1fa0:	93 e0       	ldi	r25, 0x03	; 3
    1fa2:	9f 93       	push	r25
    1fa4:	8f 93       	push	r24
    1fa6:	0e 94 c1 1b 	call	0x3782	; 0x3782 <snprintf>
    1faa:	1f bf       	out	0x3f, r17	; 63
		g_showData.posLon_sgn, g_showData.posLon_deg, g_showData.posLon_min_int, g_showData.posLon_min_frac10000);
		cpu_irq_restore(flags);
		gfx_mono_draw_string(s_lcd_prepare_buf, LCD_SHOW_LINE_LEFT,  LCD_SHOW_LINE_TOP + 10 * LCD_SHOW_LINE_HEIGHT, &sysfont);
    1fac:	22 e0       	ldi	r18, 0x02	; 2
    1fae:	31 e0       	ldi	r19, 0x01	; 1
    1fb0:	44 e6       	ldi	r20, 0x64	; 100
    1fb2:	60 e0       	ldi	r22, 0x00	; 0
    1fb4:	84 e2       	ldi	r24, 0x24	; 36
    1fb6:	93 e0       	ldi	r25, 0x03	; 3
    1fb8:	08 d8       	rcall	.-4080   	; 0xfca <gfx_mono_draw_string>
		idx = 9;
    1fba:	89 e0       	ldi	r24, 0x09	; 9
    1fbc:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
		return 8;
    1fc0:	0f b6       	in	r0, 0x3f	; 63
    1fc2:	f8 94       	cli
    1fc4:	de bf       	out	0x3e, r29	; 62
    1fc6:	0f be       	out	0x3f, r0	; 63
    1fc8:	cd bf       	out	0x3d, r28	; 61
    1fca:	88 e0       	ldi	r24, 0x08	; 8
    1fcc:	3b c0       	rjmp	.+118    	; 0x2044 <lcd_show_new_data+0x5f8>
	}

	/* Slot 9 */
	if (g_showData.newPosHeight && (idx <= 9)) {
    1fce:	93 ff       	sbrs	r25, 3
    1fd0:	2f c0       	rjmp	.+94     	; 0x2030 <lcd_show_new_data+0x5e4>
    1fd2:	90 91 00 01 	lds	r25, 0x0100	; 0x800100 <__data_start>
    1fd6:	9a 30       	cpi	r25, 0x0A	; 10
    1fd8:	78 f5       	brcc	.+94     	; 0x2038 <lcd_show_new_data+0x5ec>
		g_showData.newPosHeight = false;
    1fda:	e4 e8       	ldi	r30, 0x84	; 132
    1fdc:	f3 e0       	ldi	r31, 0x03	; 3
    1fde:	80 81       	ld	r24, Z
    1fe0:	87 7f       	andi	r24, 0xF7	; 247
    1fe2:	80 83       	st	Z, r24
		snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "Sat Hgt : %04d m",
    1fe4:	e3 e8       	ldi	r30, 0x83	; 131
    1fe6:	f3 e0       	ldi	r31, 0x03	; 3
    1fe8:	83 89       	ldd	r24, Z+19	; 0x13
    1fea:	8f 93       	push	r24
    1fec:	82 89       	ldd	r24, Z+18	; 0x12
    1fee:	8f 93       	push	r24
    1ff0:	82 e3       	ldi	r24, 0x32	; 50
    1ff2:	92 e0       	ldi	r25, 0x02	; 2
    1ff4:	9f 93       	push	r25
    1ff6:	8f 93       	push	r24
    1ff8:	1f 92       	push	r1
    1ffa:	80 e3       	ldi	r24, 0x30	; 48
    1ffc:	8f 93       	push	r24
    1ffe:	84 e2       	ldi	r24, 0x24	; 36
    2000:	93 e0       	ldi	r25, 0x03	; 3
    2002:	9f 93       	push	r25
    2004:	8f 93       	push	r24
    2006:	0e 94 c1 1b 	call	0x3782	; 0x3782 <snprintf>
    200a:	1f bf       	out	0x3f, r17	; 63
		g_showData.pos_heigth);
		cpu_irq_restore(flags);
		gfx_mono_draw_string(s_lcd_prepare_buf, LCD_SHOW_LINE_LEFT,  LCD_SHOW_LINE_TOP + 11 * LCD_SHOW_LINE_HEIGHT, &sysfont);
    200c:	22 e0       	ldi	r18, 0x02	; 2
    200e:	31 e0       	ldi	r19, 0x01	; 1
    2010:	4d e6       	ldi	r20, 0x6D	; 109
    2012:	60 e0       	ldi	r22, 0x00	; 0
    2014:	84 e2       	ldi	r24, 0x24	; 36
    2016:	93 e0       	ldi	r25, 0x03	; 3
    2018:	0e 94 e5 07 	call	0xfca	; 0xfca <gfx_mono_draw_string>
		idx = 10;
    201c:	8a e0       	ldi	r24, 0x0A	; 10
    201e:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
		return 9;
    2022:	0f b6       	in	r0, 0x3f	; 63
    2024:	f8 94       	cli
    2026:	de bf       	out	0x3e, r29	; 62
    2028:	0f be       	out	0x3f, r0	; 63
    202a:	cd bf       	out	0x3d, r28	; 61
    202c:	89 e0       	ldi	r24, 0x09	; 9
    202e:	0a c0       	rjmp	.+20     	; 0x2044 <lcd_show_new_data+0x5f8>
	}

	/* Turn back to first position */
	if (idx >= 10) {
    2030:	90 91 00 01 	lds	r25, 0x0100	; 0x800100 <__data_start>
    2034:	9a 30       	cpi	r25, 0x0A	; 10
    2036:	18 f0       	brcs	.+6      	; 0x203e <lcd_show_new_data+0x5f2>
		idx = 1;
    2038:	91 e0       	ldi	r25, 0x01	; 1
    203a:	90 93 00 01 	sts	0x0100, r25	; 0x800100 <__data_start>
    203e:	1f bf       	out	0x3f, r17	; 63
	}

	cpu_irq_restore(flags);
	return 0;
    2040:	01 c0       	rjmp	.+2      	; 0x2044 <lcd_show_new_data+0x5f8>
	/* Always */
	if (g_showData.newClkState) {
		g_showData.newClkState = false;
		cpu_irq_restore(flags);
		lcd_show_new_clk_state(g_showData.clkState_clk_state, g_showData.clkState_phase100);
		return 253;
    2042:	8d ef       	ldi	r24, 0xFD	; 253
		idx = 1;
	}

	cpu_irq_restore(flags);
	return 0;
}
    2044:	0f 90       	pop	r0
    2046:	df 91       	pop	r29
    2048:	cf 91       	pop	r28
    204a:	1f 91       	pop	r17
    204c:	0f 91       	pop	r16
    204e:	ff 90       	pop	r15
    2050:	ef 90       	pop	r14
    2052:	df 90       	pop	r13
    2054:	08 95       	ret

00002056 <lcd_animation_prepare>:
	snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), " T=%2d.%02d^C ", (int) t, ((int) (t * 100.0f)) % 100);
	gfx_mono_draw_string(s_lcd_prepare_buf, 180, 70, &sysfont);
}

void lcd_animation_prepare(void)
{
    2056:	cf 92       	push	r12
    2058:	df 92       	push	r13
    205a:	ef 92       	push	r14
    205c:	ff 92       	push	r15
    205e:	0f 93       	push	r16
    2060:	1f 93       	push	r17
    2062:	cf 93       	push	r28
    2064:	df 93       	push	r29
	int idx;

	// set initial values
	s_animation_train_origin = -ANIMATION_TRAIN_BLANK_LEN;
    2066:	83 ec       	ldi	r24, 0xC3	; 195
    2068:	9f ef       	ldi	r25, 0xFF	; 255
    206a:	90 93 23 03 	sts	0x0323, r25	; 0x800323 <s_animation_train_origin+0x1>
    206e:	80 93 22 03 	sts	0x0322, r24	; 0x800322 <s_animation_train_origin>
	s_animation_dx = 1;
    2072:	81 e0       	ldi	r24, 0x01	; 1
    2074:	80 93 21 03 	sts	0x0321, r24	; 0x800321 <s_animation_dx>

	/* prepare train */	
	for (idx = 0; idx < ANIMATION_TRAIN_BLANK_LEN; ++idx) {
    2078:	20 e0       	ldi	r18, 0x00	; 0
    207a:	30 e0       	ldi	r19, 0x00	; 0
			s_animation_train_left[  idx] = 0b11111000;

		} else if (idx == ANIMATION_TRAIN_BLANK_LEN - 1) {
			s_animation_train_left[  idx] = 0;

		} else if (!((idx - 16) % 11)) {
    207c:	0f 2e       	mov	r0, r31
    207e:	fb e0       	ldi	r31, 0x0B	; 11
    2080:	ef 2e       	mov	r14, r31
    2082:	f1 2c       	mov	r15, r1
    2084:	f0 2d       	mov	r31, r0
			s_animation_train_left[  idx] = 0b01000000;
    2086:	68 94       	set
    2088:	dd 24       	eor	r13, r13
    208a:	d6 f8       	bld	r13, 6
			s_animation_train_left[++idx] = 0b01000000;
			s_animation_train_left[++idx] = 0b01000000;
			s_animation_train_left[++idx] = 0b11111000;
    208c:	f8 ef       	ldi	r31, 0xF8	; 248
			s_animation_train_left[++idx] = 0b11111000;
			s_animation_train_left[++idx] = 0b11001000;
    208e:	0f 2e       	mov	r0, r31
    2090:	f8 ec       	ldi	r31, 0xC8	; 200
    2092:	cf 2e       	mov	r12, r31
    2094:	f0 2d       	mov	r31, r0
			s_animation_train_left[  idx] = 0b11111000;
			s_animation_train_left[++idx] = 0b11011000;
		} else if (idx <  5) {
			s_animation_train_left[  idx] = 0b11011111;
		} else if (idx < 11) {
			s_animation_train_left[  idx] = 0b11011000;
    2096:	18 ed       	ldi	r17, 0xD8	; 216

		} else if (idx < 3) {
			s_animation_train_left[  idx] = 0b11111000;
			s_animation_train_left[++idx] = 0b11011000;
		} else if (idx <  5) {
			s_animation_train_left[  idx] = 0b11011111;
    2098:	0f ed       	ldi	r16, 0xDF	; 223
	s_animation_dx = 1;

	/* prepare train */	
	for (idx = 0; idx < ANIMATION_TRAIN_BLANK_LEN; ++idx) {
		if (!idx) {
			s_animation_train_left[idx] = 0;
    209a:	cc ed       	ldi	r28, 0xDC	; 220
    209c:	d2 e0       	ldi	r29, 0x02	; 2
	// set initial values
	s_animation_train_origin = -ANIMATION_TRAIN_BLANK_LEN;
	s_animation_dx = 1;

	/* prepare train */	
	for (idx = 0; idx < ANIMATION_TRAIN_BLANK_LEN; ++idx) {
    209e:	e1 e0       	ldi	r30, 0x01	; 1
    20a0:	40 e0       	ldi	r20, 0x00	; 0
		if (!idx) {
    20a2:	21 15       	cp	r18, r1
    20a4:	31 05       	cpc	r19, r1
    20a6:	21 f4       	brne	.+8      	; 0x20b0 <lcd_animation_prepare+0x5a>
			s_animation_train_left[idx] = 0;
    20a8:	18 82       	st	Y, r1
	// set initial values
	s_animation_train_origin = -ANIMATION_TRAIN_BLANK_LEN;
	s_animation_dx = 1;

	/* prepare train */	
	for (idx = 0; idx < ANIMATION_TRAIN_BLANK_LEN; ++idx) {
    20aa:	2e 2f       	mov	r18, r30
    20ac:	34 2f       	mov	r19, r20
    20ae:	f9 cf       	rjmp	.-14     	; 0x20a2 <lcd_animation_prepare+0x4c>
		if (!idx) {
			s_animation_train_left[idx] = 0;

		} else if (idx < 3) {
    20b0:	23 30       	cpi	r18, 0x03	; 3
    20b2:	31 05       	cpc	r19, r1
    20b4:	5c f4       	brge	.+22     	; 0x20cc <lcd_animation_prepare+0x76>
			s_animation_train_left[  idx] = 0b11111000;
    20b6:	d9 01       	movw	r26, r18
    20b8:	a4 52       	subi	r26, 0x24	; 36
    20ba:	bd 4f       	sbci	r27, 0xFD	; 253
    20bc:	fc 93       	st	X, r31
			s_animation_train_left[++idx] = 0b11011000;
    20be:	2f 5f       	subi	r18, 0xFF	; 255
    20c0:	3f 4f       	sbci	r19, 0xFF	; 255
    20c2:	d9 01       	movw	r26, r18
    20c4:	a4 52       	subi	r26, 0x24	; 36
    20c6:	bd 4f       	sbci	r27, 0xFD	; 253
    20c8:	1c 93       	st	X, r17
    20ca:	4e c0       	rjmp	.+156    	; 0x2168 <lcd_animation_prepare+0x112>
		} else if (idx <  5) {
    20cc:	25 30       	cpi	r18, 0x05	; 5
    20ce:	31 05       	cpc	r19, r1
    20d0:	2c f4       	brge	.+10     	; 0x20dc <lcd_animation_prepare+0x86>
			s_animation_train_left[  idx] = 0b11011111;
    20d2:	d9 01       	movw	r26, r18
    20d4:	a4 52       	subi	r26, 0x24	; 36
    20d6:	bd 4f       	sbci	r27, 0xFD	; 253
    20d8:	0c 93       	st	X, r16
    20da:	46 c0       	rjmp	.+140    	; 0x2168 <lcd_animation_prepare+0x112>
		} else if (idx < 11) {
    20dc:	2b 30       	cpi	r18, 0x0B	; 11
    20de:	31 05       	cpc	r19, r1
    20e0:	2c f4       	brge	.+10     	; 0x20ec <lcd_animation_prepare+0x96>
			s_animation_train_left[  idx] = 0b11011000;
    20e2:	d9 01       	movw	r26, r18
    20e4:	a4 52       	subi	r26, 0x24	; 36
    20e6:	bd 4f       	sbci	r27, 0xFD	; 253
    20e8:	1c 93       	st	X, r17
    20ea:	3e c0       	rjmp	.+124    	; 0x2168 <lcd_animation_prepare+0x112>
		} else if (idx < 16) {
    20ec:	20 31       	cpi	r18, 0x10	; 16
    20ee:	31 05       	cpc	r19, r1
    20f0:	2c f4       	brge	.+10     	; 0x20fc <lcd_animation_prepare+0xa6>
			s_animation_train_left[  idx] = 0b11111000;
    20f2:	d9 01       	movw	r26, r18
    20f4:	a4 52       	subi	r26, 0x24	; 36
    20f6:	bd 4f       	sbci	r27, 0xFD	; 253
    20f8:	fc 93       	st	X, r31
    20fa:	36 c0       	rjmp	.+108    	; 0x2168 <lcd_animation_prepare+0x112>

		} else if (idx == ANIMATION_TRAIN_BLANK_LEN - 1) {
    20fc:	2c 33       	cpi	r18, 0x3C	; 60
    20fe:	31 05       	cpc	r19, r1
    2100:	19 f4       	brne	.+6      	; 0x2108 <lcd_animation_prepare+0xb2>
			s_animation_train_left[  idx] = 0;
    2102:	10 92 18 03 	sts	0x0318, r1	; 0x800318 <s_animation_train_left+0x3c>
    2106:	36 c0       	rjmp	.+108    	; 0x2174 <lcd_animation_prepare+0x11e>

		} else if (!((idx - 16) % 11)) {
    2108:	c9 01       	movw	r24, r18
    210a:	40 97       	sbiw	r24, 0x10	; 16
    210c:	b7 01       	movw	r22, r14
    210e:	0e 94 85 1b 	call	0x370a	; 0x370a <__divmodhi4>
    2112:	89 2b       	or	r24, r25
    2114:	29 f5       	brne	.+74     	; 0x2160 <lcd_animation_prepare+0x10a>
			s_animation_train_left[  idx] = 0b01000000;
    2116:	d9 01       	movw	r26, r18
    2118:	a4 52       	subi	r26, 0x24	; 36
    211a:	bd 4f       	sbci	r27, 0xFD	; 253
    211c:	dc 92       	st	X, r13
			s_animation_train_left[++idx] = 0b01000000;
    211e:	11 96       	adiw	r26, 0x01	; 1
    2120:	dc 92       	st	X, r13
    2122:	11 97       	sbiw	r26, 0x01	; 1
			s_animation_train_left[++idx] = 0b01000000;
    2124:	12 96       	adiw	r26, 0x02	; 2
    2126:	dc 92       	st	X, r13
    2128:	12 97       	sbiw	r26, 0x02	; 2
			s_animation_train_left[++idx] = 0b11111000;
    212a:	13 96       	adiw	r26, 0x03	; 3
    212c:	fc 93       	st	X, r31
    212e:	13 97       	sbiw	r26, 0x03	; 3
			s_animation_train_left[++idx] = 0b11111000;
    2130:	14 96       	adiw	r26, 0x04	; 4
    2132:	fc 93       	st	X, r31
    2134:	14 97       	sbiw	r26, 0x04	; 4
			s_animation_train_left[++idx] = 0b11001000;
    2136:	15 96       	adiw	r26, 0x05	; 5
    2138:	cc 92       	st	X, r12
    213a:	15 97       	sbiw	r26, 0x05	; 5
			s_animation_train_left[++idx] = 0b11111000;
    213c:	16 96       	adiw	r26, 0x06	; 6
    213e:	fc 93       	st	X, r31
    2140:	16 97       	sbiw	r26, 0x06	; 6
			s_animation_train_left[++idx] = 0b11111000;
    2142:	17 96       	adiw	r26, 0x07	; 7
    2144:	fc 93       	st	X, r31
    2146:	17 97       	sbiw	r26, 0x07	; 7
			s_animation_train_left[++idx] = 0b11001000;
    2148:	18 96       	adiw	r26, 0x08	; 8
    214a:	cc 92       	st	X, r12
    214c:	18 97       	sbiw	r26, 0x08	; 8
			s_animation_train_left[++idx] = 0b11111000;
    214e:	19 96       	adiw	r26, 0x09	; 9
    2150:	fc 93       	st	X, r31
			s_animation_train_left[++idx] = 0b11111000;
    2152:	26 5f       	subi	r18, 0xF6	; 246
    2154:	3f 4f       	sbci	r19, 0xFF	; 255
    2156:	d9 01       	movw	r26, r18
    2158:	a4 52       	subi	r26, 0x24	; 36
    215a:	bd 4f       	sbci	r27, 0xFD	; 253
    215c:	fc 93       	st	X, r31
    215e:	04 c0       	rjmp	.+8      	; 0x2168 <lcd_animation_prepare+0x112>
		} else {
			s_animation_train_left[idx] = 0;
    2160:	d9 01       	movw	r26, r18
    2162:	a4 52       	subi	r26, 0x24	; 36
    2164:	bd 4f       	sbci	r27, 0xFD	; 253
    2166:	1c 92       	st	X, r1
	// set initial values
	s_animation_train_origin = -ANIMATION_TRAIN_BLANK_LEN;
	s_animation_dx = 1;

	/* prepare train */	
	for (idx = 0; idx < ANIMATION_TRAIN_BLANK_LEN; ++idx) {
    2168:	2f 5f       	subi	r18, 0xFF	; 255
    216a:	3f 4f       	sbci	r19, 0xFF	; 255
    216c:	2d 33       	cpi	r18, 0x3D	; 61
    216e:	31 05       	cpc	r19, r1
    2170:	0c f4       	brge	.+2      	; 0x2174 <lcd_animation_prepare+0x11e>
    2172:	97 cf       	rjmp	.-210    	; 0x20a2 <lcd_animation_prepare+0x4c>
    2174:	ac ed       	ldi	r26, 0xDC	; 220
    2176:	b2 e0       	ldi	r27, 0x02	; 2
    2178:	ec ed       	ldi	r30, 0xDC	; 220
    217a:	f2 e0       	ldi	r31, 0x02	; 2
    217c:	2f e9       	ldi	r18, 0x9F	; 159
    217e:	32 e0       	ldi	r19, 0x02	; 2
			s_animation_train_left[idx] = 0;
		}
	}

	for (idx = 0; idx < ANIMATION_TRAIN_BLANK_LEN; ++idx) {
		s_animation_train_right[ANIMATION_TRAIN_BLANK_LEN - idx - 1] = s_animation_train_left[idx];		// x-mirror
    2180:	8d 91       	ld	r24, X+
    2182:	82 93       	st	-Z, r24
		} else {
			s_animation_train_left[idx] = 0;
		}
	}

	for (idx = 0; idx < ANIMATION_TRAIN_BLANK_LEN; ++idx) {
    2184:	e2 17       	cp	r30, r18
    2186:	f3 07       	cpc	r31, r19
    2188:	d9 f7       	brne	.-10     	; 0x2180 <lcd_animation_prepare+0x12a>
		s_animation_train_right[ANIMATION_TRAIN_BLANK_LEN - idx - 1] = s_animation_train_left[idx];		// x-mirror
	}

	/* prepare free line for train */
	gfx_mono_generic_draw_filled_rect(0, (GFX_MONO_LCD_PAGES - 1) * GFX_MONO_LCD_PIXELS_PER_BYTE, GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_PIXELS_PER_BYTE, GFX_PIXEL_CLR);
    218a:	00 e0       	ldi	r16, 0x00	; 0
    218c:	28 e0       	ldi	r18, 0x08	; 8
    218e:	40 ef       	ldi	r20, 0xF0	; 240
    2190:	68 e7       	ldi	r22, 0x78	; 120
    2192:	80 e0       	ldi	r24, 0x00	; 0
    2194:	0e 94 87 05 	call	0xb0e	; 0xb0e <gfx_mono_generic_draw_filled_rect>
}
    2198:	df 91       	pop	r29
    219a:	cf 91       	pop	r28
    219c:	1f 91       	pop	r17
    219e:	0f 91       	pop	r16
    21a0:	ff 90       	pop	r15
    21a2:	ef 90       	pop	r14
    21a4:	df 90       	pop	r13
    21a6:	cf 90       	pop	r12
    21a8:	08 95       	ret

000021aa <lcd_animation_loop>:

void lcd_animation_loop(void)
{
    21aa:	cf 92       	push	r12
    21ac:	df 92       	push	r13
    21ae:	ef 92       	push	r14
    21b0:	ff 92       	push	r15
    21b2:	0f 93       	push	r16
    21b4:	cf 93       	push	r28
    21b6:	df 93       	push	r29
    21b8:	1f 92       	push	r1
    21ba:	cd b7       	in	r28, 0x3d	; 61
    21bc:	de b7       	in	r29, 0x3e	; 62
	if (s_animation_dx) {
    21be:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <s_animation_dx>
    21c2:	88 23       	and	r24, r24
    21c4:	09 f4       	brne	.+2      	; 0x21c8 <lcd_animation_loop+0x1e>
    21c6:	40 c1       	rjmp	.+640    	; 0x2448 <lcd_animation_loop+0x29e>
		float now = get_abs_time();
    21c8:	ec d5       	rcall	.+3032   	; 0x2da2 <get_abs_time>
    21ca:	6b 01       	movw	r12, r22
    21cc:	7c 01       	movw	r14, r24

		if ((now - s_animation_time_last_train) >= 0.04f) {  // 25x per sec
    21ce:	20 91 19 03 	lds	r18, 0x0319	; 0x800319 <s_animation_time_last_train>
    21d2:	30 91 1a 03 	lds	r19, 0x031A	; 0x80031a <s_animation_time_last_train+0x1>
    21d6:	40 91 1b 03 	lds	r20, 0x031B	; 0x80031b <s_animation_time_last_train+0x2>
    21da:	50 91 1c 03 	lds	r21, 0x031C	; 0x80031c <s_animation_time_last_train+0x3>
    21de:	0e 94 6a 19 	call	0x32d4	; 0x32d4 <__subsf3>
    21e2:	2a e0       	ldi	r18, 0x0A	; 10
    21e4:	37 ed       	ldi	r19, 0xD7	; 215
    21e6:	43 e2       	ldi	r20, 0x23	; 35
    21e8:	5d e3       	ldi	r21, 0x3D	; 61
    21ea:	0e 94 1e 1b 	call	0x363c	; 0x363c <__gesf2>
    21ee:	88 23       	and	r24, r24
    21f0:	0c f4       	brge	.+2      	; 0x21f4 <lcd_animation_loop+0x4a>
    21f2:	5c c0       	rjmp	.+184    	; 0x22ac <lcd_animation_loop+0x102>
			s_animation_time_last_train = now;
    21f4:	c0 92 19 03 	sts	0x0319, r12	; 0x800319 <s_animation_time_last_train>
    21f8:	d0 92 1a 03 	sts	0x031A, r13	; 0x80031a <s_animation_time_last_train+0x1>
    21fc:	e0 92 1b 03 	sts	0x031B, r14	; 0x80031b <s_animation_time_last_train+0x2>
    2200:	f0 92 1c 03 	sts	0x031C, r15	; 0x80031c <s_animation_time_last_train+0x3>
			s_animation_train_origin += s_animation_dx;
    2204:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <s_animation_dx>
    2208:	e0 91 22 03 	lds	r30, 0x0322	; 0x800322 <s_animation_train_origin>
    220c:	f0 91 23 03 	lds	r31, 0x0323	; 0x800323 <s_animation_train_origin+0x1>
    2210:	e8 0f       	add	r30, r24
    2212:	f1 1d       	adc	r31, r1
    2214:	87 fd       	sbrc	r24, 7
    2216:	fa 95       	dec	r31
    2218:	f0 93 23 03 	sts	0x0323, r31	; 0x800323 <s_animation_train_origin+0x1>
    221c:	e0 93 22 03 	sts	0x0322, r30	; 0x800322 <s_animation_train_origin>

			if (s_animation_train_origin <= (-10 - ANIMATION_TRAIN_BLANK_LEN)) {
    2220:	ea 3b       	cpi	r30, 0xBA	; 186
    2222:	2f ef       	ldi	r18, 0xFF	; 255
    2224:	f2 07       	cpc	r31, r18
    2226:	24 f4       	brge	.+8      	; 0x2230 <lcd_animation_loop+0x86>
				s_animation_dx = 1;
    2228:	81 e0       	ldi	r24, 0x01	; 1
    222a:	80 93 21 03 	sts	0x0321, r24	; 0x800321 <s_animation_dx>
    222e:	25 c0       	rjmp	.+74     	; 0x227a <lcd_animation_loop+0xd0>
			} else if (s_animation_train_origin >= (GFX_MONO_LCD_WIDTH + 10)) {
    2230:	ea 3f       	cpi	r30, 0xFA	; 250
    2232:	f1 05       	cpc	r31, r1
    2234:	24 f0       	brlt	.+8      	; 0x223e <lcd_animation_loop+0x94>
				s_animation_dx = -1;
    2236:	8f ef       	ldi	r24, 0xFF	; 255
    2238:	80 93 21 03 	sts	0x0321, r24	; 0x800321 <s_animation_dx>
    223c:	04 c0       	rjmp	.+8      	; 0x2246 <lcd_animation_loop+0x9c>
			}

			if (s_animation_dx < 0) {
    223e:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <s_animation_dx>
    2242:	88 23       	and	r24, r24
    2244:	d4 f4       	brge	.+52     	; 0x227a <lcd_animation_loop+0xd0>
				// Draw train left
				if (s_animation_train_origin >= 0 && s_animation_train_origin < GFX_MONO_LCD_WIDTH) {
    2246:	e0 3f       	cpi	r30, 0xF0	; 240
    2248:	f1 05       	cpc	r31, r1
    224a:	40 f4       	brcc	.+16     	; 0x225c <lcd_animation_loop+0xb2>
					gfx_mono_lcd_uc1608_put_page(s_animation_train_left, GFX_MONO_LCD_PAGES - 1, s_animation_train_origin, ANIMATION_TRAIN_BLANK_LEN);				// full width
    224c:	2d e3       	ldi	r18, 0x3D	; 61
    224e:	4e 2f       	mov	r20, r30
    2250:	6f e0       	ldi	r22, 0x0F	; 15
    2252:	8c ed       	ldi	r24, 0xDC	; 220
    2254:	92 e0       	ldi	r25, 0x02	; 2
    2256:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <gfx_mono_lcd_uc1608_put_page>
    225a:	28 c0       	rjmp	.+80     	; 0x22ac <lcd_animation_loop+0x102>
				} else if (-ANIMATION_TRAIN_BLANK_LEN < s_animation_train_origin && s_animation_train_origin < 0) {
    225c:	cf 01       	movw	r24, r30
    225e:	cc 96       	adiw	r24, 0x3c	; 60
    2260:	cc 97       	sbiw	r24, 0x3c	; 60
    2262:	20 f5       	brcc	.+72     	; 0x22ac <lcd_animation_loop+0x102>
					gfx_mono_lcd_uc1608_put_page(s_animation_train_left - s_animation_train_origin, GFX_MONO_LCD_PAGES - 1, 0, ANIMATION_TRAIN_BLANK_LEN + s_animation_train_origin);	// left: reduced width
    2264:	2d e3       	ldi	r18, 0x3D	; 61
    2266:	2e 0f       	add	r18, r30
    2268:	40 e0       	ldi	r20, 0x00	; 0
    226a:	6f e0       	ldi	r22, 0x0F	; 15
    226c:	8c ed       	ldi	r24, 0xDC	; 220
    226e:	92 e0       	ldi	r25, 0x02	; 2
    2270:	8e 1b       	sub	r24, r30
    2272:	9f 0b       	sbc	r25, r31
    2274:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <gfx_mono_lcd_uc1608_put_page>
    2278:	19 c0       	rjmp	.+50     	; 0x22ac <lcd_animation_loop+0x102>
				}

				} else {
				// Draw train right
				if (s_animation_train_origin >= 0 && s_animation_train_origin < GFX_MONO_LCD_WIDTH) {
    227a:	e0 3f       	cpi	r30, 0xF0	; 240
    227c:	f1 05       	cpc	r31, r1
    227e:	40 f4       	brcc	.+16     	; 0x2290 <lcd_animation_loop+0xe6>
					gfx_mono_lcd_uc1608_put_page(s_animation_train_right, GFX_MONO_LCD_PAGES - 1, s_animation_train_origin, ANIMATION_TRAIN_BLANK_LEN);				// full width
    2280:	2d e3       	ldi	r18, 0x3D	; 61
    2282:	4e 2f       	mov	r20, r30
    2284:	6f e0       	ldi	r22, 0x0F	; 15
    2286:	8f e9       	ldi	r24, 0x9F	; 159
    2288:	92 e0       	ldi	r25, 0x02	; 2
    228a:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <gfx_mono_lcd_uc1608_put_page>
    228e:	0e c0       	rjmp	.+28     	; 0x22ac <lcd_animation_loop+0x102>
				} else if (-ANIMATION_TRAIN_BLANK_LEN < s_animation_train_origin && s_animation_train_origin < 0) {
    2290:	cf 01       	movw	r24, r30
    2292:	cc 96       	adiw	r24, 0x3c	; 60
    2294:	cc 97       	sbiw	r24, 0x3c	; 60
    2296:	50 f4       	brcc	.+20     	; 0x22ac <lcd_animation_loop+0x102>
					gfx_mono_lcd_uc1608_put_page(s_animation_train_right - s_animation_train_origin, GFX_MONO_LCD_PAGES - 1, 0, ANIMATION_TRAIN_BLANK_LEN + s_animation_train_origin);	// left: reduced width
    2298:	2d e3       	ldi	r18, 0x3D	; 61
    229a:	2e 0f       	add	r18, r30
    229c:	40 e0       	ldi	r20, 0x00	; 0
    229e:	6f e0       	ldi	r22, 0x0F	; 15
    22a0:	8f e9       	ldi	r24, 0x9F	; 159
    22a2:	92 e0       	ldi	r25, 0x02	; 2
    22a4:	8e 1b       	sub	r24, r30
    22a6:	9f 0b       	sbc	r25, r31
    22a8:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <gfx_mono_lcd_uc1608_put_page>
				}
			}
		}

		if ((now - s_animation_time_last_temp) >= 0.50f) {  // 2x per sec
    22ac:	20 91 1d 03 	lds	r18, 0x031D	; 0x80031d <s_animation_time_last_temp>
    22b0:	30 91 1e 03 	lds	r19, 0x031E	; 0x80031e <s_animation_time_last_temp+0x1>
    22b4:	40 91 1f 03 	lds	r20, 0x031F	; 0x80031f <s_animation_time_last_temp+0x2>
    22b8:	50 91 20 03 	lds	r21, 0x0320	; 0x800320 <s_animation_time_last_temp+0x3>
    22bc:	c7 01       	movw	r24, r14
    22be:	b6 01       	movw	r22, r12
    22c0:	0e 94 6a 19 	call	0x32d4	; 0x32d4 <__subsf3>
    22c4:	20 e0       	ldi	r18, 0x00	; 0
    22c6:	30 e0       	ldi	r19, 0x00	; 0
    22c8:	40 e0       	ldi	r20, 0x00	; 0
    22ca:	5f e3       	ldi	r21, 0x3F	; 63
    22cc:	0e 94 1e 1b 	call	0x363c	; 0x363c <__gesf2>
    22d0:	88 23       	and	r24, r24
    22d2:	0c f4       	brge	.+2      	; 0x22d6 <lcd_animation_loop+0x12c>
    22d4:	73 c0       	rjmp	.+230    	; 0x23bc <lcd_animation_loop+0x212>
			s_animation_time_last_temp = now;
    22d6:	c0 92 1d 03 	sts	0x031D, r12	; 0x80031d <s_animation_time_last_temp>
    22da:	d0 92 1e 03 	sts	0x031E, r13	; 0x80031e <s_animation_time_last_temp+0x1>
    22de:	e0 92 1f 03 	sts	0x031F, r14	; 0x80031f <s_animation_time_last_temp+0x2>
    22e2:	f0 92 20 03 	sts	0x0320, r15	; 0x800320 <s_animation_time_last_temp+0x3>
static void s_lcd_test_temp(void)
{
	static float t_last = 0.0f;
	float	t;

	s_task();
    22e6:	af d5       	rcall	.+2910   	; 0x2e46 <s_task>

	if (!g_status.doAnimation) {
    22e8:	80 91 ab 03 	lds	r24, 0x03AB	; 0x8003ab <g_status>
    22ec:	80 ff       	sbrs	r24, 0
    22ee:	66 c0       	rjmp	.+204    	; 0x23bc <lcd_animation_loop+0x212>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    22f0:	8f b7       	in	r24, 0x3f	; 63
    22f2:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    22f4:	f8 94       	cli
	return flags;
    22f6:	89 81       	ldd	r24, Y+1	; 0x01
		return;
	}

	irqflags_t flags = cpu_irq_save();
	t = g_temp;
    22f8:	c0 90 ad 03 	lds	r12, 0x03AD	; 0x8003ad <g_temp>
    22fc:	d0 90 ae 03 	lds	r13, 0x03AE	; 0x8003ae <g_temp+0x1>
    2300:	e0 90 af 03 	lds	r14, 0x03AF	; 0x8003af <g_temp+0x2>
    2304:	f0 90 b0 03 	lds	r15, 0x03B0	; 0x8003b0 <g_temp+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2308:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);

	if (t < 0.f) {
    230a:	20 e0       	ldi	r18, 0x00	; 0
    230c:	30 e0       	ldi	r19, 0x00	; 0
    230e:	a9 01       	movw	r20, r18
    2310:	c7 01       	movw	r24, r14
    2312:	b6 01       	movw	r22, r12
    2314:	0e 94 cf 19 	call	0x339e	; 0x339e <__cmpsf2>
    2318:	88 23       	and	r24, r24
    231a:	1c f4       	brge	.+6      	; 0x2322 <lcd_animation_loop+0x178>
		t = 0.f;
    231c:	c1 2c       	mov	r12, r1
    231e:	d1 2c       	mov	r13, r1
    2320:	76 01       	movw	r14, r12
	}

	if (fabs(t - t_last) < 0.01f) {
    2322:	20 91 9b 02 	lds	r18, 0x029B	; 0x80029b <t_last.3136>
    2326:	30 91 9c 02 	lds	r19, 0x029C	; 0x80029c <t_last.3136+0x1>
    232a:	40 91 9d 02 	lds	r20, 0x029D	; 0x80029d <t_last.3136+0x2>
    232e:	50 91 9e 02 	lds	r21, 0x029E	; 0x80029e <t_last.3136+0x3>
    2332:	c7 01       	movw	r24, r14
    2334:	b6 01       	movw	r22, r12
    2336:	ce d7       	rcall	.+3996   	; 0x32d4 <__subsf3>
    2338:	9f 77       	andi	r25, 0x7F	; 127
    233a:	2a e0       	ldi	r18, 0x0A	; 10
    233c:	37 ed       	ldi	r19, 0xD7	; 215
    233e:	43 e2       	ldi	r20, 0x23	; 35
    2340:	5c e3       	ldi	r21, 0x3C	; 60
    2342:	0e 94 cf 19 	call	0x339e	; 0x339e <__cmpsf2>
    2346:	88 23       	and	r24, r24
    2348:	cc f1       	brlt	.+114    	; 0x23bc <lcd_animation_loop+0x212>
		return;
	}
	t_last = t;
    234a:	c0 92 9b 02 	sts	0x029B, r12	; 0x80029b <t_last.3136>
    234e:	d0 92 9c 02 	sts	0x029C, r13	; 0x80029c <t_last.3136+0x1>
    2352:	e0 92 9d 02 	sts	0x029D, r14	; 0x80029d <t_last.3136+0x2>
    2356:	f0 92 9e 02 	sts	0x029E, r15	; 0x80029e <t_last.3136+0x3>

	snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), " T=%2d.%02d^C ", (int) t, ((int) (t * 100.0f)) % 100);
    235a:	20 e0       	ldi	r18, 0x00	; 0
    235c:	30 e0       	ldi	r19, 0x00	; 0
    235e:	48 ec       	ldi	r20, 0xC8	; 200
    2360:	52 e4       	ldi	r21, 0x42	; 66
    2362:	c7 01       	movw	r24, r14
    2364:	b6 01       	movw	r22, r12
    2366:	0e 94 22 1b 	call	0x3644	; 0x3644 <__mulsf3>
    236a:	0e 94 3b 1a 	call	0x3476	; 0x3476 <__fixsfsi>
    236e:	cb 01       	movw	r24, r22
    2370:	64 e6       	ldi	r22, 0x64	; 100
    2372:	70 e0       	ldi	r23, 0x00	; 0
    2374:	0e 94 85 1b 	call	0x370a	; 0x370a <__divmodhi4>
    2378:	9f 93       	push	r25
    237a:	8f 93       	push	r24
    237c:	c7 01       	movw	r24, r14
    237e:	b6 01       	movw	r22, r12
    2380:	0e 94 3b 1a 	call	0x3476	; 0x3476 <__fixsfsi>
    2384:	7f 93       	push	r23
    2386:	6f 93       	push	r22
    2388:	83 e4       	ldi	r24, 0x43	; 67
    238a:	92 e0       	ldi	r25, 0x02	; 2
    238c:	9f 93       	push	r25
    238e:	8f 93       	push	r24
    2390:	1f 92       	push	r1
    2392:	80 e3       	ldi	r24, 0x30	; 48
    2394:	8f 93       	push	r24
    2396:	84 e2       	ldi	r24, 0x24	; 36
    2398:	93 e0       	ldi	r25, 0x03	; 3
    239a:	9f 93       	push	r25
    239c:	8f 93       	push	r24
    239e:	0e 94 c1 1b 	call	0x3782	; 0x3782 <snprintf>
	gfx_mono_draw_string(s_lcd_prepare_buf, 180, 70, &sysfont);
    23a2:	22 e0       	ldi	r18, 0x02	; 2
    23a4:	31 e0       	ldi	r19, 0x01	; 1
    23a6:	46 e4       	ldi	r20, 0x46	; 70
    23a8:	64 eb       	ldi	r22, 0xB4	; 180
    23aa:	84 e2       	ldi	r24, 0x24	; 36
    23ac:	93 e0       	ldi	r25, 0x03	; 3
    23ae:	0e 94 e5 07 	call	0xfca	; 0xfca <gfx_mono_draw_string>
    23b2:	0f b6       	in	r0, 0x3f	; 63
    23b4:	f8 94       	cli
    23b6:	de bf       	out	0x3e, r29	; 62
    23b8:	0f be       	out	0x3f, r0	; 63
    23ba:	cd bf       	out	0x3d, r28	; 61
	const int w = GFX_MONO_LCD_WIDTH;

	static int loop = 0;
	static uint8_t sw = 0;

	if (loop++ < h) {
    23bc:	20 91 99 02 	lds	r18, 0x0299	; 0x800299 <loop.3127>
    23c0:	30 91 9a 02 	lds	r19, 0x029A	; 0x80029a <loop.3127+0x1>
    23c4:	c9 01       	movw	r24, r18
    23c6:	01 96       	adiw	r24, 0x01	; 1
    23c8:	90 93 9a 02 	sts	0x029A, r25	; 0x80029a <loop.3127+0x1>
    23cc:	80 93 99 02 	sts	0x0299, r24	; 0x800299 <loop.3127>
    23d0:	22 31       	cpi	r18, 0x12	; 18
    23d2:	31 05       	cpc	r19, r1
    23d4:	a4 f4       	brge	.+40     	; 0x23fe <lcd_animation_loop+0x254>
		uint8_t y11 = oy + loop;
		uint8_t y12 = oy + h - loop - 1;
		gfx_mono_generic_draw_line (0, y11, w - 1, y12, sw % 3);
    23d6:	00 91 98 02 	lds	r16, 0x0298	; 0x800298 <__data_end>
    23da:	9b ea       	ldi	r25, 0xAB	; 171
    23dc:	09 9f       	mul	r16, r25
    23de:	91 2d       	mov	r25, r1
    23e0:	11 24       	eor	r1, r1
    23e2:	96 95       	lsr	r25
    23e4:	29 2f       	mov	r18, r25
    23e6:	22 0f       	add	r18, r18
    23e8:	92 0f       	add	r25, r18
    23ea:	09 1b       	sub	r16, r25
	static int loop = 0;
	static uint8_t sw = 0;

	if (loop++ < h) {
		uint8_t y11 = oy + loop;
		uint8_t y12 = oy + h - loop - 1;
    23ec:	2b e1       	ldi	r18, 0x1B	; 27
    23ee:	28 1b       	sub	r18, r24

	static int loop = 0;
	static uint8_t sw = 0;

	if (loop++ < h) {
		uint8_t y11 = oy + loop;
    23f0:	6a e0       	ldi	r22, 0x0A	; 10
    23f2:	68 0f       	add	r22, r24
		uint8_t y12 = oy + h - loop - 1;
		gfx_mono_generic_draw_line (0, y11, w - 1, y12, sw % 3);
    23f4:	4f ee       	ldi	r20, 0xEF	; 239
    23f6:	80 e0       	ldi	r24, 0x00	; 0
    23f8:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <gfx_mono_generic_draw_line>
    23fc:	25 c0       	rjmp	.+74     	; 0x2448 <lcd_animation_loop+0x29e>

	} else if (loop < (h + w)) {
    23fe:	82 30       	cpi	r24, 0x02	; 2
    2400:	21 e0       	ldi	r18, 0x01	; 1
    2402:	92 07       	cpc	r25, r18
    2404:	9c f4       	brge	.+38     	; 0x242c <lcd_animation_loop+0x282>
		uint8_t x21 = (loop - h);
		uint8_t x22 = w - (loop - h) - 1;
		gfx_mono_generic_draw_line (x21, oy + h - 1, x22, oy, sw % 3);
    2406:	00 91 98 02 	lds	r16, 0x0298	; 0x800298 <__data_end>
    240a:	9b ea       	ldi	r25, 0xAB	; 171
    240c:	09 9f       	mul	r16, r25
    240e:	91 2d       	mov	r25, r1
    2410:	11 24       	eor	r1, r1
    2412:	96 95       	lsr	r25
    2414:	29 2f       	mov	r18, r25
    2416:	22 0f       	add	r18, r18
    2418:	92 0f       	add	r25, r18
    241a:	09 1b       	sub	r16, r25
		uint8_t y12 = oy + h - loop - 1;
		gfx_mono_generic_draw_line (0, y11, w - 1, y12, sw % 3);

	} else if (loop < (h + w)) {
		uint8_t x21 = (loop - h);
		uint8_t x22 = w - (loop - h) - 1;
    241c:	41 e0       	ldi	r20, 0x01	; 1
    241e:	48 1b       	sub	r20, r24
		gfx_mono_generic_draw_line (x21, oy + h - 1, x22, oy, sw % 3);
    2420:	2a e0       	ldi	r18, 0x0A	; 10
    2422:	6b e1       	ldi	r22, 0x1B	; 27
    2424:	82 51       	subi	r24, 0x12	; 18
    2426:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <gfx_mono_generic_draw_line>
    242a:	0e c0       	rjmp	.+28     	; 0x2448 <lcd_animation_loop+0x29e>

	} else {
		loop = 0;
    242c:	10 92 9a 02 	sts	0x029A, r1	; 0x80029a <loop.3127+0x1>
    2430:	10 92 99 02 	sts	0x0299, r1	; 0x800299 <loop.3127>
		if (++sw >= 3) {
    2434:	80 91 98 02 	lds	r24, 0x0298	; 0x800298 <__data_end>
    2438:	8f 5f       	subi	r24, 0xFF	; 255
    243a:	83 30       	cpi	r24, 0x03	; 3
    243c:	18 f4       	brcc	.+6      	; 0x2444 <lcd_animation_loop+0x29a>
    243e:	80 93 98 02 	sts	0x0298, r24	; 0x800298 <__data_end>
    2442:	02 c0       	rjmp	.+4      	; 0x2448 <lcd_animation_loop+0x29e>
			sw = 0;
    2444:	10 92 98 02 	sts	0x0298, r1	; 0x800298 <__data_end>
			s_lcd_test_temp();
		}

		s_lcd_test_lines();  // Every cycle
	}	
}
    2448:	0f 90       	pop	r0
    244a:	df 91       	pop	r29
    244c:	cf 91       	pop	r28
    244e:	0f 91       	pop	r16
    2450:	ff 90       	pop	r15
    2452:	ef 90       	pop	r14
    2454:	df 90       	pop	r13
    2456:	cf 90       	pop	r12
    2458:	08 95       	ret

0000245a <lcd_test>:

void lcd_test(uint8_t pattern_bm)
{
    245a:	ff 92       	push	r15
    245c:	0f 93       	push	r16
    245e:	1f 93       	push	r17
    2460:	cf 93       	push	r28
    2462:	df 93       	push	r29
    2464:	f8 2e       	mov	r15, r24
	if (pattern_bm & (1 << 0)) {
    2466:	80 ff       	sbrs	r24, 0
    2468:	06 c0       	rjmp	.+12     	; 0x2476 <lcd_test+0x1c>
    246a:	c0 e0       	ldi	r28, 0x00	; 0
		// TEST 1
		for (int i = 0; i < GFX_MONO_LCD_WIDTH; ++i) {
			lcd_bus_write_ram(i);
    246c:	8c 2f       	mov	r24, r28
    246e:	54 da       	rcall	.-2904   	; 0x1918 <lcd_bus_write_ram>
    2470:	cf 5f       	subi	r28, 0xFF	; 255

void lcd_test(uint8_t pattern_bm)
{
	if (pattern_bm & (1 << 0)) {
		// TEST 1
		for (int i = 0; i < GFX_MONO_LCD_WIDTH; ++i) {
    2472:	c0 3f       	cpi	r28, 0xF0	; 240
    2474:	d9 f7       	brne	.-10     	; 0x246c <lcd_test+0x12>
			lcd_bus_write_ram(i);
		}
	}

	if (pattern_bm & (1 << 1)) {
    2476:	f1 fe       	sbrs	r15, 1
    2478:	18 c0       	rjmp	.+48     	; 0x24aa <lcd_test+0x50>
		// TEST 2
		lcd_page_set(2);
    247a:	82 e0       	ldi	r24, 0x02	; 2
    247c:	ac da       	rcall	.-2728   	; 0x19d6 <lcd_page_set>
		lcd_cr();
    247e:	c1 da       	rcall	.-2686   	; 0x1a02 <lcd_cr>
		for (int i = 0, pos = 231; i < GFX_MONO_LCD_WIDTH; ++i, ++pos) {
    2480:	c0 e0       	ldi	r28, 0x00	; 0
    2482:	d0 e0       	ldi	r29, 0x00	; 0
			if (!(i % 7)) {
    2484:	07 e0       	ldi	r16, 0x07	; 7
    2486:	10 e0       	ldi	r17, 0x00	; 0
    2488:	ce 01       	movw	r24, r28
    248a:	b8 01       	movw	r22, r16
    248c:	0e 94 85 1b 	call	0x370a	; 0x370a <__divmodhi4>
    2490:	89 2b       	or	r24, r25
    2492:	11 f4       	brne	.+4      	; 0x2498 <lcd_test+0x3e>
				lcd_bus_write_ram(0);
    2494:	80 e0       	ldi	r24, 0x00	; 0
    2496:	40 da       	rcall	.-2944   	; 0x1918 <lcd_bus_write_ram>
    2498:	fe 01       	movw	r30, r28
    249a:	ed 52       	subi	r30, 0x2D	; 45
    249c:	fa 4f       	sbci	r31, 0xFA	; 250
			}
			lcd_bus_write_ram(PROGMEM_READ_BYTE(&(sysfont_glyphs[pos])));
    249e:	84 91       	lpm	r24, Z
    24a0:	3b da       	rcall	.-2954   	; 0x1918 <lcd_bus_write_ram>

	if (pattern_bm & (1 << 1)) {
		// TEST 2
		lcd_page_set(2);
		lcd_cr();
		for (int i = 0, pos = 231; i < GFX_MONO_LCD_WIDTH; ++i, ++pos) {
    24a2:	21 96       	adiw	r28, 0x01	; 1
    24a4:	c0 3f       	cpi	r28, 0xF0	; 240
    24a6:	d1 05       	cpc	r29, r1
    24a8:	79 f7       	brne	.-34     	; 0x2488 <lcd_test+0x2e>
			}
			lcd_bus_write_ram(PROGMEM_READ_BYTE(&(sysfont_glyphs[pos])));
		}
	}

	if (pattern_bm & (1 << 2)) {
    24aa:	f2 fe       	sbrs	r15, 2
    24ac:	2d c0       	rjmp	.+90     	; 0x2508 <lcd_test+0xae>
		// TEST 3
		gfx_mono_draw_pixel(4 + 0, 40 + 0, GFX_PIXEL_SET);
    24ae:	41 e0       	ldi	r20, 0x01	; 1
    24b0:	68 e2       	ldi	r22, 0x28	; 40
    24b2:	84 e0       	ldi	r24, 0x04	; 4
    24b4:	0e 94 6f 07 	call	0xede	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 1, 40 + 1, GFX_PIXEL_SET);
    24b8:	41 e0       	ldi	r20, 0x01	; 1
    24ba:	69 e2       	ldi	r22, 0x29	; 41
    24bc:	85 e0       	ldi	r24, 0x05	; 5
    24be:	0e 94 6f 07 	call	0xede	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 2, 40 + 2, GFX_PIXEL_SET);
    24c2:	41 e0       	ldi	r20, 0x01	; 1
    24c4:	6a e2       	ldi	r22, 0x2A	; 42
    24c6:	86 e0       	ldi	r24, 0x06	; 6
    24c8:	0e 94 6f 07 	call	0xede	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 3, 40 + 3, GFX_PIXEL_SET);
    24cc:	41 e0       	ldi	r20, 0x01	; 1
    24ce:	6b e2       	ldi	r22, 0x2B	; 43
    24d0:	87 e0       	ldi	r24, 0x07	; 7
    24d2:	0e 94 6f 07 	call	0xede	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 2, 40 + 4, GFX_PIXEL_SET);
    24d6:	41 e0       	ldi	r20, 0x01	; 1
    24d8:	6c e2       	ldi	r22, 0x2C	; 44
    24da:	86 e0       	ldi	r24, 0x06	; 6
    24dc:	0e 94 6f 07 	call	0xede	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 1, 40 + 5, GFX_PIXEL_SET);
    24e0:	41 e0       	ldi	r20, 0x01	; 1
    24e2:	6d e2       	ldi	r22, 0x2D	; 45
    24e4:	85 e0       	ldi	r24, 0x05	; 5
    24e6:	0e 94 6f 07 	call	0xede	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 2, 40 + 6, GFX_PIXEL_SET);
    24ea:	41 e0       	ldi	r20, 0x01	; 1
    24ec:	6e e2       	ldi	r22, 0x2E	; 46
    24ee:	86 e0       	ldi	r24, 0x06	; 6
    24f0:	0e 94 6f 07 	call	0xede	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 3, 40 + 7, GFX_PIXEL_SET);
    24f4:	41 e0       	ldi	r20, 0x01	; 1
    24f6:	6f e2       	ldi	r22, 0x2F	; 47
    24f8:	87 e0       	ldi	r24, 0x07	; 7
    24fa:	0e 94 6f 07 	call	0xede	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 4, 40 + 8, GFX_PIXEL_SET);
    24fe:	41 e0       	ldi	r20, 0x01	; 1
    2500:	60 e3       	ldi	r22, 0x30	; 48
    2502:	88 e0       	ldi	r24, 0x08	; 8
    2504:	0e 94 6f 07 	call	0xede	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
	}

	if (pattern_bm & (1 << 3)) {
    2508:	f3 fe       	sbrs	r15, 3
    250a:	07 c0       	rjmp	.+14     	; 0x251a <lcd_test+0xc0>
		// TEST 4
		gfx_mono_generic_draw_line (0, 16, 239, 31, GFX_PIXEL_SET);
    250c:	01 e0       	ldi	r16, 0x01	; 1
    250e:	2f e1       	ldi	r18, 0x1F	; 31
    2510:	4f ee       	ldi	r20, 0xEF	; 239
    2512:	60 e1       	ldi	r22, 0x10	; 16
    2514:	80 e0       	ldi	r24, 0x00	; 0
    2516:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <gfx_mono_generic_draw_line>
	}

	if (pattern_bm & (1 << 4)) {
    251a:	f4 fe       	sbrs	r15, 4
    251c:	0d c0       	rjmp	.+26     	; 0x2538 <lcd_test+0xde>
		// TEST 5
		gfx_mono_generic_draw_rect(        70, 48, 40, 40, GFX_PIXEL_SET);
    251e:	01 e0       	ldi	r16, 0x01	; 1
    2520:	28 e2       	ldi	r18, 0x28	; 40
    2522:	48 e2       	ldi	r20, 0x28	; 40
    2524:	60 e3       	ldi	r22, 0x30	; 48
    2526:	86 e4       	ldi	r24, 0x46	; 70
    2528:	0e 94 63 05 	call	0xac6	; 0xac6 <gfx_mono_generic_draw_rect>
		gfx_mono_generic_draw_filled_rect(170, 48, 40, 40, GFX_PIXEL_SET);
    252c:	28 e2       	ldi	r18, 0x28	; 40
    252e:	48 e2       	ldi	r20, 0x28	; 40
    2530:	60 e3       	ldi	r22, 0x30	; 48
    2532:	8a ea       	ldi	r24, 0xAA	; 170
    2534:	0e 94 87 05 	call	0xb0e	; 0xb0e <gfx_mono_generic_draw_filled_rect>
	}

	if (pattern_bm & (1 << 5)) {
    2538:	f5 fe       	sbrs	r15, 5
    253a:	0d c0       	rjmp	.+26     	; 0x2556 <lcd_test+0xfc>
		// TEST 6
		gfx_mono_generic_draw_circle(       10, 80, 10, GFX_PIXEL_SET, GFX_WHOLE);
    253c:	0f ef       	ldi	r16, 0xFF	; 255
    253e:	21 e0       	ldi	r18, 0x01	; 1
    2540:	4a e0       	ldi	r20, 0x0A	; 10
    2542:	60 e5       	ldi	r22, 0x50	; 80
    2544:	8a e0       	ldi	r24, 0x0A	; 10
    2546:	0e 94 a1 05 	call	0xb42	; 0xb42 <gfx_mono_generic_draw_circle>
		gfx_mono_generic_draw_filled_circle(40, 80, 10, GFX_PIXEL_SET, GFX_WHOLE);
    254a:	21 e0       	ldi	r18, 0x01	; 1
    254c:	4a e0       	ldi	r20, 0x0A	; 10
    254e:	60 e5       	ldi	r22, 0x50	; 80
    2550:	88 e2       	ldi	r24, 0x28	; 40
    2552:	0e 94 5f 06 	call	0xcbe	; 0xcbe <gfx_mono_generic_draw_filled_circle>
	}

	if (pattern_bm & (1 << 6)) {
    2556:	f6 fe       	sbrs	r15, 6
    2558:	08 c0       	rjmp	.+16     	; 0x256a <lcd_test+0x110>
		// TEST 7
		gfx_mono_draw_string("DF4IAH Smart-LCD", 70, 32, &sysfont);
    255a:	22 e0       	ldi	r18, 0x02	; 2
    255c:	31 e0       	ldi	r19, 0x01	; 1
    255e:	40 e2       	ldi	r20, 0x20	; 32
    2560:	66 e4       	ldi	r22, 0x46	; 70
    2562:	82 e5       	ldi	r24, 0x52	; 82
    2564:	92 e0       	ldi	r25, 0x02	; 2
    2566:	0e 94 e5 07 	call	0xfca	; 0xfca <gfx_mono_draw_string>
	}

	if (pattern_bm & (1 << 7)) {
    256a:	ff 20       	and	r15, r15
    256c:	3c f4       	brge	.+14     	; 0x257c <lcd_test+0x122>
		// TEST 8
		lcd_animation_prepare();
    256e:	73 dd       	rcall	.-1306   	; 0x2056 <lcd_animation_prepare>

		g_status.doAnimation = true;
    2570:	80 91 ab 03 	lds	r24, 0x03AB	; 0x8003ab <g_status>
    2574:	81 60       	ori	r24, 0x01	; 1
    2576:	80 93 ab 03 	sts	0x03AB, r24	; 0x8003ab <g_status>
		lcd_animation_loop();
    257a:	17 de       	rcall	.-978    	; 0x21aa <lcd_animation_loop>
	}
}
    257c:	df 91       	pop	r29
    257e:	cf 91       	pop	r28
    2580:	1f 91       	pop	r17
    2582:	0f 91       	pop	r16
    2584:	ff 90       	pop	r15
    2586:	08 95       	ret

00002588 <lcd_10mhz_ref_osc_show_clk_state>:


void lcd_10mhz_ref_osc_show_clk_state(uint8_t clk_state, int16_t phase100)
{
    2588:	cf 93       	push	r28
    258a:	df 93       	push	r29
    258c:	1f 92       	push	r1
    258e:	cd b7       	in	r28, 0x3d	; 61
    2590:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2592:	9f b7       	in	r25, 0x3f	; 63
    2594:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    2596:	f8 94       	cli
	return flags;
    2598:	29 81       	ldd	r18, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	cpu_irq_disable();
    259a:	f8 94       	cli
	if (g_showData.clkState_clk_state != clk_state ||
    259c:	90 91 97 03 	lds	r25, 0x0397	; 0x800397 <g_showData+0x14>
    25a0:	98 13       	cpse	r25, r24
    25a2:	07 c0       	rjmp	.+14     	; 0x25b2 <lcd_10mhz_ref_osc_show_clk_state+0x2a>
    25a4:	40 91 85 03 	lds	r20, 0x0385	; 0x800385 <g_showData+0x2>
    25a8:	50 91 86 03 	lds	r21, 0x0386	; 0x800386 <g_showData+0x3>
    25ac:	46 17       	cp	r20, r22
    25ae:	57 07       	cpc	r21, r23
    25b0:	41 f0       	breq	.+16     	; 0x25c2 <lcd_10mhz_ref_osc_show_clk_state+0x3a>
			g_showData.clkState_phase100 != phase100) {
		g_showData.newClkState = true;
    25b2:	e3 e8       	ldi	r30, 0x83	; 131
    25b4:	f3 e0       	ldi	r31, 0x03	; 3
    25b6:	90 81       	ld	r25, Z
    25b8:	91 60       	ori	r25, 0x01	; 1
    25ba:	90 83       	st	Z, r25
		g_showData.clkState_clk_state = clk_state;
    25bc:	84 8b       	std	Z+20, r24	; 0x14
		g_showData.clkState_phase100 = phase100;
    25be:	73 83       	std	Z+3, r23	; 0x03
    25c0:	62 83       	std	Z+2, r22	; 0x02
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    25c2:	2f bf       	out	0x3f, r18	; 63
	}
	cpu_irq_restore(flags);
}
    25c4:	0f 90       	pop	r0
    25c6:	df 91       	pop	r29
    25c8:	cf 91       	pop	r28
    25ca:	08 95       	ret

000025cc <lcd_10mhz_ref_osc_show_date>:

void lcd_10mhz_ref_osc_show_date(uint16_t year, int8_t month, uint8_t day)
{
    25cc:	cf 93       	push	r28
    25ce:	df 93       	push	r29
    25d0:	1f 92       	push	r1
    25d2:	cd b7       	in	r28, 0x3d	; 61
    25d4:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    25d6:	2f b7       	in	r18, 0x3f	; 63
    25d8:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    25da:	f8 94       	cli
	return flags;
    25dc:	39 81       	ldd	r19, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	cpu_irq_disable();
    25de:	f8 94       	cli
	if (g_showData.date_year != year ||
    25e0:	e0 91 87 03 	lds	r30, 0x0387	; 0x800387 <g_showData+0x4>
    25e4:	f0 91 88 03 	lds	r31, 0x0388	; 0x800388 <g_showData+0x5>
    25e8:	e8 17       	cp	r30, r24
    25ea:	f9 07       	cpc	r31, r25
    25ec:	71 f4       	brne	.+28     	; 0x260a <lcd_10mhz_ref_osc_show_date+0x3e>
			g_showData.date_month != month ||
    25ee:	e0 91 98 03 	lds	r30, 0x0398	; 0x800398 <g_showData+0x15>
    25f2:	f0 e0       	ldi	r31, 0x00	; 0
    25f4:	a6 2f       	mov	r26, r22
    25f6:	06 2e       	mov	r0, r22
    25f8:	00 0c       	add	r0, r0
    25fa:	bb 0b       	sbc	r27, r27

void lcd_10mhz_ref_osc_show_date(uint16_t year, int8_t month, uint8_t day)
{
	irqflags_t flags = cpu_irq_save();
	cpu_irq_disable();
	if (g_showData.date_year != year ||
    25fc:	ea 17       	cp	r30, r26
    25fe:	fb 07       	cpc	r31, r27
    2600:	21 f4       	brne	.+8      	; 0x260a <lcd_10mhz_ref_osc_show_date+0x3e>
			g_showData.date_month != month ||
    2602:	20 91 99 03 	lds	r18, 0x0399	; 0x800399 <g_showData+0x16>
    2606:	24 17       	cp	r18, r20
    2608:	49 f0       	breq	.+18     	; 0x261c <lcd_10mhz_ref_osc_show_date+0x50>
			g_showData.date_day != day) {
		g_showData.newDate = true;
    260a:	e3 e8       	ldi	r30, 0x83	; 131
    260c:	f3 e0       	ldi	r31, 0x03	; 3
    260e:	20 81       	ld	r18, Z
    2610:	22 60       	ori	r18, 0x02	; 2
    2612:	20 83       	st	Z, r18
		g_showData.date_year = year;
    2614:	95 83       	std	Z+5, r25	; 0x05
    2616:	84 83       	std	Z+4, r24	; 0x04
		g_showData.date_month = month;
    2618:	65 8b       	std	Z+21, r22	; 0x15
		g_showData.date_day = day;
    261a:	46 8b       	std	Z+22, r20	; 0x16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    261c:	3f bf       	out	0x3f, r19	; 63
	}
	cpu_irq_restore(flags);
}
    261e:	0f 90       	pop	r0
    2620:	df 91       	pop	r29
    2622:	cf 91       	pop	r28
    2624:	08 95       	ret

00002626 <lcd_10mhz_ref_osc_show_time>:

void lcd_10mhz_ref_osc_show_time(uint8_t hour, int8_t minute, uint8_t second)
{
    2626:	cf 93       	push	r28
    2628:	df 93       	push	r29
    262a:	1f 92       	push	r1
    262c:	cd b7       	in	r28, 0x3d	; 61
    262e:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2630:	9f b7       	in	r25, 0x3f	; 63
    2632:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    2634:	f8 94       	cli
	return flags;
    2636:	29 81       	ldd	r18, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	cpu_irq_disable();
    2638:	f8 94       	cli
	if (g_showData.time_hour != hour ||
    263a:	90 91 9a 03 	lds	r25, 0x039A	; 0x80039a <g_showData+0x17>
    263e:	98 13       	cpse	r25, r24
    2640:	0e c0       	rjmp	.+28     	; 0x265e <lcd_10mhz_ref_osc_show_time+0x38>
			g_showData.time_minute != minute ||
    2642:	e0 91 9b 03 	lds	r30, 0x039B	; 0x80039b <g_showData+0x18>
    2646:	f0 e0       	ldi	r31, 0x00	; 0
    2648:	a6 2f       	mov	r26, r22
    264a:	06 2e       	mov	r0, r22
    264c:	00 0c       	add	r0, r0
    264e:	bb 0b       	sbc	r27, r27

void lcd_10mhz_ref_osc_show_time(uint8_t hour, int8_t minute, uint8_t second)
{
	irqflags_t flags = cpu_irq_save();
	cpu_irq_disable();
	if (g_showData.time_hour != hour ||
    2650:	ea 17       	cp	r30, r26
    2652:	fb 07       	cpc	r31, r27
    2654:	21 f4       	brne	.+8      	; 0x265e <lcd_10mhz_ref_osc_show_time+0x38>
			g_showData.time_minute != minute ||
    2656:	90 91 9c 03 	lds	r25, 0x039C	; 0x80039c <g_showData+0x19>
    265a:	94 17       	cp	r25, r20
    265c:	41 f0       	breq	.+16     	; 0x266e <lcd_10mhz_ref_osc_show_time+0x48>
			g_showData.time_second != second) {
		g_showData.newTime = true;
    265e:	e3 e8       	ldi	r30, 0x83	; 131
    2660:	f3 e0       	ldi	r31, 0x03	; 3
    2662:	90 81       	ld	r25, Z
    2664:	94 60       	ori	r25, 0x04	; 4
    2666:	90 83       	st	Z, r25
		g_showData.time_hour = hour;
    2668:	87 8b       	std	Z+23, r24	; 0x17
		g_showData.time_minute = minute;
    266a:	60 8f       	std	Z+24, r22	; 0x18
		g_showData.time_second = second;
    266c:	41 8f       	std	Z+25, r20	; 0x19
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    266e:	2f bf       	out	0x3f, r18	; 63
	}
	cpu_irq_restore(flags);
}
    2670:	0f 90       	pop	r0
    2672:	df 91       	pop	r29
    2674:	cf 91       	pop	r28
    2676:	08 95       	ret

00002678 <lcd_10mhz_ref_osc_show_ppm>:

void lcd_10mhz_ref_osc_show_ppm(int16_t ppm_int, uint16_t ppm_frac1000)
{
    2678:	cf 93       	push	r28
    267a:	df 93       	push	r29
    267c:	1f 92       	push	r1
    267e:	cd b7       	in	r28, 0x3d	; 61
    2680:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2682:	2f b7       	in	r18, 0x3f	; 63
    2684:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    2686:	f8 94       	cli
	return flags;
    2688:	39 81       	ldd	r19, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	cpu_irq_disable();
    268a:	f8 94       	cli
	if (g_showData.ppm_int != ppm_int ||
    268c:	40 91 89 03 	lds	r20, 0x0389	; 0x800389 <g_showData+0x6>
    2690:	50 91 8a 03 	lds	r21, 0x038A	; 0x80038a <g_showData+0x7>
    2694:	48 17       	cp	r20, r24
    2696:	59 07       	cpc	r21, r25
    2698:	39 f4       	brne	.+14     	; 0x26a8 <lcd_10mhz_ref_osc_show_ppm+0x30>
    269a:	40 91 8b 03 	lds	r20, 0x038B	; 0x80038b <g_showData+0x8>
    269e:	50 91 8c 03 	lds	r21, 0x038C	; 0x80038c <g_showData+0x9>
    26a2:	46 17       	cp	r20, r22
    26a4:	57 07       	cpc	r21, r23
    26a6:	49 f0       	breq	.+18     	; 0x26ba <lcd_10mhz_ref_osc_show_ppm+0x42>
			g_showData.ppm_frac1000 != ppm_frac1000) {
		g_showData.newPpm = true;
    26a8:	e3 e8       	ldi	r30, 0x83	; 131
    26aa:	f3 e0       	ldi	r31, 0x03	; 3
    26ac:	20 81       	ld	r18, Z
    26ae:	28 60       	ori	r18, 0x08	; 8
    26b0:	20 83       	st	Z, r18
		g_showData.ppm_int = ppm_int;
    26b2:	97 83       	std	Z+7, r25	; 0x07
    26b4:	86 83       	std	Z+6, r24	; 0x06
		g_showData.ppm_frac1000 = ppm_frac1000;
    26b6:	71 87       	std	Z+9, r23	; 0x09
    26b8:	60 87       	std	Z+8, r22	; 0x08
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    26ba:	3f bf       	out	0x3f, r19	; 63
	}
	cpu_irq_restore(flags);
}
    26bc:	0f 90       	pop	r0
    26be:	df 91       	pop	r29
    26c0:	cf 91       	pop	r28
    26c2:	08 95       	ret

000026c4 <lcd_10mhz_ref_osc_show_pwm>:

void lcd_10mhz_ref_osc_show_pwm(uint8_t pwm_int, uint8_t pwm_frac1000)
{
    26c4:	cf 93       	push	r28
    26c6:	df 93       	push	r29
    26c8:	1f 92       	push	r1
    26ca:	cd b7       	in	r28, 0x3d	; 61
    26cc:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    26ce:	9f b7       	in	r25, 0x3f	; 63
    26d0:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    26d2:	f8 94       	cli
	return flags;
    26d4:	29 81       	ldd	r18, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	cpu_irq_disable();
    26d6:	f8 94       	cli
	if (g_showData.pwm_int != pwm_int ||
    26d8:	90 91 9d 03 	lds	r25, 0x039D	; 0x80039d <g_showData+0x1a>
    26dc:	98 13       	cpse	r25, r24
    26de:	04 c0       	rjmp	.+8      	; 0x26e8 <lcd_10mhz_ref_osc_show_pwm+0x24>
    26e0:	90 91 9e 03 	lds	r25, 0x039E	; 0x80039e <g_showData+0x1b>
    26e4:	96 17       	cp	r25, r22
    26e6:	39 f0       	breq	.+14     	; 0x26f6 <lcd_10mhz_ref_osc_show_pwm+0x32>
			g_showData.pwm_frac1000 != pwm_frac1000) {
		g_showData.newPwm = true;
    26e8:	e3 e8       	ldi	r30, 0x83	; 131
    26ea:	f3 e0       	ldi	r31, 0x03	; 3
    26ec:	90 81       	ld	r25, Z
    26ee:	90 61       	ori	r25, 0x10	; 16
    26f0:	90 83       	st	Z, r25
		g_showData.pwm_int = pwm_int;
    26f2:	82 8f       	std	Z+26, r24	; 0x1a
		g_showData.pwm_frac1000 = pwm_frac1000;
    26f4:	63 8f       	std	Z+27, r22	; 0x1b
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    26f6:	2f bf       	out	0x3f, r18	; 63
	}
	cpu_irq_restore(flags);
}
    26f8:	0f 90       	pop	r0
    26fa:	df 91       	pop	r29
    26fc:	cf 91       	pop	r28
    26fe:	08 95       	ret

00002700 <lcd_10mhz_ref_osc_show_pv>:

void lcd_10mhz_ref_osc_show_pv(uint8_t pv_int, uint16_t pv_frac1000)
{
    2700:	cf 93       	push	r28
    2702:	df 93       	push	r29
    2704:	1f 92       	push	r1
    2706:	cd b7       	in	r28, 0x3d	; 61
    2708:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    270a:	9f b7       	in	r25, 0x3f	; 63
    270c:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    270e:	f8 94       	cli
	return flags;
    2710:	29 81       	ldd	r18, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	cpu_irq_disable();
    2712:	f8 94       	cli
	if (g_showData.pv_int != pv_int ||
    2714:	90 91 9f 03 	lds	r25, 0x039F	; 0x80039f <g_showData+0x1c>
    2718:	98 13       	cpse	r25, r24
    271a:	07 c0       	rjmp	.+14     	; 0x272a <lcd_10mhz_ref_osc_show_pv+0x2a>
    271c:	40 91 8d 03 	lds	r20, 0x038D	; 0x80038d <g_showData+0xa>
    2720:	50 91 8e 03 	lds	r21, 0x038E	; 0x80038e <g_showData+0xb>
    2724:	46 17       	cp	r20, r22
    2726:	57 07       	cpc	r21, r23
    2728:	41 f0       	breq	.+16     	; 0x273a <lcd_10mhz_ref_osc_show_pv+0x3a>
			g_showData.pv_frac1000 != pv_frac1000) {
		g_showData.newPv = true;
    272a:	e3 e8       	ldi	r30, 0x83	; 131
    272c:	f3 e0       	ldi	r31, 0x03	; 3
    272e:	90 81       	ld	r25, Z
    2730:	90 62       	ori	r25, 0x20	; 32
    2732:	90 83       	st	Z, r25
		g_showData.pv_int = pv_int;
    2734:	84 8f       	std	Z+28, r24	; 0x1c
		g_showData.pv_frac1000 = pv_frac1000;
    2736:	73 87       	std	Z+11, r23	; 0x0b
    2738:	62 87       	std	Z+10, r22	; 0x0a
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    273a:	2f bf       	out	0x3f, r18	; 63
	}
	cpu_irq_restore(flags);
}
    273c:	0f 90       	pop	r0
    273e:	df 91       	pop	r29
    2740:	cf 91       	pop	r28
    2742:	08 95       	ret

00002744 <lcd_10mhz_ref_osc_show_sat_use>:

void lcd_10mhz_ref_osc_show_sat_use(uint8_t sat_west, uint8_t sat_east, uint8_t sat_used)
{
    2744:	cf 93       	push	r28
    2746:	df 93       	push	r29
    2748:	1f 92       	push	r1
    274a:	cd b7       	in	r28, 0x3d	; 61
    274c:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    274e:	9f b7       	in	r25, 0x3f	; 63
    2750:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    2752:	f8 94       	cli
	return flags;
    2754:	29 81       	ldd	r18, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	cpu_irq_disable();
    2756:	f8 94       	cli
	if (g_showData.satUse_west != sat_west ||
    2758:	90 91 a0 03 	lds	r25, 0x03A0	; 0x8003a0 <g_showData+0x1d>
    275c:	98 13       	cpse	r25, r24
    275e:	08 c0       	rjmp	.+16     	; 0x2770 <lcd_10mhz_ref_osc_show_sat_use+0x2c>
    2760:	90 91 a1 03 	lds	r25, 0x03A1	; 0x8003a1 <g_showData+0x1e>
    2764:	96 13       	cpse	r25, r22
    2766:	04 c0       	rjmp	.+8      	; 0x2770 <lcd_10mhz_ref_osc_show_sat_use+0x2c>
			g_showData.satUse_east != sat_east ||
    2768:	90 91 a2 03 	lds	r25, 0x03A2	; 0x8003a2 <g_showData+0x1f>
    276c:	94 17       	cp	r25, r20
    276e:	41 f0       	breq	.+16     	; 0x2780 <lcd_10mhz_ref_osc_show_sat_use+0x3c>
			g_showData.satUse_used != sat_used) {
		g_showData.newSatUse = true;
    2770:	e3 e8       	ldi	r30, 0x83	; 131
    2772:	f3 e0       	ldi	r31, 0x03	; 3
    2774:	90 81       	ld	r25, Z
    2776:	90 64       	ori	r25, 0x40	; 64
    2778:	90 83       	st	Z, r25
		g_showData.satUse_west = sat_west;
    277a:	85 8f       	std	Z+29, r24	; 0x1d
		g_showData.satUse_east = sat_east;
    277c:	66 8f       	std	Z+30, r22	; 0x1e
		g_showData.satUse_used = sat_used;
    277e:	47 8f       	std	Z+31, r20	; 0x1f
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2780:	2f bf       	out	0x3f, r18	; 63
	}
	cpu_irq_restore(flags);
}
    2782:	0f 90       	pop	r0
    2784:	df 91       	pop	r29
    2786:	cf 91       	pop	r28
    2788:	08 95       	ret

0000278a <lcd_10mhz_ref_osc_show_sat_dop>:

void lcd_10mhz_ref_osc_show_sat_dop(uint16_t sat_dop100)
{
    278a:	cf 93       	push	r28
    278c:	df 93       	push	r29
    278e:	1f 92       	push	r1
    2790:	cd b7       	in	r28, 0x3d	; 61
    2792:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2794:	2f b7       	in	r18, 0x3f	; 63
    2796:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    2798:	f8 94       	cli
	return flags;
    279a:	39 81       	ldd	r19, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	cpu_irq_disable();
    279c:	f8 94       	cli
	if (g_showData.satDop_dop100 != sat_dop100) {
    279e:	40 91 8f 03 	lds	r20, 0x038F	; 0x80038f <g_showData+0xc>
    27a2:	50 91 90 03 	lds	r21, 0x0390	; 0x800390 <g_showData+0xd>
    27a6:	48 17       	cp	r20, r24
    27a8:	59 07       	cpc	r21, r25
    27aa:	39 f0       	breq	.+14     	; 0x27ba <lcd_10mhz_ref_osc_show_sat_dop+0x30>
		g_showData.newSatDop = true;
    27ac:	e3 e8       	ldi	r30, 0x83	; 131
    27ae:	f3 e0       	ldi	r31, 0x03	; 3
    27b0:	20 81       	ld	r18, Z
    27b2:	20 68       	ori	r18, 0x80	; 128
    27b4:	20 83       	st	Z, r18
		g_showData.satDop_dop100 = sat_dop100;
    27b6:	95 87       	std	Z+13, r25	; 0x0d
    27b8:	84 87       	std	Z+12, r24	; 0x0c
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    27ba:	3f bf       	out	0x3f, r19	; 63
	}
	cpu_irq_restore(flags);
}
    27bc:	0f 90       	pop	r0
    27be:	df 91       	pop	r29
    27c0:	cf 91       	pop	r28
    27c2:	08 95       	ret

000027c4 <lcd_10mhz_ref_osc_show_pos_state>:

void lcd_10mhz_ref_osc_show_pos_state(uint8_t state_fi, uint8_t state_m2)
{
    27c4:	cf 93       	push	r28
    27c6:	df 93       	push	r29
    27c8:	1f 92       	push	r1
    27ca:	cd b7       	in	r28, 0x3d	; 61
    27cc:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    27ce:	9f b7       	in	r25, 0x3f	; 63
    27d0:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    27d2:	f8 94       	cli
	return flags;
    27d4:	29 81       	ldd	r18, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	cpu_irq_disable();
    27d6:	f8 94       	cli
	if (g_showData.posState_fi != state_fi ||
    27d8:	90 91 a3 03 	lds	r25, 0x03A3	; 0x8003a3 <g_showData+0x20>
    27dc:	98 13       	cpse	r25, r24
    27de:	04 c0       	rjmp	.+8      	; 0x27e8 <lcd_10mhz_ref_osc_show_pos_state+0x24>
    27e0:	90 91 a4 03 	lds	r25, 0x03A4	; 0x8003a4 <g_showData+0x21>
    27e4:	96 17       	cp	r25, r22
    27e6:	49 f0       	breq	.+18     	; 0x27fa <lcd_10mhz_ref_osc_show_pos_state+0x36>
			g_showData.posState_m2 != state_m2) {
		g_showData.newPosState = true;
    27e8:	e4 e8       	ldi	r30, 0x84	; 132
    27ea:	f3 e0       	ldi	r31, 0x03	; 3
    27ec:	90 81       	ld	r25, Z
    27ee:	91 60       	ori	r25, 0x01	; 1
    27f0:	90 83       	st	Z, r25
		g_showData.posState_fi = state_fi;
    27f2:	e3 e8       	ldi	r30, 0x83	; 131
    27f4:	f3 e0       	ldi	r31, 0x03	; 3
    27f6:	80 a3       	std	Z+32, r24	; 0x20
		g_showData.posState_m2 = state_m2;
    27f8:	61 a3       	std	Z+33, r22	; 0x21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    27fa:	2f bf       	out	0x3f, r18	; 63
	}
	cpu_irq_restore(flags);
}
    27fc:	0f 90       	pop	r0
    27fe:	df 91       	pop	r29
    2800:	cf 91       	pop	r28
    2802:	08 95       	ret

00002804 <lcd_10mhz_ref_osc_show_pos_lat>:

void lcd_10mhz_ref_osc_show_pos_lat(uint8_t lat_sgn, uint8_t lat_deg, uint8_t lat_min_int, uint16_t lat_min_frac10000)
{
    2804:	cf 93       	push	r28
    2806:	df 93       	push	r29
    2808:	1f 92       	push	r1
    280a:	cd b7       	in	r28, 0x3d	; 61
    280c:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    280e:	9f b7       	in	r25, 0x3f	; 63
    2810:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    2812:	f8 94       	cli
	return flags;
    2814:	59 81       	ldd	r21, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	cpu_irq_disable();
    2816:	f8 94       	cli
	if (g_showData.posLat_sgn != lat_sgn ||
    2818:	90 91 a5 03 	lds	r25, 0x03A5	; 0x8003a5 <g_showData+0x22>
    281c:	98 13       	cpse	r25, r24
    281e:	0f c0       	rjmp	.+30     	; 0x283e <lcd_10mhz_ref_osc_show_pos_lat+0x3a>
    2820:	90 91 a6 03 	lds	r25, 0x03A6	; 0x8003a6 <g_showData+0x23>
    2824:	96 13       	cpse	r25, r22
    2826:	0b c0       	rjmp	.+22     	; 0x283e <lcd_10mhz_ref_osc_show_pos_lat+0x3a>
			g_showData.posLat_deg != lat_deg ||
			g_showData.posLat_min_int != lat_min_int ||
    2828:	90 91 a7 03 	lds	r25, 0x03A7	; 0x8003a7 <g_showData+0x24>
    282c:	94 13       	cpse	r25, r20
    282e:	07 c0       	rjmp	.+14     	; 0x283e <lcd_10mhz_ref_osc_show_pos_lat+0x3a>
			g_showData.posLat_min_int != lat_min_int ||
    2830:	e0 91 91 03 	lds	r30, 0x0391	; 0x800391 <g_showData+0xe>
    2834:	f0 91 92 03 	lds	r31, 0x0392	; 0x800392 <g_showData+0xf>
    2838:	e2 17       	cp	r30, r18
    283a:	f3 07       	cpc	r31, r19
    283c:	61 f0       	breq	.+24     	; 0x2856 <lcd_10mhz_ref_osc_show_pos_lat+0x52>
			g_showData.posLat_min_frac10000 != lat_min_frac10000) {
		g_showData.newPosLat = true;
    283e:	e4 e8       	ldi	r30, 0x84	; 132
    2840:	f3 e0       	ldi	r31, 0x03	; 3
    2842:	90 81       	ld	r25, Z
    2844:	92 60       	ori	r25, 0x02	; 2
    2846:	90 83       	st	Z, r25
		g_showData.posLat_sgn = lat_sgn;
    2848:	e3 e8       	ldi	r30, 0x83	; 131
    284a:	f3 e0       	ldi	r31, 0x03	; 3
    284c:	82 a3       	std	Z+34, r24	; 0x22
		g_showData.posLat_deg = lat_deg;
    284e:	63 a3       	std	Z+35, r22	; 0x23
		g_showData.posLat_min_int = lat_min_int;
    2850:	44 a3       	std	Z+36, r20	; 0x24
		g_showData.posLat_min_frac10000 = lat_min_frac10000;
    2852:	37 87       	std	Z+15, r19	; 0x0f
    2854:	26 87       	std	Z+14, r18	; 0x0e
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2856:	5f bf       	out	0x3f, r21	; 63
	}
	cpu_irq_restore(flags);
}
    2858:	0f 90       	pop	r0
    285a:	df 91       	pop	r29
    285c:	cf 91       	pop	r28
    285e:	08 95       	ret

00002860 <lcd_10mhz_ref_osc_show_pos_lon>:

void lcd_10mhz_ref_osc_show_pos_lon(uint8_t lon_sgn, uint8_t lon_deg, uint8_t lon_min_int, uint16_t lon_min_frac10000)
{
    2860:	cf 93       	push	r28
    2862:	df 93       	push	r29
    2864:	1f 92       	push	r1
    2866:	cd b7       	in	r28, 0x3d	; 61
    2868:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    286a:	9f b7       	in	r25, 0x3f	; 63
    286c:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    286e:	f8 94       	cli
	return flags;
    2870:	59 81       	ldd	r21, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	cpu_irq_disable();
    2872:	f8 94       	cli
	if (g_showData.posLon_sgn != lon_sgn ||
    2874:	90 91 a8 03 	lds	r25, 0x03A8	; 0x8003a8 <g_showData+0x25>
    2878:	98 13       	cpse	r25, r24
    287a:	0f c0       	rjmp	.+30     	; 0x289a <lcd_10mhz_ref_osc_show_pos_lon+0x3a>
			g_showData.posLon_deg != lon_deg ||
    287c:	90 91 a9 03 	lds	r25, 0x03A9	; 0x8003a9 <g_showData+0x26>
    2880:	96 13       	cpse	r25, r22
    2882:	0b c0       	rjmp	.+22     	; 0x289a <lcd_10mhz_ref_osc_show_pos_lon+0x3a>
			g_showData.posLon_deg != lon_deg ||
    2884:	90 91 aa 03 	lds	r25, 0x03AA	; 0x8003aa <g_showData+0x27>
    2888:	94 13       	cpse	r25, r20
    288a:	07 c0       	rjmp	.+14     	; 0x289a <lcd_10mhz_ref_osc_show_pos_lon+0x3a>
			g_showData.posLon_min_int != lon_min_int ||
    288c:	e0 91 93 03 	lds	r30, 0x0393	; 0x800393 <g_showData+0x10>
    2890:	f0 91 94 03 	lds	r31, 0x0394	; 0x800394 <g_showData+0x11>
    2894:	e2 17       	cp	r30, r18
    2896:	f3 07       	cpc	r31, r19
    2898:	61 f0       	breq	.+24     	; 0x28b2 <lcd_10mhz_ref_osc_show_pos_lon+0x52>
			g_showData.posLon_min_frac10000 != lon_min_frac10000) {
		g_showData.newPosLon = true;
    289a:	e4 e8       	ldi	r30, 0x84	; 132
    289c:	f3 e0       	ldi	r31, 0x03	; 3
    289e:	90 81       	ld	r25, Z
    28a0:	94 60       	ori	r25, 0x04	; 4
    28a2:	90 83       	st	Z, r25
		g_showData.posLon_sgn = lon_sgn;
    28a4:	e3 e8       	ldi	r30, 0x83	; 131
    28a6:	f3 e0       	ldi	r31, 0x03	; 3
    28a8:	85 a3       	std	Z+37, r24	; 0x25
		g_showData.posLon_deg = lon_deg;
    28aa:	66 a3       	std	Z+38, r22	; 0x26
		g_showData.posLon_min_int = lon_min_int;
    28ac:	47 a3       	std	Z+39, r20	; 0x27
		g_showData.posLon_min_frac10000 = lon_min_frac10000;
    28ae:	31 8b       	std	Z+17, r19	; 0x11
    28b0:	20 8b       	std	Z+16, r18	; 0x10
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    28b2:	5f bf       	out	0x3f, r21	; 63
	}
	cpu_irq_restore(flags);
}
    28b4:	0f 90       	pop	r0
    28b6:	df 91       	pop	r29
    28b8:	cf 91       	pop	r28
    28ba:	08 95       	ret

000028bc <lcd_10mhz_ref_osc_show_pos_height>:

void lcd_10mhz_ref_osc_show_pos_height(int16_t height)
{
    28bc:	cf 93       	push	r28
    28be:	df 93       	push	r29
    28c0:	1f 92       	push	r1
    28c2:	cd b7       	in	r28, 0x3d	; 61
    28c4:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    28c6:	2f b7       	in	r18, 0x3f	; 63
    28c8:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    28ca:	f8 94       	cli
	return flags;
    28cc:	39 81       	ldd	r19, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	cpu_irq_disable();
    28ce:	f8 94       	cli
	if (g_showData.pos_heigth != height) {
    28d0:	40 91 95 03 	lds	r20, 0x0395	; 0x800395 <g_showData+0x12>
    28d4:	50 91 96 03 	lds	r21, 0x0396	; 0x800396 <g_showData+0x13>
    28d8:	48 17       	cp	r20, r24
    28da:	59 07       	cpc	r21, r25
    28dc:	49 f0       	breq	.+18     	; 0x28f0 <lcd_10mhz_ref_osc_show_pos_height+0x34>
		g_showData.newPosHeight = true;
    28de:	e4 e8       	ldi	r30, 0x84	; 132
    28e0:	f3 e0       	ldi	r31, 0x03	; 3
    28e2:	20 81       	ld	r18, Z
    28e4:	28 60       	ori	r18, 0x08	; 8
    28e6:	20 83       	st	Z, r18
		g_showData.pos_heigth = height;
    28e8:	90 93 96 03 	sts	0x0396, r25	; 0x800396 <g_showData+0x13>
    28ec:	80 93 95 03 	sts	0x0395, r24	; 0x800395 <g_showData+0x12>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    28f0:	3f bf       	out	0x3f, r19	; 63
	}
	cpu_irq_restore(flags);
}
    28f2:	0f 90       	pop	r0
    28f4:	df 91       	pop	r29
    28f6:	cf 91       	pop	r28
    28f8:	08 95       	ret

000028fa <lcd_get_sysfont>:


const void* lcd_get_sysfont(void)
{
	return &sysfont;
}
    28fa:	82 e0       	ldi	r24, 0x02	; 2
    28fc:	91 e0       	ldi	r25, 0x01	; 1
    28fe:	08 95       	ret

00002900 <lcd_init>:
uint8_t lcd_init(void)
{
	uint8_t data;

	/* INIT sequence */
	lcd_bus_write_cmd(0b11100010);									// Reset display
    2900:	82 ee       	ldi	r24, 0xE2	; 226
    2902:	0e 94 77 0c 	call	0x18ee	; 0x18ee <lcd_bus_write_cmd>
    2906:	80 e0       	ldi	r24, 0x00	; 0
    2908:	90 e0       	ldi	r25, 0x00	; 0
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
		barrier();
    290a:	01 96       	adiw	r24, 0x01	; 1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    290c:	8b 32       	cpi	r24, 0x2B	; 43
    290e:	28 e6       	ldi	r18, 0x68	; 104
    2910:	92 07       	cpc	r25, r18
    2912:	d9 f7       	brne	.-10     	; 0x290a <lcd_init+0xa>
	delay_ms(20);													// Wait for the panel to get ready in case one is attached to the bus

	data = lcd_bus_read_status();									// Get current status
    2914:	0e 94 61 0c 	call	0x18c2	; 0x18c2 <lcd_bus_read_status>
	if (!(data & C_LCD_STATUS_M)) {
    2918:	88 23       	and	r24, r24
    291a:	2c f0       	brlt	.+10     	; 0x2926 <lcd_init+0x26>
		/* LCD panel reacts correctly - resume with INIT sequence */
		lcd_enable(true);
    291c:	81 e0       	ldi	r24, 0x01	; 1
    291e:	30 d8       	rcall	.-4000   	; 0x1980 <lcd_enable>
		lcd_cls();													// Clear screen
    2920:	7c d8       	rcall	.-3848   	; 0x1a1a <lcd_cls>
		return 0;													// Return OK
    2922:	80 e0       	ldi	r24, 0x00	; 0
    2924:	08 95       	ret

	} else {
		return 1;													// Return failure
    2926:	81 e0       	ldi	r24, 0x01	; 1
	}
}
    2928:	08 95       	ret

0000292a <lcd_shutdown>:

void lcd_shutdown(void)
{
	lcd_bus_write_cmd(0b11100010);									// Reset display
    292a:	82 ee       	ldi	r24, 0xE2	; 226
    292c:	0e 94 77 0c 	call	0x18ee	; 0x18ee <lcd_bus_write_cmd>
    2930:	80 e0       	ldi	r24, 0x00	; 0
    2932:	90 e0       	ldi	r25, 0x00	; 0
		barrier();
    2934:	01 96       	adiw	r24, 0x01	; 1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    2936:	8b 36       	cpi	r24, 0x6B	; 107
    2938:	2a e0       	ldi	r18, 0x0A	; 10
    293a:	92 07       	cpc	r25, r18
    293c:	d9 f7       	brne	.-10     	; 0x2934 <lcd_shutdown+0xa>
	delay_ms(2);													// Wait for the energy to dissipate
}
    293e:	08 95       	ret

00002940 <s_twi_tx_done>:
#endif

static void s_twi_tx_done(void)
{
	// Called when  s_tx_lock == 0
	if (s_tx_next_len) {
    2940:	20 91 6d 03 	lds	r18, 0x036D	; 0x80036d <s_tx_next_len>
    2944:	22 23       	and	r18, r18
    2946:	71 f0       	breq	.+28     	; 0x2964 <s_twi_tx_done+0x24>
    2948:	e2 2f       	mov	r30, r18
    294a:	f0 e0       	ldi	r31, 0x00	; 0
    294c:	ec 59       	subi	r30, 0x9C	; 156
    294e:	fc 4f       	sbci	r31, 0xFC	; 252
    2950:	83 e6       	ldi	r24, 0x63	; 99
    2952:	93 e0       	ldi	r25, 0x03	; 3
		// Load	next master message
		for (int idx = s_tx_next_len; idx >= 0; --idx) {
			s_tx_d[idx] = s_tx_next_d[idx];
    2954:	12 92       	st	-Z, r1
static void s_twi_tx_done(void)
{
	// Called when  s_tx_lock == 0
	if (s_tx_next_len) {
		// Load	next master message
		for (int idx = s_tx_next_len; idx >= 0; --idx) {
    2956:	e8 17       	cp	r30, r24
    2958:	f9 07       	cpc	r31, r25
    295a:	e1 f7       	brne	.-8      	; 0x2954 <s_twi_tx_done+0x14>
			s_tx_d[idx] = s_tx_next_d[idx];
		}
		s_tx_len = s_tx_next_len;
    295c:	20 93 6b 03 	sts	0x036B, r18	; 0x80036b <s_tx_len>
		s_tx_next_len = 0;
    2960:	10 92 6d 03 	sts	0x036D, r1	; 0x80036d <s_tx_next_len>
    2964:	08 95       	ret

00002966 <s_twi_rcvd_command_closed_form>:
	// TODO: implementation
	return err;
}

static void s_twi_rcvd_command_closed_form(uint8_t data[], uint8_t cnt)
{
    2966:	cf 93       	push	r28
    2968:	df 93       	push	r29
    296a:	00 d0       	rcall	.+0      	; 0x296c <s_twi_rcvd_command_closed_form+0x6>
    296c:	00 d0       	rcall	.+0      	; 0x296e <s_twi_rcvd_command_closed_form+0x8>
    296e:	cd b7       	in	r28, 0x3d	; 61
    2970:	de b7       	in	r29, 0x3e	; 62
	uint8_t prepareBuf[4];
	uint8_t isGCA	= !data[0];
	uint8_t cmd		=  data[1];
    2972:	fc 01       	movw	r30, r24
    2974:	21 81       	ldd	r18, Z+1	; 0x01
			{
				// do nothing
			}
		}

	} else if (data[0] == TWI_SLAVE_ADDR_10MHZREFOSC) {
    2976:	30 81       	ld	r19, Z
    2978:	32 32       	cpi	r19, 0x22	; 34
    297a:	09 f0       	breq	.+2      	; 0x297e <s_twi_rcvd_command_closed_form+0x18>
    297c:	99 c0       	rjmp	.+306    	; 0x2ab0 <s_twi_rcvd_command_closed_form+0x14a>
		g_status.doAnimation = false;			// stop animation demo
    297e:	80 91 ab 03 	lds	r24, 0x03AB	; 0x8003ab <g_status>
    2982:	8e 7f       	andi	r24, 0xFE	; 254
    2984:	80 93 ab 03 	sts	0x03AB, r24	; 0x8003ab <g_status>

		switch (cmd) {
    2988:	25 38       	cpi	r18, 0x85	; 133
    298a:	09 f4       	brne	.+2      	; 0x298e <s_twi_rcvd_command_closed_form+0x28>
    298c:	5a c0       	rjmp	.+180    	; 0x2a42 <s_twi_rcvd_command_closed_form+0xdc>
    298e:	68 f4       	brcc	.+26     	; 0x29aa <s_twi_rcvd_command_closed_form+0x44>
    2990:	21 38       	cpi	r18, 0x81	; 129
    2992:	b1 f1       	breq	.+108    	; 0x2a00 <s_twi_rcvd_command_closed_form+0x9a>
    2994:	28 f4       	brcc	.+10     	; 0x29a0 <s_twi_rcvd_command_closed_form+0x3a>
    2996:	21 30       	cpi	r18, 0x01	; 1
    2998:	e1 f0       	breq	.+56     	; 0x29d2 <s_twi_rcvd_command_closed_form+0x6c>
    299a:	20 38       	cpi	r18, 0x80	; 128
    299c:	41 f1       	breq	.+80     	; 0x29ee <s_twi_rcvd_command_closed_form+0x88>
    299e:	88 c0       	rjmp	.+272    	; 0x2ab0 <s_twi_rcvd_command_closed_form+0x14a>
    29a0:	23 38       	cpi	r18, 0x83	; 131
    29a2:	09 f4       	brne	.+2      	; 0x29a6 <s_twi_rcvd_command_closed_form+0x40>
    29a4:	3c c0       	rjmp	.+120    	; 0x2a1e <s_twi_rcvd_command_closed_form+0xb8>
    29a6:	b0 f1       	brcs	.+108    	; 0x2a14 <s_twi_rcvd_command_closed_form+0xae>
    29a8:	48 c0       	rjmp	.+144    	; 0x2a3a <s_twi_rcvd_command_closed_form+0xd4>
    29aa:	2a 38       	cpi	r18, 0x8A	; 138
    29ac:	09 f4       	brne	.+2      	; 0x29b0 <s_twi_rcvd_command_closed_form+0x4a>
    29ae:	5f c0       	rjmp	.+190    	; 0x2a6e <s_twi_rcvd_command_closed_form+0x108>
    29b0:	38 f4       	brcc	.+14     	; 0x29c0 <s_twi_rcvd_command_closed_form+0x5a>
    29b2:	28 38       	cpi	r18, 0x88	; 136
    29b4:	09 f4       	brne	.+2      	; 0x29b8 <s_twi_rcvd_command_closed_form+0x52>
    29b6:	4e c0       	rjmp	.+156    	; 0x2a54 <s_twi_rcvd_command_closed_form+0xee>
    29b8:	29 38       	cpi	r18, 0x89	; 137
    29ba:	09 f4       	brne	.+2      	; 0x29be <s_twi_rcvd_command_closed_form+0x58>
    29bc:	50 c0       	rjmp	.+160    	; 0x2a5e <s_twi_rcvd_command_closed_form+0xf8>
    29be:	78 c0       	rjmp	.+240    	; 0x2ab0 <s_twi_rcvd_command_closed_form+0x14a>
    29c0:	2c 38       	cpi	r18, 0x8C	; 140
    29c2:	09 f4       	brne	.+2      	; 0x29c6 <s_twi_rcvd_command_closed_form+0x60>
    29c4:	63 c0       	rjmp	.+198    	; 0x2a8c <s_twi_rcvd_command_closed_form+0x126>
    29c6:	08 f4       	brcc	.+2      	; 0x29ca <s_twi_rcvd_command_closed_form+0x64>
    29c8:	56 c0       	rjmp	.+172    	; 0x2a76 <s_twi_rcvd_command_closed_form+0x110>
    29ca:	2d 38       	cpi	r18, 0x8D	; 141
    29cc:	09 f4       	brne	.+2      	; 0x29d0 <s_twi_rcvd_command_closed_form+0x6a>
    29ce:	69 c0       	rjmp	.+210    	; 0x2aa2 <s_twi_rcvd_command_closed_form+0x13c>
    29d0:	6f c0       	rjmp	.+222    	; 0x2ab0 <s_twi_rcvd_command_closed_form+0x14a>
}

static void s_twi_rx_prepare(uint8_t msgCnt, uint8_t msg[])
{
	if (msgCnt && msg) {
		if (!s_rx_lock) {
    29d2:	80 91 62 03 	lds	r24, 0x0362	; 0x800362 <s_rx_lock>
    29d6:	81 11       	cpse	r24, r1
    29d8:	6b c0       	rjmp	.+214    	; 0x2ab0 <s_twi_rcvd_command_closed_form+0x14a>
			// Prepare master message buffer
			for (int idx = msgCnt; idx >= 0; --idx) {
				s_rx_d[idx] = msg[idx];
    29da:	ea e5       	ldi	r30, 0x5A	; 90
    29dc:	f3 e0       	ldi	r31, 0x03	; 3
    29de:	8a 81       	ldd	r24, Y+2	; 0x02
    29e0:	81 83       	std	Z+1, r24	; 0x01
    29e2:	80 e1       	ldi	r24, 0x10	; 16
    29e4:	80 83       	st	Z, r24
			}
			s_rx_len = msgCnt;
    29e6:	81 e0       	ldi	r24, 0x01	; 1
    29e8:	80 93 59 03 	sts	0x0359, r24	; 0x800359 <s_rx_len>
    29ec:	61 c0       	rjmp	.+194    	; 0x2ab0 <s_twi_rcvd_command_closed_form+0x14a>
			prepareBuf[0] = VERSION;
			s_twi_rx_prepare(1, prepareBuf);
			break;

			case TWI_SMART_LCD_CMD_SHOW_CLK_STATE:
			lcd_10mhz_ref_osc_show_clk_state(data[2], (int16_t) (data[3] | (data[4] << 8)));
    29ee:	64 81       	ldd	r22, Z+4	; 0x04
    29f0:	70 e0       	ldi	r23, 0x00	; 0
    29f2:	76 2f       	mov	r23, r22
    29f4:	66 27       	eor	r22, r22
    29f6:	83 81       	ldd	r24, Z+3	; 0x03
    29f8:	68 2b       	or	r22, r24
    29fa:	82 81       	ldd	r24, Z+2	; 0x02
    29fc:	c5 dd       	rcall	.-1142   	; 0x2588 <lcd_10mhz_ref_osc_show_clk_state>
			break;
    29fe:	58 c0       	rjmp	.+176    	; 0x2ab0 <s_twi_rcvd_command_closed_form+0x14a>

			case TWI_SMART_LCD_CMD_SHOW_YEAR_MON_DAY:
			lcd_10mhz_ref_osc_show_date(data[2] | (data[3] << 8), data[4], data[5]);
    2a00:	83 81       	ldd	r24, Z+3	; 0x03
    2a02:	90 e0       	ldi	r25, 0x00	; 0
    2a04:	98 2f       	mov	r25, r24
    2a06:	88 27       	eor	r24, r24
    2a08:	22 81       	ldd	r18, Z+2	; 0x02
    2a0a:	45 81       	ldd	r20, Z+5	; 0x05
    2a0c:	64 81       	ldd	r22, Z+4	; 0x04
    2a0e:	82 2b       	or	r24, r18
    2a10:	dd dd       	rcall	.-1094   	; 0x25cc <lcd_10mhz_ref_osc_show_date>
			break;
    2a12:	4e c0       	rjmp	.+156    	; 0x2ab0 <s_twi_rcvd_command_closed_form+0x14a>

			case TWI_SMART_LCD_CMD_SHOW_HR_MIN_SEC:
			lcd_10mhz_ref_osc_show_time(data[2], data[3], data[4]);
    2a14:	44 81       	ldd	r20, Z+4	; 0x04
    2a16:	63 81       	ldd	r22, Z+3	; 0x03
    2a18:	82 81       	ldd	r24, Z+2	; 0x02
    2a1a:	05 de       	rcall	.-1014   	; 0x2626 <lcd_10mhz_ref_osc_show_time>
			break;
    2a1c:	49 c0       	rjmp	.+146    	; 0x2ab0 <s_twi_rcvd_command_closed_form+0x14a>

			case TWI_SMART_LCD_CMD_SHOW_PPM:
			lcd_10mhz_ref_osc_show_ppm((int16_t) (data[2] | (data[3] << 8)), data[4] | (data[5] << 8));
    2a1e:	65 81       	ldd	r22, Z+5	; 0x05
    2a20:	70 e0       	ldi	r23, 0x00	; 0
    2a22:	76 2f       	mov	r23, r22
    2a24:	66 27       	eor	r22, r22
    2a26:	84 81       	ldd	r24, Z+4	; 0x04
    2a28:	68 2b       	or	r22, r24
    2a2a:	83 81       	ldd	r24, Z+3	; 0x03
    2a2c:	90 e0       	ldi	r25, 0x00	; 0
    2a2e:	98 2f       	mov	r25, r24
    2a30:	88 27       	eor	r24, r24
    2a32:	22 81       	ldd	r18, Z+2	; 0x02
    2a34:	82 2b       	or	r24, r18
    2a36:	20 de       	rcall	.-960    	; 0x2678 <lcd_10mhz_ref_osc_show_ppm>
			break;
    2a38:	3b c0       	rjmp	.+118    	; 0x2ab0 <s_twi_rcvd_command_closed_form+0x14a>

			case TWI_SMART_LCD_CMD_SHOW_TCXO_PWM:
			lcd_10mhz_ref_osc_show_pwm(data[2], data[3]);
    2a3a:	63 81       	ldd	r22, Z+3	; 0x03
    2a3c:	82 81       	ldd	r24, Z+2	; 0x02
    2a3e:	42 de       	rcall	.-892    	; 0x26c4 <lcd_10mhz_ref_osc_show_pwm>
			break;
    2a40:	37 c0       	rjmp	.+110    	; 0x2ab0 <s_twi_rcvd_command_closed_form+0x14a>

			case TWI_SMART_LCD_CMD_SHOW_TCXO_VC:
			lcd_10mhz_ref_osc_show_pv(data[2], data[3] | (data[4] << 8));
    2a42:	64 81       	ldd	r22, Z+4	; 0x04
    2a44:	70 e0       	ldi	r23, 0x00	; 0
    2a46:	76 2f       	mov	r23, r22
    2a48:	66 27       	eor	r22, r22
    2a4a:	83 81       	ldd	r24, Z+3	; 0x03
    2a4c:	68 2b       	or	r22, r24
    2a4e:	82 81       	ldd	r24, Z+2	; 0x02
    2a50:	57 de       	rcall	.-850    	; 0x2700 <lcd_10mhz_ref_osc_show_pv>
			break;
    2a52:	2e c0       	rjmp	.+92     	; 0x2ab0 <s_twi_rcvd_command_closed_form+0x14a>

			case TWI_SMART_LCD_CMD_SHOW_SATS:
			lcd_10mhz_ref_osc_show_sat_use(data[2], data[3], data[4]);
    2a54:	44 81       	ldd	r20, Z+4	; 0x04
    2a56:	63 81       	ldd	r22, Z+3	; 0x03
    2a58:	82 81       	ldd	r24, Z+2	; 0x02
    2a5a:	74 de       	rcall	.-792    	; 0x2744 <lcd_10mhz_ref_osc_show_sat_use>
			break;
    2a5c:	29 c0       	rjmp	.+82     	; 0x2ab0 <s_twi_rcvd_command_closed_form+0x14a>

			case TWI_SMART_LCD_CMD_SHOW_DOP:
			lcd_10mhz_ref_osc_show_sat_dop(data[2] | (data[3] << 8));
    2a5e:	83 81       	ldd	r24, Z+3	; 0x03
    2a60:	90 e0       	ldi	r25, 0x00	; 0
    2a62:	98 2f       	mov	r25, r24
    2a64:	88 27       	eor	r24, r24
    2a66:	22 81       	ldd	r18, Z+2	; 0x02
    2a68:	82 2b       	or	r24, r18
    2a6a:	8f de       	rcall	.-738    	; 0x278a <lcd_10mhz_ref_osc_show_sat_dop>
			break;
    2a6c:	21 c0       	rjmp	.+66     	; 0x2ab0 <s_twi_rcvd_command_closed_form+0x14a>

			case TWI_SMART_LCD_CMD_SHOW_POS_STATE:
			lcd_10mhz_ref_osc_show_pos_state(data[2], data[3]);
    2a6e:	63 81       	ldd	r22, Z+3	; 0x03
    2a70:	82 81       	ldd	r24, Z+2	; 0x02
    2a72:	a8 de       	rcall	.-688    	; 0x27c4 <lcd_10mhz_ref_osc_show_pos_state>
			break;
    2a74:	1d c0       	rjmp	.+58     	; 0x2ab0 <s_twi_rcvd_command_closed_form+0x14a>

			case TWI_SMART_LCD_CMD_SHOW_POS_LAT:
			lcd_10mhz_ref_osc_show_pos_lat(data[2], data[3], data[4], data[5] | (data[6] << 8));
    2a76:	26 81       	ldd	r18, Z+6	; 0x06
    2a78:	30 e0       	ldi	r19, 0x00	; 0
    2a7a:	32 2f       	mov	r19, r18
    2a7c:	22 27       	eor	r18, r18
    2a7e:	85 81       	ldd	r24, Z+5	; 0x05
    2a80:	28 2b       	or	r18, r24
    2a82:	44 81       	ldd	r20, Z+4	; 0x04
    2a84:	63 81       	ldd	r22, Z+3	; 0x03
    2a86:	82 81       	ldd	r24, Z+2	; 0x02
    2a88:	bd de       	rcall	.-646    	; 0x2804 <lcd_10mhz_ref_osc_show_pos_lat>
			break;
    2a8a:	12 c0       	rjmp	.+36     	; 0x2ab0 <s_twi_rcvd_command_closed_form+0x14a>

			case TWI_SMART_LCD_CMD_SHOW_POS_LON:
			lcd_10mhz_ref_osc_show_pos_lon(data[2], data[3], data[4], data[5] | (data[6] << 8));
    2a8c:	26 81       	ldd	r18, Z+6	; 0x06
    2a8e:	30 e0       	ldi	r19, 0x00	; 0
    2a90:	32 2f       	mov	r19, r18
    2a92:	22 27       	eor	r18, r18
    2a94:	85 81       	ldd	r24, Z+5	; 0x05
    2a96:	28 2b       	or	r18, r24
    2a98:	44 81       	ldd	r20, Z+4	; 0x04
    2a9a:	63 81       	ldd	r22, Z+3	; 0x03
    2a9c:	82 81       	ldd	r24, Z+2	; 0x02
    2a9e:	e0 de       	rcall	.-576    	; 0x2860 <lcd_10mhz_ref_osc_show_pos_lon>
			break;
    2aa0:	07 c0       	rjmp	.+14     	; 0x2ab0 <s_twi_rcvd_command_closed_form+0x14a>

			case TWI_SMART_LCD_CMD_SHOW_POS_HEIGHT:
			lcd_10mhz_ref_osc_show_pos_height((int16_t) (data[2] | (data[3] << 8)));
    2aa2:	83 81       	ldd	r24, Z+3	; 0x03
    2aa4:	90 e0       	ldi	r25, 0x00	; 0
    2aa6:	98 2f       	mov	r25, r24
    2aa8:	88 27       	eor	r24, r24
    2aaa:	22 81       	ldd	r18, Z+2	; 0x02
    2aac:	82 2b       	or	r24, r18
    2aae:	06 df       	rcall	.-500    	; 0x28bc <lcd_10mhz_ref_osc_show_pos_height>
			{
				// do nothing
			}
		}
	}
}
    2ab0:	0f 90       	pop	r0
    2ab2:	0f 90       	pop	r0
    2ab4:	0f 90       	pop	r0
    2ab6:	0f 90       	pop	r0
    2ab8:	df 91       	pop	r29
    2aba:	cf 91       	pop	r28
    2abc:	08 95       	ret

00002abe <__vector_24__bottom>:


uint8_t __vector_24__bottom(uint8_t tws, uint8_t twd, uint8_t twcr_cur)
{
    2abe:	0f 93       	push	r16
    2ac0:	1f 93       	push	r17
    2ac2:	cf 93       	push	r28
    2ac4:	df 93       	push	r29
	static uint8_t pos_i	= 0;
	static uint8_t pos_o	= 0;
	static uint8_t cnt_i	= 0;
	static uint8_t cnt_o	= 0;
	uint8_t twcr_new = twcr_cur & 0b01000101;
    2ac6:	c4 2f       	mov	r28, r20
    2ac8:	c5 74       	andi	r28, 0x45	; 69

	switch(tws) {
    2aca:	08 2f       	mov	r16, r24
    2acc:	10 e0       	ldi	r17, 0x00	; 0
    2ace:	09 3f       	cpi	r16, 0xF9	; 249
    2ad0:	11 05       	cpc	r17, r1
    2ad2:	08 f0       	brcs	.+2      	; 0x2ad6 <__vector_24__bottom+0x18>
    2ad4:	59 c1       	rjmp	.+690    	; 0x2d88 <__vector_24__bottom+0x2ca>
    2ad6:	d6 2f       	mov	r29, r22
    2ad8:	f8 01       	movw	r30, r16
    2ada:	ec 5c       	subi	r30, 0xCC	; 204
    2adc:	ff 4f       	sbci	r31, 0xFF	; 255
    2ade:	28 c6       	rjmp	.+3152   	; 0x3730 <__tablejump2__>

	/* Master Transmitter Mode */

	case TWI_TWSR_START:						// Start condition transmitted
		s_tx_lock = 1;
    2ae0:	81 e0       	ldi	r24, 0x01	; 1
    2ae2:	80 93 6c 03 	sts	0x036C, r24	; 0x80036c <s_tx_lock>
		pos_o = 0;
    2ae6:	10 92 58 03 	sts	0x0358, r1	; 0x800358 <pos_o.2650>

		cnt_o = 2;								// TEST
    2aea:	82 e0       	ldi	r24, 0x02	; 2
    2aec:	80 93 57 03 	sts	0x0357, r24	; 0x800357 <cnt_o.2652>
		s_tx_d[0] = (0x12 << TWD1) | (0b0 << TWD0);	// TEST
    2af0:	e3 e6       	ldi	r30, 0x63	; 99
    2af2:	f3 e0       	ldi	r31, 0x03	; 3
    2af4:	84 e2       	ldi	r24, 0x24	; 36
    2af6:	80 83       	st	Z, r24
		s_tx_d[1] = 0x34;						// TEST
    2af8:	84 e3       	ldi	r24, 0x34	; 52
    2afa:	81 83       	std	Z+1, r24	; 0x01
		s_tx_d[2] = 0x56;						// TEST
    2afc:	86 e5       	ldi	r24, 0x56	; 86
    2afe:	82 83       	std	Z+2, r24	; 0x02
		s_tx_d[3] = 0x78;						// TEST
    2b00:	88 e7       	ldi	r24, 0x78	; 120
    2b02:	83 83       	std	Z+3, r24	; 0x03
		s_tx_d[4] = 0x9a;						// TEST
    2b04:	8a e9       	ldi	r24, 0x9A	; 154
    2b06:	84 83       	std	Z+4, r24	; 0x04
		// fall-through.
	case TWI_TWSR_REPEATEDSTART:				// Repeated start condition transmitted
		nop();
    2b08:	00 00       	nop
		// fall-through.
	case TWI_TWSR_M_SLAW_ADDR_ACK:				// SLA+W transmitted and ACK received
		TWDR = s_tx_d[pos_o++];
    2b0a:	e0 91 58 03 	lds	r30, 0x0358	; 0x800358 <pos_o.2650>
    2b0e:	81 e0       	ldi	r24, 0x01	; 1
    2b10:	8e 0f       	add	r24, r30
    2b12:	80 93 58 03 	sts	0x0358, r24	; 0x800358 <pos_o.2650>
    2b16:	f0 e0       	ldi	r31, 0x00	; 0
    2b18:	ed 59       	subi	r30, 0x9D	; 157
    2b1a:	fc 4f       	sbci	r31, 0xFC	; 252
    2b1c:	80 81       	ld	r24, Z
    2b1e:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
		break;
    2b22:	38 c1       	rjmp	.+624    	; 0x2d94 <__vector_24__bottom+0x2d6>

	case TWI_TWSR_M_SLAW_ADDR_NACK:				// SLA+W transmitted and NACK received
		twcr_new |= _BV(TWSTO);					// Send STOP
    2b24:	c0 61       	ori	r28, 0x10	; 16
		break;
    2b26:	36 c1       	rjmp	.+620    	; 0x2d94 <__vector_24__bottom+0x2d6>

	case TWI_TWSR_M_SLAW_DATA_ACK:				// Data byte sent and ACK received
		if (pos_o < cnt_o) {
    2b28:	e0 91 58 03 	lds	r30, 0x0358	; 0x800358 <pos_o.2650>
    2b2c:	80 91 57 03 	lds	r24, 0x0357	; 0x800357 <cnt_o.2652>
    2b30:	e8 17       	cp	r30, r24
    2b32:	58 f4       	brcc	.+22     	; 0x2b4a <__vector_24__bottom+0x8c>
			TWDR = s_tx_d[pos_o++];				// Send new data byte
    2b34:	81 e0       	ldi	r24, 0x01	; 1
    2b36:	8e 0f       	add	r24, r30
    2b38:	80 93 58 03 	sts	0x0358, r24	; 0x800358 <pos_o.2650>
    2b3c:	f0 e0       	ldi	r31, 0x00	; 0
    2b3e:	ed 59       	subi	r30, 0x9D	; 157
    2b40:	fc 4f       	sbci	r31, 0xFC	; 252
    2b42:	80 81       	ld	r24, Z
    2b44:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    2b48:	25 c1       	rjmp	.+586    	; 0x2d94 <__vector_24__bottom+0x2d6>
		} else {
			twcr_new |= _BV(TWSTO);				// Send STOP - no more data available
    2b4a:	c0 61       	ori	r28, 0x10	; 16
			s_tx_lock = 0;
    2b4c:	10 92 6c 03 	sts	0x036C, r1	; 0x80036c <s_tx_lock>
			s_twi_tx_done();					// Message sent
    2b50:	f7 de       	rcall	.-530    	; 0x2940 <s_twi_tx_done>
    2b52:	20 c1       	rjmp	.+576    	; 0x2d94 <__vector_24__bottom+0x2d6>
		}
		break;

	case TWI_TWSR_M_SLAW_DATA_NACK:				// Data byte sent and NACK received
		twcr_new |= _BV(TWSTO);					// Send STOP - due to an error or slave not ready situation
    2b54:	c0 61       	ori	r28, 0x10	; 16
		s_tx_lock = 0;
    2b56:	10 92 6c 03 	sts	0x036C, r1	; 0x80036c <s_tx_lock>
		s_twi_tx_done();						// Message failure
    2b5a:	f2 de       	rcall	.-540    	; 0x2940 <s_twi_tx_done>
		break;
    2b5c:	1b c1       	rjmp	.+566    	; 0x2d94 <__vector_24__bottom+0x2d6>

	case TWI_TWSR_M_SLAW_ARBIT_LOST:			// Arbitration lost
		twcr_new |= _BV(TWSTA);					// Send START (again)
    2b5e:	c0 62       	ori	r28, 0x20	; 32
		break;
    2b60:	19 c1       	rjmp	.+562    	; 0x2d94 <__vector_24__bottom+0x2d6>

	case TWI_TWSR_M_SLAR_ADDR_ACK:
		nop();
    2b62:	00 00       	nop
		break;
    2b64:	17 c1       	rjmp	.+558    	; 0x2d94 <__vector_24__bottom+0x2d6>

	case TWI_TWSR_M_SLAR_ADDR_NACK:
		nop();
    2b66:	00 00       	nop
		break;
    2b68:	15 c1       	rjmp	.+554    	; 0x2d94 <__vector_24__bottom+0x2d6>

	case TWI_TWSR_M_SLAR_DATA_ACK:
		nop();
    2b6a:	00 00       	nop
		break;
    2b6c:	13 c1       	rjmp	.+550    	; 0x2d94 <__vector_24__bottom+0x2d6>

	case TWI_TWSR_M_SLAR_DATA_NACK:
		nop();
    2b6e:	00 00       	nop
		break;
    2b70:	11 c1       	rjmp	.+546    	; 0x2d94 <__vector_24__bottom+0x2d6>


	/* Slave Receiver Mode */

	case TWI_TWSR_S_SLAW_MYADDR_RECEIVED:		// SLA+W received and ACK returned
		nop();
    2b72:	00 00       	nop
		// fall-through.
	case TWI_TWSR_S_SLAW_MYADDR_ARBIT_LOST:
		s_rx_lock = 1;
    2b74:	11 e0       	ldi	r17, 0x01	; 1
    2b76:	10 93 62 03 	sts	0x0362, r17	; 0x800362 <s_rx_lock>
		mem_set(s_rx_d, 8, 0x00);
    2b7a:	40 e0       	ldi	r20, 0x00	; 0
    2b7c:	68 e0       	ldi	r22, 0x08	; 8
    2b7e:	8a e5       	ldi	r24, 0x5A	; 90
    2b80:	93 e0       	ldi	r25, 0x03	; 3
    2b82:	57 d1       	rcall	.+686    	; 0x2e32 <mem_set>
		s_rx_d[0] = twd >> 1;					// [0]=Target address (== MYADDR)
    2b84:	6d 2f       	mov	r22, r29
    2b86:	66 95       	lsr	r22
    2b88:	60 93 5a 03 	sts	0x035A, r22	; 0x80035a <s_rx_d>
		pos_i = 1;								// Starting of reception
    2b8c:	10 93 56 03 	sts	0x0356, r17	; 0x800356 <pos_i.2649>
		twcr_new |= _BV(TWEA);					// Send ACK
    2b90:	c0 64       	ori	r28, 0x40	; 64
		break;
    2b92:	00 c1       	rjmp	.+512    	; 0x2d94 <__vector_24__bottom+0x2d6>

	case TWI_TWSR_S_SLAW_OMNIADDR_RECEIVED:		// GCA received and ACK sent
		nop();
    2b94:	00 00       	nop
		// fall-through.
	case TWI_TWSR_S_SLAW_OMNIADDR_ARBIT_LOST:
		s_rx_lock = 1;
    2b96:	81 e0       	ldi	r24, 0x01	; 1
    2b98:	80 93 62 03 	sts	0x0362, r24	; 0x800362 <s_rx_lock>
		s_rx_d[0] = twd >> 1;					// GCA
    2b9c:	6d 2f       	mov	r22, r29
    2b9e:	66 95       	lsr	r22
    2ba0:	60 93 5a 03 	sts	0x035A, r22	; 0x80035a <s_rx_d>
		pos_i = 1;								// Starting of reception
    2ba4:	80 93 56 03 	sts	0x0356, r24	; 0x800356 <pos_i.2649>
		twcr_new |= _BV(TWEA);					// Send after next coming data byte ACK
    2ba8:	c0 64       	ori	r28, 0x40	; 64
		break;
    2baa:	f4 c0       	rjmp	.+488    	; 0x2d94 <__vector_24__bottom+0x2d6>

	case TWI_TWSR_S_SLAW_MYADDR_DATA_ACK:		// Data after SLA+W received
		nop();
    2bac:	00 00       	nop
		// fall-through.
	case TWI_TWSR_S_SLAW_OMNIADDR_DATA_ACK:
		if (cnt_i != 0b1111) {					// Closed parameter form
    2bae:	80 91 55 03 	lds	r24, 0x0355	; 0x800355 <cnt_i.2651>
    2bb2:	8f 30       	cpi	r24, 0x0F	; 15
    2bb4:	09 f4       	brne	.+2      	; 0x2bb8 <__vector_24__bottom+0xfa>
    2bb6:	68 c0       	rjmp	.+208    	; 0x2c88 <__vector_24__bottom+0x1ca>
			if (pos_i <= 0b1110) {
    2bb8:	80 91 56 03 	lds	r24, 0x0356	; 0x800356 <pos_i.2649>
    2bbc:	8f 30       	cpi	r24, 0x0F	; 15
    2bbe:	28 f4       	brcc	.+10     	; 0x2bca <__vector_24__bottom+0x10c>
				s_rx_d[pos_i] = twd;			// [1]=cmd, [2..]=parameters
    2bc0:	e8 2f       	mov	r30, r24
    2bc2:	f0 e0       	ldi	r31, 0x00	; 0
    2bc4:	e6 5a       	subi	r30, 0xA6	; 166
    2bc6:	fc 4f       	sbci	r31, 0xFC	; 252
    2bc8:	d0 83       	st	Z, r29
			}
			if (pos_i == 1) {
    2bca:	81 30       	cpi	r24, 0x01	; 1
    2bcc:	09 f0       	breq	.+2      	; 0x2bd0 <__vector_24__bottom+0x112>
    2bce:	4b c0       	rjmp	.+150    	; 0x2c66 <__vector_24__bottom+0x1a8>
				/* Load receive counter */
				if (s_rx_d[0] == TWI_SLAVE_ADDR_SMARTLCD) {
    2bd0:	90 91 5a 03 	lds	r25, 0x035A	; 0x80035a <s_rx_d>
    2bd4:	90 33       	cpi	r25, 0x30	; 48
    2bd6:	49 f4       	brne	.+18     	; 0x2bea <__vector_24__bottom+0x12c>
					cnt_i = ((s_rx_d[1] >> 5) & 0b111) + 1;	// encoded parameter count
    2bd8:	90 91 5b 03 	lds	r25, 0x035B	; 0x80035b <s_rx_d+0x1>
    2bdc:	92 95       	swap	r25
    2bde:	96 95       	lsr	r25
    2be0:	97 70       	andi	r25, 0x07	; 7
    2be2:	9f 5f       	subi	r25, 0xFF	; 255
    2be4:	90 93 55 03 	sts	0x0355, r25	; 0x800355 <cnt_i.2651>
    2be8:	40 c0       	rjmp	.+128    	; 0x2c6a <__vector_24__bottom+0x1ac>

				} else if (s_rx_d[0] == TWI_SLAVE_ADDR_10MHZREFOSC) {
    2bea:	92 32       	cpi	r25, 0x22	; 34
    2bec:	f1 f5       	brne	.+124    	; 0x2c6a <__vector_24__bottom+0x1ac>
					cnt_i = 0;
    2bee:	10 92 55 03 	sts	0x0355, r1	; 0x800355 <cnt_i.2651>
					cnt_o = 0;
    2bf2:	10 92 57 03 	sts	0x0357, r1	; 0x800357 <cnt_o.2652>

					switch (s_rx_d[1]) {
    2bf6:	90 91 5b 03 	lds	r25, 0x035B	; 0x80035b <s_rx_d+0x1>
    2bfa:	94 38       	cpi	r25, 0x84	; 132
    2bfc:	21 f1       	breq	.+72     	; 0x2c46 <__vector_24__bottom+0x188>
    2bfe:	58 f4       	brcc	.+22     	; 0x2c16 <__vector_24__bottom+0x158>
    2c00:	90 38       	cpi	r25, 0x80	; 128
    2c02:	29 f1       	breq	.+74     	; 0x2c4e <__vector_24__bottom+0x190>
    2c04:	28 f4       	brcc	.+10     	; 0x2c10 <__vector_24__bottom+0x152>
    2c06:	99 23       	and	r25, r25
    2c08:	a1 f0       	breq	.+40     	; 0x2c32 <__vector_24__bottom+0x174>
    2c0a:	91 30       	cpi	r25, 0x01	; 1
    2c0c:	b1 f0       	breq	.+44     	; 0x2c3a <__vector_24__bottom+0x17c>
    2c0e:	2b c0       	rjmp	.+86     	; 0x2c66 <__vector_24__bottom+0x1a8>
    2c10:	92 38       	cpi	r25, 0x82	; 130
    2c12:	09 f5       	brne	.+66     	; 0x2c56 <__vector_24__bottom+0x198>
    2c14:	1c c0       	rjmp	.+56     	; 0x2c4e <__vector_24__bottom+0x190>
    2c16:	9b 38       	cpi	r25, 0x8B	; 139
    2c18:	38 f4       	brcc	.+14     	; 0x2c28 <__vector_24__bottom+0x16a>
    2c1a:	99 38       	cpi	r25, 0x89	; 137
    2c1c:	a0 f4       	brcc	.+40     	; 0x2c46 <__vector_24__bottom+0x188>
    2c1e:	95 38       	cpi	r25, 0x85	; 133
    2c20:	b1 f0       	breq	.+44     	; 0x2c4e <__vector_24__bottom+0x190>
    2c22:	98 38       	cpi	r25, 0x88	; 136
    2c24:	a1 f0       	breq	.+40     	; 0x2c4e <__vector_24__bottom+0x190>
    2c26:	1f c0       	rjmp	.+62     	; 0x2c66 <__vector_24__bottom+0x1a8>
    2c28:	9d 38       	cpi	r25, 0x8D	; 141
    2c2a:	c8 f0       	brcs	.+50     	; 0x2c5e <__vector_24__bottom+0x1a0>
    2c2c:	9d 38       	cpi	r25, 0x8D	; 141
    2c2e:	59 f0       	breq	.+22     	; 0x2c46 <__vector_24__bottom+0x188>
    2c30:	1a c0       	rjmp	.+52     	; 0x2c66 <__vector_24__bottom+0x1a8>
						case TWI_SMART_LCD_CMD_NOOP:
							cnt_i = 1;
    2c32:	91 e0       	ldi	r25, 0x01	; 1
    2c34:	90 93 55 03 	sts	0x0355, r25	; 0x800355 <cnt_i.2651>
							break;
    2c38:	18 c0       	rjmp	.+48     	; 0x2c6a <__vector_24__bottom+0x1ac>

						case TWI_SMART_LCD_CMD_GETVER:
							cnt_i = 1;
    2c3a:	91 e0       	ldi	r25, 0x01	; 1
    2c3c:	90 93 55 03 	sts	0x0355, r25	; 0x800355 <cnt_i.2651>
							cnt_o = 1;
    2c40:	90 93 57 03 	sts	0x0357, r25	; 0x800357 <cnt_o.2652>
							break;
    2c44:	12 c0       	rjmp	.+36     	; 0x2c6a <__vector_24__bottom+0x1ac>

						case TWI_SMART_LCD_CMD_SHOW_TCXO_PWM:
						case TWI_SMART_LCD_CMD_SHOW_DOP:
						case TWI_SMART_LCD_CMD_SHOW_POS_STATE:
						case TWI_SMART_LCD_CMD_SHOW_POS_HEIGHT:
							cnt_i = 3;
    2c46:	93 e0       	ldi	r25, 0x03	; 3
    2c48:	90 93 55 03 	sts	0x0355, r25	; 0x800355 <cnt_i.2651>
							break;
    2c4c:	0e c0       	rjmp	.+28     	; 0x2c6a <__vector_24__bottom+0x1ac>

						case TWI_SMART_LCD_CMD_SHOW_CLK_STATE:
						case TWI_SMART_LCD_CMD_SHOW_HR_MIN_SEC:
						case TWI_SMART_LCD_CMD_SHOW_TCXO_VC:
						case TWI_SMART_LCD_CMD_SHOW_SATS:
							cnt_i = 4;
    2c4e:	94 e0       	ldi	r25, 0x04	; 4
    2c50:	90 93 55 03 	sts	0x0355, r25	; 0x800355 <cnt_i.2651>
							break;
    2c54:	0a c0       	rjmp	.+20     	; 0x2c6a <__vector_24__bottom+0x1ac>

						case TWI_SMART_LCD_CMD_SHOW_YEAR_MON_DAY:
						case TWI_SMART_LCD_CMD_SHOW_PPM:
							cnt_i = 5;
    2c56:	95 e0       	ldi	r25, 0x05	; 5
    2c58:	90 93 55 03 	sts	0x0355, r25	; 0x800355 <cnt_i.2651>
							break;
    2c5c:	06 c0       	rjmp	.+12     	; 0x2c6a <__vector_24__bottom+0x1ac>

						case TWI_SMART_LCD_CMD_SHOW_POS_LAT:
						case TWI_SMART_LCD_CMD_SHOW_POS_LON:
							cnt_i = 6;
    2c5e:	96 e0       	ldi	r25, 0x06	; 6
    2c60:	90 93 55 03 	sts	0x0355, r25	; 0x800355 <cnt_i.2651>
							break;
    2c64:	02 c0       	rjmp	.+4      	; 0x2c6a <__vector_24__bottom+0x1ac>
					}
				}
			}

			if (pos_i < 0b1110) {
    2c66:	8e 30       	cpi	r24, 0x0E	; 14
    2c68:	60 f4       	brcc	.+24     	; 0x2c82 <__vector_24__bottom+0x1c4>
				if (++pos_i <= cnt_i) {
    2c6a:	8f 5f       	subi	r24, 0xFF	; 255
    2c6c:	80 93 56 03 	sts	0x0356, r24	; 0x800356 <pos_i.2649>
    2c70:	90 91 55 03 	lds	r25, 0x0355	; 0x800355 <cnt_i.2651>
    2c74:	98 17       	cp	r25, r24
    2c76:	10 f0       	brcs	.+4      	; 0x2c7c <__vector_24__bottom+0x1be>
					twcr_new |= _BV(TWEA);		// Send ACK
    2c78:	c0 64       	ori	r28, 0x40	; 64
    2c7a:	8c c0       	rjmp	.+280    	; 0x2d94 <__vector_24__bottom+0x2d6>
				} else {
					twcr_new &= ~_BV(TWEA);		// Send NACK
    2c7c:	c4 2f       	mov	r28, r20
    2c7e:	c5 70       	andi	r28, 0x05	; 5
    2c80:	89 c0       	rjmp	.+274    	; 0x2d94 <__vector_24__bottom+0x2d6>
				}
			} else {
				twcr_new &= ~_BV(TWEA);			// Send NACK
    2c82:	c4 2f       	mov	r28, r20
    2c84:	c5 70       	andi	r28, 0x05	; 5
    2c86:	86 c0       	rjmp	.+268    	; 0x2d94 <__vector_24__bottom+0x2d6>
			}

		} else {								// Open parameter form
			s_rx_d[2] = twd;
    2c88:	d0 93 5c 03 	sts	0x035C, r29	; 0x80035c <s_rx_d+0x2>
			if (!s_twi_rcvd_command_open_form(s_rx_d, ++pos_i)) {
				twcr_new |= _BV(TWEA);			// Send ACK
			} else {
				twcr_new &= ~_BV(TWEA);			// Send NACK
    2c8c:	c4 2f       	mov	r28, r20
    2c8e:	c5 70       	andi	r28, 0x05	; 5
				pos_i = 0;
    2c90:	10 92 56 03 	sts	0x0356, r1	; 0x800356 <pos_i.2649>
    2c94:	7f c0       	rjmp	.+254    	; 0x2d94 <__vector_24__bottom+0x2d6>
			}
		}
		break;

	case TWI_TWSR_S_SLAW_MYADDR_DATA_NACK:		// NACK after last data byte sent
		nop();
    2c96:	00 00       	nop
		// fall-through.
	case TWI_TWSR_S_SLAW_OMNIADDR_DATA_NACK:
		s_rx_lock = 0;
    2c98:	10 92 62 03 	sts	0x0362, r1	; 0x800362 <s_rx_lock>
		if (cnt_i != 0b1111) {
    2c9c:	80 91 55 03 	lds	r24, 0x0355	; 0x800355 <cnt_i.2651>
    2ca0:	8f 30       	cpi	r24, 0x0F	; 15
    2ca2:	29 f0       	breq	.+10     	; 0x2cae <__vector_24__bottom+0x1f0>
			s_twi_rcvd_command_closed_form(s_rx_d, pos_i);	// Call interpreter for closed form of parameters
    2ca4:	60 91 56 03 	lds	r22, 0x0356	; 0x800356 <pos_i.2649>
    2ca8:	8a e5       	ldi	r24, 0x5A	; 90
    2caa:	93 e0       	ldi	r25, 0x03	; 3
    2cac:	5c de       	rcall	.-840    	; 0x2966 <s_twi_rcvd_command_closed_form>
		} else {
			s_twi_rcvd_command_open_form(s_rx_d, ++pos_i);	// Call interpreter for open form of parameters
		}
		pos_i = 0;
    2cae:	10 92 56 03 	sts	0x0356, r1	; 0x800356 <pos_i.2649>
		cnt_i = 0;
    2cb2:	10 92 55 03 	sts	0x0355, r1	; 0x800355 <cnt_i.2651>
		mem_set(s_rx_d, 8, 0x00);
    2cb6:	40 e0       	ldi	r20, 0x00	; 0
    2cb8:	68 e0       	ldi	r22, 0x08	; 8
    2cba:	8a e5       	ldi	r24, 0x5A	; 90
    2cbc:	93 e0       	ldi	r25, 0x03	; 3
    2cbe:	b9 d0       	rcall	.+370    	; 0x2e32 <mem_set>
		s_rx_lock = 0;
    2cc0:	10 92 62 03 	sts	0x0362, r1	; 0x800362 <s_rx_lock>
		twcr_new |= _BV(TWEA);					// TWI goes to unaddressed, be active again
    2cc4:	c0 64       	ori	r28, 0x40	; 64
		break;
    2cc6:	66 c0       	rjmp	.+204    	; 0x2d94 <__vector_24__bottom+0x2d6>

	case TWI_TWSR_S_SLAW_STOP_REPEATEDSTART_RECEIVED:	// STOP or RESTART received while still addressed as slave
		s_rx_lock = 0;
    2cc8:	10 92 62 03 	sts	0x0362, r1	; 0x800362 <s_rx_lock>
		if (cnt_i != 0b1111) {
    2ccc:	80 91 55 03 	lds	r24, 0x0355	; 0x800355 <cnt_i.2651>
    2cd0:	8f 30       	cpi	r24, 0x0F	; 15
    2cd2:	29 f0       	breq	.+10     	; 0x2cde <__vector_24__bottom+0x220>
			s_twi_rcvd_command_closed_form(s_rx_d, pos_i);	// Call interpreter for closed form of parameters
    2cd4:	60 91 56 03 	lds	r22, 0x0356	; 0x800356 <pos_i.2649>
    2cd8:	8a e5       	ldi	r24, 0x5A	; 90
    2cda:	93 e0       	ldi	r25, 0x03	; 3
    2cdc:	44 de       	rcall	.-888    	; 0x2966 <s_twi_rcvd_command_closed_form>
		} else {
			s_twi_rcvd_command_open_form(s_rx_d, ++pos_i);	// Call interpreter for open form of parameters
		}
		twcr_new |= _BV(TWEA);					// TWI goes to unaddressed, be active again
    2cde:	c0 64       	ori	r28, 0x40	; 64
		pos_i = 0;
    2ce0:	10 92 56 03 	sts	0x0356, r1	; 0x800356 <pos_i.2649>
		break;
    2ce4:	57 c0       	rjmp	.+174    	; 0x2d94 <__vector_24__bottom+0x2d6>


	/* Slave Transmitter Mode */

	case TWI_TWSR_S_SLAR_MYADDR_DATA_ACK:		// SLA+R received and ACK has been returned
		nop();
    2ce6:	00 00       	nop
		// fall-through.
	case TWI_TWSR_S_SLAR_MYADDR_ARBIT_LOST:
		s_rx_lock = 1;
    2ce8:	81 e0       	ldi	r24, 0x01	; 1
    2cea:	80 93 62 03 	sts	0x0362, r24	; 0x800362 <s_rx_lock>
		pos_o = 0;
    2cee:	10 92 58 03 	sts	0x0358, r1	; 0x800358 <pos_o.2650>
		TWDR = cnt_o > pos_o ?  s_rx_d[pos_o++] : 0;
    2cf2:	80 91 57 03 	lds	r24, 0x0357	; 0x800357 <cnt_o.2652>
    2cf6:	88 23       	and	r24, r24
    2cf8:	31 f0       	breq	.+12     	; 0x2d06 <__vector_24__bottom+0x248>
    2cfa:	81 e0       	ldi	r24, 0x01	; 1
    2cfc:	80 93 58 03 	sts	0x0358, r24	; 0x800358 <pos_o.2650>
    2d00:	80 91 5a 03 	lds	r24, 0x035A	; 0x80035a <s_rx_d>
    2d04:	01 c0       	rjmp	.+2      	; 0x2d08 <__vector_24__bottom+0x24a>
    2d06:	80 e0       	ldi	r24, 0x00	; 0
    2d08:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>

		if (cnt_o > pos_o) {
    2d0c:	90 91 57 03 	lds	r25, 0x0357	; 0x800357 <cnt_o.2652>
    2d10:	80 91 58 03 	lds	r24, 0x0358	; 0x800358 <pos_o.2650>
    2d14:	89 17       	cp	r24, r25
    2d16:	10 f4       	brcc	.+4      	; 0x2d1c <__vector_24__bottom+0x25e>
			twcr_new |= _BV(TWEA);				// More data to send ACK
    2d18:	c0 64       	ori	r28, 0x40	; 64
    2d1a:	3c c0       	rjmp	.+120    	; 0x2d94 <__vector_24__bottom+0x2d6>
		} else {
			twcr_new &= ~_BV(TWEA);				// No more data to send NACK
    2d1c:	c4 2f       	mov	r28, r20
    2d1e:	c5 70       	andi	r28, 0x05	; 5
    2d20:	39 c0       	rjmp	.+114    	; 0x2d94 <__vector_24__bottom+0x2d6>
		}
		break;

	case TWI_TWSR_S_SLAR_OMNIADDR_DATA_ACK:		// Data sent and ACK has been returned
		TWDR = cnt_o > pos_o ?  s_rx_d[pos_o++] : 0;
    2d22:	e0 91 58 03 	lds	r30, 0x0358	; 0x800358 <pos_o.2650>
    2d26:	80 91 57 03 	lds	r24, 0x0357	; 0x800357 <cnt_o.2652>
    2d2a:	e8 17       	cp	r30, r24
    2d2c:	48 f4       	brcc	.+18     	; 0x2d40 <__vector_24__bottom+0x282>
    2d2e:	81 e0       	ldi	r24, 0x01	; 1
    2d30:	8e 0f       	add	r24, r30
    2d32:	80 93 58 03 	sts	0x0358, r24	; 0x800358 <pos_o.2650>
    2d36:	f0 e0       	ldi	r31, 0x00	; 0
    2d38:	e6 5a       	subi	r30, 0xA6	; 166
    2d3a:	fc 4f       	sbci	r31, 0xFC	; 252
    2d3c:	80 81       	ld	r24, Z
    2d3e:	01 c0       	rjmp	.+2      	; 0x2d42 <__vector_24__bottom+0x284>
    2d40:	80 e0       	ldi	r24, 0x00	; 0
    2d42:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
		if (cnt_o > pos_o) {
    2d46:	90 91 57 03 	lds	r25, 0x0357	; 0x800357 <cnt_o.2652>
    2d4a:	80 91 58 03 	lds	r24, 0x0358	; 0x800358 <pos_o.2650>
    2d4e:	89 17       	cp	r24, r25
    2d50:	10 f4       	brcc	.+4      	; 0x2d56 <__vector_24__bottom+0x298>
			twcr_new |= _BV(TWEA);				// More data to send ACK
    2d52:	c0 64       	ori	r28, 0x40	; 64
    2d54:	1f c0       	rjmp	.+62     	; 0x2d94 <__vector_24__bottom+0x2d6>
		} else {
			twcr_new &= ~_BV(TWEA);				// No more data to send NACK
    2d56:	c4 2f       	mov	r28, r20
    2d58:	c5 70       	andi	r28, 0x05	; 5
    2d5a:	1c c0       	rjmp	.+56     	; 0x2d94 <__vector_24__bottom+0x2d6>
		}
		break;

	case TWI_TWSR_S_SLAR_OMNIADDR_DATA_NACK:	// Data sent and NACK has been returned
		twcr_new |= _BV(TWEA);					// TWI goes to unaddressed, be active again
    2d5c:	c0 64       	ori	r28, 0x40	; 64
		s_rx_lock = 0;
    2d5e:	10 92 62 03 	sts	0x0362, r1	; 0x800362 <s_rx_lock>
		break;
    2d62:	18 c0       	rjmp	.+48     	; 0x2d94 <__vector_24__bottom+0x2d6>

	case TWI_TWSR_S_SLAR_MYADDR_LASTDATA_ACK:	// Last data sent and ACK has been returned
		twcr_new |= _BV(TWEA);					// TWI goes to unaddressed, be active again
    2d64:	c0 64       	ori	r28, 0x40	; 64
		s_rx_lock = 0;
    2d66:	10 92 62 03 	sts	0x0362, r1	; 0x800362 <s_rx_lock>
		/* message transmitted successfully in slave mode */
		break;
    2d6a:	14 c0       	rjmp	.+40     	; 0x2d94 <__vector_24__bottom+0x2d6>

	case TWI_TWSR_BUS_ERROR_STARTSTOP:
		nop();
    2d6c:	00 00       	nop
		twcr_new |= _BV(TWSTO) | _BV(TWEA);		// TWI goes to unaddressed, be active again
    2d6e:	c0 65       	ori	r28, 0x50	; 80
		s_tx_lock = 0;
    2d70:	10 92 6c 03 	sts	0x036C, r1	; 0x80036c <s_tx_lock>
		s_rx_lock = 0;
    2d74:	10 92 62 03 	sts	0x0362, r1	; 0x800362 <s_rx_lock>
		break;
    2d78:	0d c0       	rjmp	.+26     	; 0x2d94 <__vector_24__bottom+0x2d6>

	case TWI_TWSR_BUS_ERROR_UNKNOWN:
		nop();
    2d7a:	00 00       	nop
		twcr_new |= _BV(TWSTO) | _BV(TWEA);		// TWI goes to unaddressed, be active again
    2d7c:	c0 65       	ori	r28, 0x50	; 80
		s_tx_lock = 0;
    2d7e:	10 92 6c 03 	sts	0x036C, r1	; 0x80036c <s_tx_lock>
		s_rx_lock = 0;
    2d82:	10 92 62 03 	sts	0x0362, r1	; 0x800362 <s_rx_lock>
		break;
    2d86:	06 c0       	rjmp	.+12     	; 0x2d94 <__vector_24__bottom+0x2d6>

	default:
		nop();
    2d88:	00 00       	nop
		twcr_new |= _BV(TWSTO) | _BV(TWEA);		// TWI goes to unaddressed, be active again
    2d8a:	c0 65       	ori	r28, 0x50	; 80
		s_tx_lock = 0;
    2d8c:	10 92 6c 03 	sts	0x036C, r1	; 0x80036c <s_tx_lock>
		s_rx_lock = 0;
    2d90:	10 92 62 03 	sts	0x0362, r1	; 0x800362 <s_rx_lock>
	}

	return twcr_new;
}
    2d94:	8c 2f       	mov	r24, r28
    2d96:	df 91       	pop	r29
    2d98:	cf 91       	pop	r28
    2d9a:	1f 91       	pop	r17
    2d9c:	0f 91       	pop	r16
    2d9e:	08 95       	ret

00002da0 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
    2da0:	08 95       	ret

00002da2 <get_abs_time>:
/* MAIN section */

void halt(void)
{
	/* MAIN Loop Shutdown */
	runmode = 0;
    2da2:	8f 92       	push	r8
    2da4:	9f 92       	push	r9
    2da6:	af 92       	push	r10
    2da8:	bf 92       	push	r11
    2daa:	cf 92       	push	r12
    2dac:	df 92       	push	r13
    2dae:	ef 92       	push	r14
    2db0:	ff 92       	push	r15
    2db2:	cf 93       	push	r28
    2db4:	df 93       	push	r29
    2db6:	1f 92       	push	r1
    2db8:	cd b7       	in	r28, 0x3d	; 61
    2dba:	de b7       	in	r29, 0x3e	; 62
    2dbc:	8f b7       	in	r24, 0x3f	; 63
    2dbe:	89 83       	std	Y+1, r24	; 0x01
    2dc0:	f8 94       	cli
    2dc2:	99 81       	ldd	r25, Y+1	; 0x01
    2dc4:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
    2dc8:	20 91 85 00 	lds	r18, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
    2dcc:	c0 90 ba 03 	lds	r12, 0x03BA	; 0x8003ba <g_timer_abs_msb>
    2dd0:	d0 90 bb 03 	lds	r13, 0x03BB	; 0x8003bb <g_timer_abs_msb+0x1>
    2dd4:	e0 90 bc 03 	lds	r14, 0x03BC	; 0x8003bc <g_timer_abs_msb+0x2>
    2dd8:	f0 90 bd 03 	lds	r15, 0x03BD	; 0x8003bd <g_timer_abs_msb+0x3>
    2ddc:	9f bf       	out	0x3f, r25	; 63
    2dde:	90 e0       	ldi	r25, 0x00	; 0
    2de0:	92 2b       	or	r25, r18
    2de2:	bc 01       	movw	r22, r24
    2de4:	99 0f       	add	r25, r25
    2de6:	88 0b       	sbc	r24, r24
    2de8:	99 0b       	sbc	r25, r25
    2dea:	78 d3       	rcall	.+1776   	; 0x34dc <__floatsisf>
    2dec:	20 e0       	ldi	r18, 0x00	; 0
    2dee:	34 e2       	ldi	r19, 0x24	; 36
    2df0:	44 ef       	ldi	r20, 0xF4	; 244
    2df2:	5a e4       	ldi	r21, 0x4A	; 74
    2df4:	d8 d2       	rcall	.+1456   	; 0x33a6 <__divsf3>
    2df6:	4b 01       	movw	r8, r22
    2df8:	5c 01       	movw	r10, r24
    2dfa:	c7 01       	movw	r24, r14
    2dfc:	b6 01       	movw	r22, r12
    2dfe:	6c d3       	rcall	.+1752   	; 0x34d8 <__floatunsisf>
    2e00:	20 e0       	ldi	r18, 0x00	; 0
    2e02:	30 e0       	ldi	r19, 0x00	; 0
    2e04:	40 e0       	ldi	r20, 0x00	; 0
    2e06:	54 e4       	ldi	r21, 0x44	; 68
    2e08:	1d d4       	rcall	.+2106   	; 0x3644 <__mulsf3>
    2e0a:	20 e0       	ldi	r18, 0x00	; 0
    2e0c:	34 e2       	ldi	r19, 0x24	; 36
    2e0e:	44 ef       	ldi	r20, 0xF4	; 244
    2e10:	5a e4       	ldi	r21, 0x4A	; 74
    2e12:	c9 d2       	rcall	.+1426   	; 0x33a6 <__divsf3>
    2e14:	a5 01       	movw	r20, r10
    2e16:	94 01       	movw	r18, r8
    2e18:	5e d2       	rcall	.+1212   	; 0x32d6 <__addsf3>
    2e1a:	0f 90       	pop	r0
    2e1c:	df 91       	pop	r29
    2e1e:	cf 91       	pop	r28
    2e20:	ff 90       	pop	r15
    2e22:	ef 90       	pop	r14
    2e24:	df 90       	pop	r13
    2e26:	cf 90       	pop	r12
    2e28:	bf 90       	pop	r11
    2e2a:	af 90       	pop	r10
    2e2c:	9f 90       	pop	r9
    2e2e:	8f 90       	pop	r8
    2e30:	08 95       	ret

00002e32 <mem_set>:
    2e32:	66 23       	and	r22, r22
    2e34:	39 f0       	breq	.+14     	; 0x2e44 <mem_set+0x12>
    2e36:	fc 01       	movw	r30, r24
    2e38:	86 0f       	add	r24, r22
    2e3a:	91 1d       	adc	r25, r1
    2e3c:	41 93       	st	Z+, r20
    2e3e:	e8 17       	cp	r30, r24
    2e40:	f9 07       	cpc	r31, r25
    2e42:	e1 f7       	brne	.-8      	; 0x2e3c <mem_set+0xa>
    2e44:	08 95       	ret

00002e46 <s_task>:
    2e46:	2f 92       	push	r2
    2e48:	3f 92       	push	r3
    2e4a:	4f 92       	push	r4
    2e4c:	5f 92       	push	r5
    2e4e:	6f 92       	push	r6
    2e50:	7f 92       	push	r7
    2e52:	8f 92       	push	r8
    2e54:	9f 92       	push	r9
    2e56:	af 92       	push	r10
    2e58:	bf 92       	push	r11
    2e5a:	cf 92       	push	r12
    2e5c:	df 92       	push	r13
    2e5e:	ef 92       	push	r14
    2e60:	ff 92       	push	r15
    2e62:	0f 93       	push	r16
    2e64:	1f 93       	push	r17
    2e66:	cf 93       	push	r28
    2e68:	df 93       	push	r29
    2e6a:	cd b7       	in	r28, 0x3d	; 61
    2e6c:	de b7       	in	r29, 0x3e	; 62
    2e6e:	ac 97       	sbiw	r28, 0x2c	; 44
    2e70:	0f b6       	in	r0, 0x3f	; 63
    2e72:	f8 94       	cli
    2e74:	de bf       	out	0x3e, r29	; 62
    2e76:	0f be       	out	0x3f, r0	; 63
    2e78:	cd bf       	out	0x3d, r28	; 61
    2e7a:	71 2c       	mov	r7, r1
    2e7c:	0f 2e       	mov	r0, r31
    2e7e:	f3 eb       	ldi	r31, 0xB3	; 179
    2e80:	8f 2e       	mov	r8, r31
    2e82:	91 2c       	mov	r9, r1
    2e84:	f0 2d       	mov	r31, r0
    2e86:	00 eb       	ldi	r16, 0xB0	; 176
    2e88:	10 e0       	ldi	r17, 0x00	; 0
    2e8a:	0f 2e       	mov	r0, r31
    2e8c:	fe e6       	ldi	r31, 0x6E	; 110
    2e8e:	af 2e       	mov	r10, r31
    2e90:	f3 e0       	ldi	r31, 0x03	; 3
    2e92:	bf 2e       	mov	r11, r31
    2e94:	f0 2d       	mov	r31, r0
    2e96:	0f 2e       	mov	r0, r31
    2e98:	f9 e2       	ldi	r31, 0x29	; 41
    2e9a:	6f 2e       	mov	r6, r31
    2e9c:	f0 2d       	mov	r31, r0
    2e9e:	8f b7       	in	r24, 0x3f	; 63
    2ea0:	8c a7       	std	Y+44, r24	; 0x2c
    2ea2:	f8 94       	cli
    2ea4:	8c a5       	ldd	r24, Y+44	; 0x2c
    2ea6:	c0 90 b5 03 	lds	r12, 0x03B5	; 0x8003b5 <g_adc_ldr>
    2eaa:	d0 90 b6 03 	lds	r13, 0x03B6	; 0x8003b6 <g_adc_ldr+0x1>
    2eae:	e0 90 b7 03 	lds	r14, 0x03B7	; 0x8003b7 <g_adc_ldr+0x2>
    2eb2:	f0 90 b8 03 	lds	r15, 0x03B8	; 0x8003b8 <g_adc_ldr+0x3>
    2eb6:	20 90 b1 03 	lds	r2, 0x03B1	; 0x8003b1 <g_adc_temp>
    2eba:	30 90 b2 03 	lds	r3, 0x03B2	; 0x8003b2 <g_adc_temp+0x1>
    2ebe:	40 90 b3 03 	lds	r4, 0x03B3	; 0x8003b3 <g_adc_temp+0x2>
    2ec2:	50 90 b4 03 	lds	r5, 0x03B4	; 0x8003b4 <g_adc_temp+0x3>
    2ec6:	8f bf       	out	0x3f, r24	; 63
    2ec8:	80 91 ab 03 	lds	r24, 0x03AB	; 0x8003ab <g_status>
    2ecc:	81 ff       	sbrs	r24, 1
    2ece:	03 c0       	rjmp	.+6      	; 0x2ed6 <s_task+0x90>
    2ed0:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <lcd_show_new_data>
    2ed4:	78 2e       	mov	r7, r24
    2ed6:	c7 01       	movw	r24, r14
    2ed8:	b6 01       	movw	r22, r12
    2eda:	d2 d2       	rcall	.+1444   	; 0x3480 <__fixunssfsi>
    2edc:	6b 01       	movw	r12, r22
    2ede:	7c 01       	movw	r14, r24
    2ee0:	86 eb       	ldi	r24, 0xB6	; 182
    2ee2:	c8 16       	cp	r12, r24
    2ee4:	83 e0       	ldi	r24, 0x03	; 3
    2ee6:	d8 06       	cpc	r13, r24
    2ee8:	00 f5       	brcc	.+64     	; 0x2f2a <s_task+0xe4>
    2eea:	b6 01       	movw	r22, r12
    2eec:	80 e0       	ldi	r24, 0x00	; 0
    2eee:	90 e0       	ldi	r25, 0x00	; 0
    2ef0:	f3 d2       	rcall	.+1510   	; 0x34d8 <__floatunsisf>
    2ef2:	20 e0       	ldi	r18, 0x00	; 0
    2ef4:	30 e0       	ldi	r19, 0x00	; 0
    2ef6:	40 e2       	ldi	r20, 0x20	; 32
    2ef8:	51 e4       	ldi	r21, 0x41	; 65
    2efa:	ec d1       	rcall	.+984    	; 0x32d4 <__subsf3>
    2efc:	20 e0       	ldi	r18, 0x00	; 0
    2efe:	30 e8       	ldi	r19, 0x80	; 128
    2f00:	4d e6       	ldi	r20, 0x6D	; 109
    2f02:	54 e4       	ldi	r21, 0x44	; 68
    2f04:	50 d2       	rcall	.+1184   	; 0x33a6 <__divsf3>
    2f06:	20 e0       	ldi	r18, 0x00	; 0
    2f08:	30 e0       	ldi	r19, 0x00	; 0
    2f0a:	45 e7       	ldi	r20, 0x75	; 117
    2f0c:	53 e4       	ldi	r21, 0x43	; 67
    2f0e:	9a d3       	rcall	.+1844   	; 0x3644 <__mulsf3>
    2f10:	20 e0       	ldi	r18, 0x00	; 0
    2f12:	30 e0       	ldi	r19, 0x00	; 0
    2f14:	40 e2       	ldi	r20, 0x20	; 32
    2f16:	51 e4       	ldi	r21, 0x41	; 65
    2f18:	de d1       	rcall	.+956    	; 0x32d6 <__addsf3>
    2f1a:	b2 d2       	rcall	.+1380   	; 0x3480 <__fixunssfsi>
    2f1c:	d4 01       	movw	r26, r8
    2f1e:	6c 93       	st	X, r22
    2f20:	f8 01       	movw	r30, r16
    2f22:	80 81       	ld	r24, Z
    2f24:	80 68       	ori	r24, 0x80	; 128
    2f26:	80 83       	st	Z, r24
    2f28:	06 c0       	rjmp	.+12     	; 0x2f36 <s_task+0xf0>
    2f2a:	d4 01       	movw	r26, r8
    2f2c:	1c 92       	st	X, r1
    2f2e:	f8 01       	movw	r30, r16
    2f30:	80 81       	ld	r24, Z
    2f32:	8f 73       	andi	r24, 0x3F	; 63
    2f34:	80 83       	st	Z, r24
    2f36:	80 91 ab 03 	lds	r24, 0x03AB	; 0x8003ab <g_status>
    2f3a:	80 ff       	sbrs	r24, 0
    2f3c:	18 c0       	rjmp	.+48     	; 0x2f6e <s_task+0x128>
    2f3e:	df 92       	push	r13
    2f40:	cf 92       	push	r12
    2f42:	a3 e6       	ldi	r26, 0x63	; 99
    2f44:	b2 e0       	ldi	r27, 0x02	; 2
    2f46:	bf 93       	push	r27
    2f48:	af 93       	push	r26
    2f4a:	1f 92       	push	r1
    2f4c:	f0 e1       	ldi	r31, 0x10	; 16
    2f4e:	ff 93       	push	r31
    2f50:	bf 92       	push	r11
    2f52:	af 92       	push	r10
    2f54:	16 d4       	rcall	.+2092   	; 0x3782 <snprintf>
    2f56:	d1 dc       	rcall	.-1630   	; 0x28fa <lcd_get_sysfont>
    2f58:	9c 01       	movw	r18, r24
    2f5a:	4c e3       	ldi	r20, 0x3C	; 60
    2f5c:	64 eb       	ldi	r22, 0xB4	; 180
    2f5e:	c5 01       	movw	r24, r10
    2f60:	0e 94 e5 07 	call	0xfca	; 0xfca <gfx_mono_draw_string>
    2f64:	0f b6       	in	r0, 0x3f	; 63
    2f66:	f8 94       	cli
    2f68:	de bf       	out	0x3e, r29	; 62
    2f6a:	0f be       	out	0x3f, r0	; 63
    2f6c:	cd bf       	out	0x3d, r28	; 61
    2f6e:	8f b7       	in	r24, 0x3f	; 63
    2f70:	8b a7       	std	Y+43, r24	; 0x2b
    2f72:	f8 94       	cli
    2f74:	8b a5       	ldd	r24, Y+43	; 0x2b
    2f76:	8f bf       	out	0x3f, r24	; 63
    2f78:	71 10       	cpse	r7, r1
    2f7a:	1e c0       	rjmp	.+60     	; 0x2fb8 <s_task+0x172>
    2f7c:	8f b7       	in	r24, 0x3f	; 63
    2f7e:	8a a7       	std	Y+42, r24	; 0x2a
    2f80:	f8 94       	cli
    2f82:	fa a4       	ldd	r15, Y+42	; 0x2a
    2f84:	29 e1       	ldi	r18, 0x19	; 25
    2f86:	37 ec       	ldi	r19, 0xC7	; 199
    2f88:	4f ea       	ldi	r20, 0xAF	; 175
    2f8a:	53 e4       	ldi	r21, 0x43	; 67
    2f8c:	c2 01       	movw	r24, r4
    2f8e:	b1 01       	movw	r22, r2
    2f90:	a1 d1       	rcall	.+834    	; 0x32d4 <__subsf3>
    2f92:	20 e0       	ldi	r18, 0x00	; 0
    2f94:	30 ea       	ldi	r19, 0xA0	; 160
    2f96:	47 e8       	ldi	r20, 0x87	; 135
    2f98:	5f e3       	ldi	r21, 0x3F	; 63
    2f9a:	54 d3       	rcall	.+1704   	; 0x3644 <__mulsf3>
    2f9c:	20 e0       	ldi	r18, 0x00	; 0
    2f9e:	30 e0       	ldi	r19, 0x00	; 0
    2fa0:	48 ec       	ldi	r20, 0xC8	; 200
    2fa2:	51 e4       	ldi	r21, 0x41	; 65
    2fa4:	98 d1       	rcall	.+816    	; 0x32d6 <__addsf3>
    2fa6:	60 93 ad 03 	sts	0x03AD, r22	; 0x8003ad <g_temp>
    2faa:	70 93 ae 03 	sts	0x03AE, r23	; 0x8003ae <g_temp+0x1>
    2fae:	80 93 af 03 	sts	0x03AF, r24	; 0x8003af <g_temp+0x2>
    2fb2:	90 93 b0 03 	sts	0x03B0, r25	; 0x8003b0 <g_temp+0x3>
    2fb6:	ff be       	out	0x3f, r15	; 63
    2fb8:	80 91 ab 03 	lds	r24, 0x03AB	; 0x8003ab <g_status>
    2fbc:	80 ff       	sbrs	r24, 0
    2fbe:	02 c0       	rjmp	.+4      	; 0x2fc4 <s_task+0x17e>
    2fc0:	f4 d8       	rcall	.-3608   	; 0x21aa <lcd_animation_loop>
    2fc2:	1e c0       	rjmp	.+60     	; 0x3000 <s_task+0x1ba>
    2fc4:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <s_last_animation.3046>
    2fc8:	88 23       	and	r24, r24
    2fca:	d1 f0       	breq	.+52     	; 0x3000 <s_task+0x1ba>
    2fcc:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <s_last_animation.3046>
    2fd0:	0e 94 0d 0d 	call	0x1a1a	; 0x1a1a <lcd_cls>
    2fd4:	ee e6       	ldi	r30, 0x6E	; 110
    2fd6:	f2 e0       	ldi	r31, 0x02	; 2
    2fd8:	de 01       	movw	r26, r28
    2fda:	11 96       	adiw	r26, 0x01	; 1
    2fdc:	86 2d       	mov	r24, r6
    2fde:	01 90       	ld	r0, Z+
    2fe0:	0d 92       	st	X+, r0
    2fe2:	8a 95       	dec	r24
    2fe4:	e1 f7       	brne	.-8      	; 0x2fde <s_task+0x198>
    2fe6:	89 dc       	rcall	.-1774   	; 0x28fa <lcd_get_sysfont>
    2fe8:	9c 01       	movw	r18, r24
    2fea:	40 e0       	ldi	r20, 0x00	; 0
    2fec:	60 e0       	ldi	r22, 0x00	; 0
    2fee:	ce 01       	movw	r24, r28
    2ff0:	01 96       	adiw	r24, 0x01	; 1
    2ff2:	0e 94 e5 07 	call	0xfca	; 0xfca <gfx_mono_draw_string>
    2ff6:	80 91 ab 03 	lds	r24, 0x03AB	; 0x8003ab <g_status>
    2ffa:	82 60       	ori	r24, 0x02	; 2
    2ffc:	80 93 ab 03 	sts	0x03AB, r24	; 0x8003ab <g_status>
    3000:	71 10       	cpse	r7, r1
    3002:	4d cf       	rjmp	.-358    	; 0x2e9e <s_task+0x58>
    3004:	ac 96       	adiw	r28, 0x2c	; 44
    3006:	0f b6       	in	r0, 0x3f	; 63
    3008:	f8 94       	cli
    300a:	de bf       	out	0x3e, r29	; 62
    300c:	0f be       	out	0x3f, r0	; 63
    300e:	cd bf       	out	0x3d, r28	; 61
    3010:	df 91       	pop	r29
    3012:	cf 91       	pop	r28
    3014:	1f 91       	pop	r17
    3016:	0f 91       	pop	r16
    3018:	ff 90       	pop	r15
    301a:	ef 90       	pop	r14
    301c:	df 90       	pop	r13
    301e:	cf 90       	pop	r12
    3020:	bf 90       	pop	r11
    3022:	af 90       	pop	r10
    3024:	9f 90       	pop	r9
    3026:	8f 90       	pop	r8
    3028:	7f 90       	pop	r7
    302a:	6f 90       	pop	r6
    302c:	5f 90       	pop	r5
    302e:	4f 90       	pop	r4
    3030:	3f 90       	pop	r3
    3032:	2f 90       	pop	r2
    3034:	08 95       	ret

00003036 <main>:
}

int main (void)
{
    3036:	ef 92       	push	r14
    3038:	ff 92       	push	r15
    303a:	0f 93       	push	r16
    303c:	1f 93       	push	r17
    303e:	cf 93       	push	r28
    3040:	df 93       	push	r29
    3042:	00 d0       	rcall	.+0      	; 0x3044 <main+0xe>
    3044:	00 d0       	rcall	.+0      	; 0x3046 <main+0x10>
    3046:	1f 92       	push	r1
    3048:	cd b7       	in	r28, 0x3d	; 61
    304a:	de b7       	in	r29, 0x3e	; 62
{
	/* This function is called prior enabled interrupts and thus does not lock interrupts,
	 * most critical pins are handled first.
	 */

	PORTC = 0b01111110;		// PC0: LDR-ADC in-NoPU, PC1: SW_I in-PU, PC2: SW_Q in-PU, PC3: LCD-CS out-HI
    304c:	8e e7       	ldi	r24, 0x7E	; 126
    304e:	88 b9       	out	0x08, r24	; 8
	DDRC  = 0b00001000;		// PC4: I2C-SDA in-PU-AF-TWI, PC5: I2C-SCL in-PU-AF-TWI, PC6: RESET in-PU, PC7: -
    3050:	88 e0       	ldi	r24, 0x08	; 8
    3052:	87 b9       	out	0x07, r24	; 7

	PORTB = 0b00010100;		// PB0: LCD-CD out-LO, PB1: AUDIO out-AF-OC1A, PB2: SW_P in-PU, PB3: LCDBL out-AF-OC2A,
    3054:	84 e1       	ldi	r24, 0x14	; 20
    3056:	85 b9       	out	0x05, r24	; 5
	DDRB  = 0b11111011;		// PB4: LCD-R/!W out-HI, PB5: LCD-EN out-LO, PB6: LEDRD out-LO, LEDGN out-LO
    3058:	8b ef       	ldi	r24, 0xFB	; 251
    305a:	84 b9       	out	0x04, r24	; 4

	PORTD = 0xff;			// PD0..PD7: LCD-D0..LCD-D7 in-PU
    305c:	8f ef       	ldi	r24, 0xFF	; 255
    305e:	8b b9       	out	0x0b, r24	; 11
	DDRD  = 0x00;
    3060:	1a b8       	out	0x0a, r1	; 10

	// Analog input: Digital Disable Register
	DIDR0 = 0b00000001;		// PC0: LDR-ADC
    3062:	0f 2e       	mov	r0, r31
    3064:	fe e7       	ldi	r31, 0x7E	; 126
    3066:	ef 2e       	mov	r14, r31
    3068:	f1 2c       	mov	r15, r1
    306a:	f0 2d       	mov	r31, r0
    306c:	11 e0       	ldi	r17, 0x01	; 1
    306e:	f7 01       	movw	r30, r14
    3070:	10 83       	st	Z, r17

	/* Rapid I/O settings */
	s_io_preinit();

	/* Init of sub-modules */
	sysclk_init();	PRR = 0b11101011;			// For debugging this module has to be powered on, again
    3072:	0e 94 dc 03 	call	0x7b8	; 0x7b8 <sysclk_init>
    3076:	8b ee       	ldi	r24, 0xEB	; 235
    3078:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>
static void s_tc_init(void)
{
	/* This function is called prior enabled interrupts and thus does not lock interrupts. */

	/* Timer Synchronous Mode - prepare for  s_tc_start(void) */
	GTCCR = _BV(TSM)							// Timer Synchronous Mode active
    307c:	03 e8       	ldi	r16, 0x83	; 131
    307e:	03 bd       	out	0x23, r16	; 35
	{
	}

	/* TC1 - OC1A: Audio output @ 16-bit counter PWM, used: 10-bit resolution - overflows with 15625 Hz */
	{
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    3080:	68 e0       	ldi	r22, 0x08	; 8
    3082:	80 e0       	ldi	r24, 0x00	; 0
    3084:	0e 94 f5 03 	call	0x7ea	; 0x7ea <sysclk_enable_module>

		TCCR1A  = (0b10  << COM1A0)		 		// HI --> LO when compare value is reached - non-inverted PWM mode
    3088:	82 e8       	ldi	r24, 0x82	; 130
    308a:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
				| (0b10  << WGM10);				// WGM: 0b0110 = Fast PWM 9 bit

		TCCR1B  = ( 0b01 << WGM12)
    308e:	89 e0       	ldi	r24, 0x09	; 9
    3090:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
				| (0b001 << CS10);				// CLKio DIV1 = 8 MHz

		TCNT1H  = 0b00000000           ;		// Clear current value for synchronous start (when restarting without reset)
    3094:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
		barrier();
		TCNT1L	=            0b00000000;
    3098:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>

		OCR1AH  =        0b1           ;		// Mid-range compare value for zero audio output
    309c:	10 93 89 00 	sts	0x0089, r17	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
		OCR1AL  =            0b00000000;
    30a0:	10 92 88 00 	sts	0x0088, r1	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>

		TIMSK1  = _BV(TOIE1);					// TOIE1 interrupt
    30a4:	10 93 6f 00 	sts	0x006F, r17	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
		TIFR1   = 0b00100111;					// Clear all flags (when restarting without reset)
    30a8:	87 e2       	ldi	r24, 0x27	; 39
    30aa:	86 bb       	out	0x16, r24	; 22
	}

	/* TC2 - OC2A: LCD backlight w/ 8-bit resolution - overflows with abt. 61 Hz */
	{
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    30ac:	60 e4       	ldi	r22, 0x40	; 64
    30ae:	80 e0       	ldi	r24, 0x00	; 0
    30b0:	0e 94 f5 03 	call	0x7ea	; 0x7ea <sysclk_enable_module>

		TCCR2A  = (0b10  << COM2A0)				// HI --> LO when compare value is reached - non-inverted PWM mode
    30b4:	00 93 b0 00 	sts	0x00B0, r16	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
				| (0b11  << WGM20);				// WGM: 0b011 = Fast PWM mode 8 bit

		TCCR2B  = ( 0b0  << WGM22)
    30b8:	85 e0       	ldi	r24, 0x05	; 5
    30ba:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
				| (0b101 << CS20);				// CLKio DIV 128 = 62500 Hz --> / 2**8 = 244 Hz looping rate

		TCNT2   = 0;							// Clear current value for synchronous start (when restarting without reset)
    30be:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__TEXT_REGION_LENGTH__+0x7e00b2>

		OCR2A   = 0x00;							// LCD backlight dimmed down
    30c2:	10 92 b3 00 	sts	0x00B3, r1	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>

		TIMSK2  = 0b00000000;					// No interrupts
    30c6:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
		TIFR2   = 0b00000111;					// Clear all flags
    30ca:	87 e0       	ldi	r24, 0x07	; 7
    30cc:	87 bb       	out	0x17, r24	; 23

		ASSR    = 0;							// No async. TOSC1 mode
    30ce:	10 92 b6 00 	sts	0x00B6, r1	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7e00b6>
}


static void s_adc_init(void)
{
	sysclk_enable_module(POWER_RED_REG0, PRADC_bm);	// enable ADC sub-module
    30d2:	61 e0       	ldi	r22, 0x01	; 1
    30d4:	80 e0       	ldi	r24, 0x00	; 0
    30d6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <sysclk_enable_module>
 * \param pinmask   ADC pin bitmask
 */
static inline void adc_disable_digital_inputs(uint8_t pinmask)
{
#if defined(DIDR0)
	DIDR0 = pinmask;
    30da:	f7 01       	movw	r30, r14
    30dc:	10 83       	st	Z, r17
 *
 * \param prescaler   ADC clock prescaler
 */
static inline void adc_init(enum adc_prescaler prescaler)
{
	ADCSRA = (uint8_t)prescaler | (1 << ADEN);
    30de:	ea e7       	ldi	r30, 0x7A	; 122
    30e0:	f0 e0       	ldi	r31, 0x00	; 0
    30e2:	87 e8       	ldi	r24, 0x87	; 135
    30e4:	80 83       	st	Z, r24
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
    30e6:	80 ec       	ldi	r24, 0xC0	; 192
    30e8:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
	adc_disable_digital_inputs(_BV(ADC0D));		// disable the digital input on the ADC0 port

	adc_init(ADC_PRESCALER_DIV128);
	adc_set_admux(ADC_MUX_ADC0 | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);

	ADCSRA |= _BV(ADIF);						// clear interrupt status bit by setting it to clear
    30ec:	80 81       	ld	r24, Z
    30ee:	80 61       	ori	r24, 0x10	; 16
    30f0:	80 83       	st	Z, r24
}

/*  \brief Enable ADC interrupt */
static inline void adc_enable_interrupt(void)
{
	ADCSRA |= (1 << ADIE);
    30f2:	80 81       	ld	r24, Z
    30f4:	88 60       	ori	r24, 0x08	; 8
    30f6:	80 83       	st	Z, r24
 */
static inline void adc_set_autotrigger_source(enum adc_auto_trigger_source trg)
{
	uint8_t temp;

	temp = (ADC_ADTS_REG & ~(ADC_ADTS_SOURCE_MASK));
    30f8:	ab e7       	ldi	r26, 0x7B	; 123
    30fa:	b0 e0       	ldi	r27, 0x00	; 0
    30fc:	8c 91       	ld	r24, X
    30fe:	88 7f       	andi	r24, 0xF8	; 248
	temp |= (uint8_t)trg;
    3100:	86 60       	ori	r24, 0x06	; 6
	ADC_ADTS_REG = temp;
    3102:	8c 93       	st	X, r24
}

/*  \brief Enable ADC Auto Trigger */
static inline void adc_enable_autotrigger(void)
{
	ADCSRA |= (1 << ADATE);
    3104:	80 81       	ld	r24, Z
    3106:	80 62       	ori	r24, 0x20	; 32
    3108:	80 83       	st	Z, r24
	ioport_init();
	s_tc_init();
	s_adc_init();

	/* I/O pins go active here */
	board_init();
    310a:	4a de       	rcall	.-876    	; 0x2da0 <board_init>
//@}
static inline reset_cause_t reset_cause_get_causes(void)
{
#if (MEGA_XX4 ||MEGA_XX4_A || MEGA_XX8 || MEGA_XX8_A || \
	MEGA_XX || MEGA_XX_UN2 || MEGA_XX0_1 || MEGA_RF || MEGA_UNCATEGORIZED) && !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t temp_mcsr = MCUSR ;
    310c:	84 b7       	in	r24, 0x34	; 52
    310e:	98 2f       	mov	r25, r24
    3110:	97 70       	andi	r25, 0x07	; 7

	reset_cause_t rc = reset_cause_get_causes();
	if (rc & CHIP_RESET_CAUSE_EXTRST	||
		rc & CHIP_RESET_CAUSE_BOD_CPU	||
    3112:	11 f4       	brne	.+4      	; 0x3118 <main+0xe2>
		rc & CHIP_RESET_CAUSE_POR		||
    3114:	81 11       	cpse	r24, r1
    3116:	2e c0       	rjmp	.+92     	; 0x3174 <main+0x13e>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3118:	8f b7       	in	r24, 0x3f	; 63
    311a:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    311c:	f8 94       	cli
	return flags;
    311e:	9d 81       	ldd	r25, Y+5	; 0x05
/* HELPERS */

static void s_reset_global_vars(void)
{
	irqflags_t flags	= cpu_irq_save();
	cpu_irq_disable();
    3120:	f8 94       	cli

	g_adc_state			= ADC_STATE_PRE_LDR;
    3122:	10 92 b9 03 	sts	0x03B9, r1	; 0x8003b9 <g_adc_state>
	g_adc_ldr			= 0.f;
    3126:	10 92 b5 03 	sts	0x03B5, r1	; 0x8003b5 <g_adc_ldr>
    312a:	10 92 b6 03 	sts	0x03B6, r1	; 0x8003b6 <g_adc_ldr+0x1>
    312e:	10 92 b7 03 	sts	0x03B7, r1	; 0x8003b7 <g_adc_ldr+0x2>
    3132:	10 92 b8 03 	sts	0x03B8, r1	; 0x8003b8 <g_adc_ldr+0x3>
	g_adc_temp			= 0.f;
    3136:	10 92 b1 03 	sts	0x03B1, r1	; 0x8003b1 <g_adc_temp>
    313a:	10 92 b2 03 	sts	0x03B2, r1	; 0x8003b2 <g_adc_temp+0x1>
    313e:	10 92 b3 03 	sts	0x03B3, r1	; 0x8003b3 <g_adc_temp+0x2>
    3142:	10 92 b4 03 	sts	0x03B4, r1	; 0x8003b4 <g_adc_temp+0x3>

	g_temp				= 25.f;
    3146:	40 e0       	ldi	r20, 0x00	; 0
    3148:	50 e0       	ldi	r21, 0x00	; 0
    314a:	68 ec       	ldi	r22, 0xC8	; 200
    314c:	71 e4       	ldi	r23, 0x41	; 65
    314e:	40 93 ad 03 	sts	0x03AD, r20	; 0x8003ad <g_temp>
    3152:	50 93 ae 03 	sts	0x03AE, r21	; 0x8003ae <g_temp+0x1>
    3156:	60 93 af 03 	sts	0x03AF, r22	; 0x8003af <g_temp+0x2>
    315a:	70 93 b0 03 	sts	0x03B0, r23	; 0x8003b0 <g_temp+0x3>
	g_lcdbl_dimmer		= 64;
    315e:	80 e4       	ldi	r24, 0x40	; 64
    3160:	80 93 ac 03 	sts	0x03AC, r24	; 0x8003ac <g_lcdbl_dimmer>

	g_status.doAnimation = false;
    3164:	80 91 ab 03 	lds	r24, 0x03AB	; 0x8003ab <g_status>
	g_status.isAnimationStopped = false;
    3168:	8e 7f       	andi	r24, 0xFE	; 254
    316a:	8d 7f       	andi	r24, 0xFD	; 253
    316c:	80 93 ab 03 	sts	0x03AB, r24	; 0x8003ab <g_status>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3170:	9f bf       	out	0x3f, r25	; 63
    3172:	0d c0       	rjmp	.+26     	; 0x318e <main+0x158>
		rc & CHIP_RESET_CAUSE_POR		||
		!rc) {
		s_reset_global_vars();
	} else {
		/* DEBUG */
		g_u32_DEBUG21 = rc;
    3174:	90 e0       	ldi	r25, 0x00	; 0
    3176:	a0 e0       	ldi	r26, 0x00	; 0
    3178:	b0 e0       	ldi	r27, 0x00	; 0
    317a:	80 93 7f 03 	sts	0x037F, r24	; 0x80037f <g_u32_DEBUG21>
    317e:	90 93 80 03 	sts	0x0380, r25	; 0x800380 <g_u32_DEBUG21+0x1>
    3182:	a0 93 81 03 	sts	0x0381, r26	; 0x800381 <g_u32_DEBUG21+0x2>
    3186:	b0 93 82 03 	sts	0x0382, r27	; 0x800382 <g_u32_DEBUG21+0x3>
		asm_break();
    318a:	0e 94 0e 08 	call	0x101c	; 0x101c <asm_break>
	sysclk_disable_module(POWER_RED_REG0, PRADC_bm);	// disable ADC sub-module
}

static void s_twi_init(uint8_t twi_addr, uint8_t twi_addr_bm)
{
	sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    318e:	60 e8       	ldi	r22, 0x80	; 128
    3190:	80 e0       	ldi	r24, 0x00	; 0
    3192:	0e 94 f5 03 	call	0x7ea	; 0x7ea <sysclk_enable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3196:	8f b7       	in	r24, 0x3f	; 63
    3198:	8c 83       	std	Y+4, r24	; 0x04
	cpu_irq_disable();
    319a:	f8 94       	cli
	return flags;
    319c:	8c 81       	ldd	r24, Y+4	; 0x04

	irqflags_t flags = cpu_irq_save();

	TWSR = (0b00 << TWPS0);						// Prescaler value = 1
    319e:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	TWBR = 2;									// TWI bit-rate = 400 kBit/sec @ 8 MHz when master mode active
    31a2:	92 e0       	ldi	r25, 0x02	; 2
    31a4:	90 93 b8 00 	sts	0x00B8, r25	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>

	TWAR  = (twi_addr    << 1) /* | (TWI_SLAVE_ADDR_GCE << TWGCE)*/ ;
    31a8:	94 e4       	ldi	r25, 0x44	; 68
    31aa:	90 93 ba 00 	sts	0x00BA, r25	; 0x8000ba <__TEXT_REGION_LENGTH__+0x7e00ba>
	TWAMR = (twi_addr_bm << 1);
    31ae:	10 92 bd 00 	sts	0x00BD, r1	; 0x8000bd <__TEXT_REGION_LENGTH__+0x7e00bd>

	TWCR = _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// Enable Acknowledge, ENable TWI port, Interrupt Enable, no START or STOP bit
    31b2:	95 e4       	ldi	r25, 0x45	; 69
    31b4:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    31b8:	8f bf       	out	0x3f, r24	; 63

	/* I2C interface - 10 MHz-Ref-Osc. second display */
	s_twi_init(TWI_SLAVE_ADDR_10MHZREFOSC, TWI_SLAVE_ADDR_BM);

	/* All interrupt sources prepared here - IRQ activation */
	cpu_irq_enable();
    31ba:	78 94       	sei
	/* TC0: not in use */
	/* TC1: Audio output @ 16-bit counter PWM, used: 10-bit resolution */
	/* TC2: LCD backlight w/ 8-bit resolution */
	{
		/* Timer Synchronous Mode - trigger */
		GTCCR = 0;								// trigger the sync for all counters
    31bc:	13 bc       	out	0x23, r1	; 35

	/* Start of sub-modules */
	s_tc_start();								// All clocks and PWM timers start here

	/* Initialize external components */
	lcd_init();
    31be:	a0 db       	rcall	.-2240   	; 0x2900 <lcd_init>
	lcd_test(0b11110001);						// Debugging purposes
    31c0:	81 ef       	ldi	r24, 0xF1	; 241
    31c2:	4b d9       	rcall	.-3434   	; 0x245a <lcd_test>


	/* main loop */
	runmode = 1;
    31c4:	81 e0       	ldi	r24, 0x01	; 1
    31c6:	80 93 7e 03 	sts	0x037E, r24	; 0x80037e <runmode>
	} while (more);
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
    31ca:	11 e0       	ldi	r17, 0x01	; 1


	/* main loop */
	runmode = 1;
    while (runmode) {
	    s_task();
    31cc:	3c de       	rcall	.-904    	; 0x2e46 <s_task>
	} while (more);
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
    31ce:	13 bf       	out	0x33, r17	; 51
		  | _BV(SE);							// enable sleep command

	__asm__ __volatile__ ("sleep" ::: "memory");
    31d0:	88 95       	sleep

	SMCR &= ~(_BV(SE));							// disable sleep command
    31d2:	83 b7       	in	r24, 0x33	; 51
    31d4:	8e 7f       	andi	r24, 0xFE	; 254
    31d6:	83 bf       	out	0x33, r24	; 51
	lcd_test(0b11110001);						// Debugging purposes


	/* main loop */
	runmode = 1;
    while (runmode) {
    31d8:	80 91 7e 03 	lds	r24, 0x037E	; 0x80037e <runmode>
    31dc:	81 11       	cpse	r24, r1
    31de:	f6 cf       	rjmp	.-20     	; 0x31cc <main+0x196>
	    s_enter_sleep(SLEEP_MODE_IDLE);
    }


	/* Shutdown external components */
	lcd_shutdown();
    31e0:	a4 db       	rcall	.-2232   	; 0x292a <lcd_shutdown>

	cpu_irq_disable();
    31e2:	f8 94       	cli

	/* disable sub-modules */
	ACSR |= _BV(ACD);							// disable AnalogCompare sub-module
    31e4:	80 b7       	in	r24, 0x30	; 48
    31e6:	80 68       	ori	r24, 0x80	; 128
    31e8:	80 bf       	out	0x30, r24	; 48

	sysclk_disable_module(POWER_RED_REG0, PRSPI_bm);
    31ea:	64 e0       	ldi	r22, 0x04	; 4
    31ec:	80 e0       	ldi	r24, 0x00	; 0
    31ee:	0e 94 0b 04 	call	0x816	; 0x816 <sysclk_disable_module>
	sysclk_disable_module(POWER_RED_REG0, PRUSART0_bm);
    31f2:	62 e0       	ldi	r22, 0x02	; 2
    31f4:	80 e0       	ldi	r24, 0x00	; 0
    31f6:	0e 94 0b 04 	call	0x816	; 0x816 <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    31fa:	8f b7       	in	r24, 0x3f	; 63
    31fc:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
    31fe:	f8 94       	cli
	return flags;
    3200:	8b 81       	ldd	r24, Y+3	; 0x03

static void s_twi_disable(void)
{
	irqflags_t flags = cpu_irq_save();

	TWCR = _BV(TWEN);							// disable the interrupt source
    3202:	ec eb       	ldi	r30, 0xBC	; 188
    3204:	f0 e0       	ldi	r31, 0x00	; 0
    3206:	94 e0       	ldi	r25, 0x04	; 4
    3208:	90 83       	st	Z, r25
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    320a:	3c 98       	cbi	0x07, 4	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
    320c:	44 9a       	sbi	0x08, 4	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    320e:	3d 98       	cbi	0x07, 5	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
    3210:	45 9a       	sbi	0x08, 5	; 8
	ioport_set_pin_mode(SDA_GPIO, IOPORT_MODE_PULLUP);

	ioport_set_pin_dir(SCL_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(SCL_GPIO, IOPORT_MODE_PULLUP);

	TWCR = 0;									// disable the TWI port
    3212:	10 82       	st	Z, r1
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3214:	8f bf       	out	0x3f, r24	; 63

	cpu_irq_restore(flags);

	sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
    3216:	60 e8       	ldi	r22, 0x80	; 128
    3218:	80 e0       	ldi	r24, 0x00	; 0
    321a:	0e 94 0b 04 	call	0x816	; 0x816 <sysclk_disable_module>
}

/*  \brief Disable ADC interrupt */
static inline void adc_disable_interrupt(void)
{
	ADCSRA &= ~(1 << ADIE);
    321e:	ea e7       	ldi	r30, 0x7A	; 122
    3220:	f0 e0       	ldi	r31, 0x00	; 0
    3222:	80 81       	ld	r24, Z
    3224:	87 7f       	andi	r24, 0xF7	; 247
    3226:	80 83       	st	Z, r24
}

/*  \brief Disable ADC Auto Trigger */
static inline void adc_disable_autotrigger(void)
{
	ADCSRA &= ~(1 << ADATE);
    3228:	80 81       	ld	r24, Z
    322a:	8f 7d       	andi	r24, 0xDF	; 223
    322c:	80 83       	st	Z, r24
 */
static inline void adc_set_autotrigger_source(enum adc_auto_trigger_source trg)
{
	uint8_t temp;

	temp = (ADC_ADTS_REG & ~(ADC_ADTS_SOURCE_MASK));
    322e:	eb e7       	ldi	r30, 0x7B	; 123
    3230:	f0 e0       	ldi	r31, 0x00	; 0
    3232:	80 81       	ld	r24, Z
    3234:	88 7f       	andi	r24, 0xF8	; 248
	temp |= (uint8_t)trg;
	ADC_ADTS_REG = temp;
    3236:	80 83       	st	Z, r24
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
    3238:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
 * \param pinmask   ADC pin bitmask
 */
static inline void adc_disable_digital_inputs(uint8_t pinmask)
{
#if defined(DIDR0)
	DIDR0 = pinmask;
    323c:	10 92 7e 00 	sts	0x007E, r1	; 0x80007e <__TEXT_REGION_LENGTH__+0x7e007e>
	adc_disable_autotrigger();
	adc_set_autotrigger_source(0);
	adc_set_admux(0);
	adc_disable_digital_inputs(0);

	sysclk_disable_module(POWER_RED_REG0, PRADC_bm);	// disable ADC sub-module
    3240:	61 e0       	ldi	r22, 0x01	; 1
    3242:	80 e0       	ldi	r24, 0x00	; 0
    3244:	0e 94 0b 04 	call	0x816	; 0x816 <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3248:	8f b7       	in	r24, 0x3f	; 63
    324a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    324c:	f8 94       	cli
	return flags;
    324e:	19 81       	ldd	r17, Y+1	; 0x01
{
	irqflags_t flags = cpu_irq_save();

	/* TC0: not in use */
	{
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
    3250:	60 e2       	ldi	r22, 0x20	; 32
    3252:	80 e0       	ldi	r24, 0x00	; 0
    3254:	0e 94 0b 04 	call	0x816	; 0x816 <sysclk_disable_module>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    3258:	21 98       	cbi	0x04, 1	; 4
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
    325a:	29 98       	cbi	0x05, 1	; 5
	{
		// bring pin to high Z mode to reduce audible plop noise
		ioport_set_pin_dir(AUDIO_PWM, IOPORT_DIR_INPUT);
		ioport_set_pin_mode(AUDIO_PWM, IOPORT_MODE_PULLDOWN);

		TCCR1A  = 0;							// release alternate port function
    325c:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
		TCCR1B  = 0;
    3260:	10 92 81 00 	sts	0x0081, r1	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
		TCCR1C  = 0;
    3264:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>

		TIMSK1  = 0;							// no interrupts
    3268:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>

		sysclk_disable_module(POWER_RED_REG0, PRTIM1_bm);
    326c:	68 e0       	ldi	r22, 0x08	; 8
    326e:	80 e0       	ldi	r24, 0x00	; 0
    3270:	0e 94 0b 04 	call	0x816	; 0x816 <sysclk_disable_module>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
    3274:	23 9a       	sbi	0x04, 3	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    3276:	2b 98       	cbi	0x05, 3	; 5
	/* TC2 - OC2A: LCD backlight w/ 8-bit resolution - overflows with abt. 61 Hz */
	{
		ioport_set_pin_dir(LCDBL_PWM, IOPORT_DIR_OUTPUT);
		ioport_set_pin_level(LCDBL_PWM, false);	// turn backlight off

		TCCR2A  = 0;							// release alternate port function
    3278:	10 92 b0 00 	sts	0x00B0, r1	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
		TCCR2B  = 0;
    327c:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>

		TIMSK2  = 0;							// no interrupts
    3280:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>

		ASSR    = 0;							// no async TOSC1 mode
    3284:	10 92 b6 00 	sts	0x00B6, r1	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7e00b6>

		sysclk_disable_module(POWER_RED_REG0, PRTIM2_bm);
    3288:	60 e4       	ldi	r22, 0x40	; 64
    328a:	80 e0       	ldi	r24, 0x00	; 0
    328c:	0e 94 0b 04 	call	0x816	; 0x816 <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3290:	8f b7       	in	r24, 0x3f	; 63
    3292:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    3294:	f8 94       	cli
	return flags;
    3296:	8a 81       	ldd	r24, Y+2	; 0x02
    3298:	5f 93       	push	r21
    329a:	50 e8       	ldi	r21, 0x80	; 128
    329c:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    32a0:	50 e0       	ldi	r21, 0x00	; 0
    32a2:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    32a6:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    32a8:	8f bf       	out	0x3f, r24	; 63
    32aa:	1f bf       	out	0x3f, r17	; 63
	} while (more);
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
    32ac:	89 e0       	ldi	r24, 0x09	; 9
    32ae:	83 bf       	out	0x33, r24	; 51
		  | _BV(SE);							// enable sleep command

	__asm__ __volatile__ ("sleep" ::: "memory");
    32b0:	88 95       	sleep

	SMCR &= ~(_BV(SE));							// disable sleep command
    32b2:	83 b7       	in	r24, 0x33	; 51
    32b4:	8e 7f       	andi	r24, 0xFE	; 254
    32b6:	83 bf       	out	0x33, r24	; 51
	s_tc_disable();

    s_enter_sleep(SLEEP_MODE_PWR_DOWN);

    return retcode;								// should never be reached
}
    32b8:	80 e0       	ldi	r24, 0x00	; 0
    32ba:	90 e0       	ldi	r25, 0x00	; 0
    32bc:	0f 90       	pop	r0
    32be:	0f 90       	pop	r0
    32c0:	0f 90       	pop	r0
    32c2:	0f 90       	pop	r0
    32c4:	0f 90       	pop	r0
    32c6:	df 91       	pop	r29
    32c8:	cf 91       	pop	r28
    32ca:	1f 91       	pop	r17
    32cc:	0f 91       	pop	r16
    32ce:	ff 90       	pop	r15
    32d0:	ef 90       	pop	r14
    32d2:	08 95       	ret

000032d4 <__subsf3>:
    32d4:	50 58       	subi	r21, 0x80	; 128

000032d6 <__addsf3>:
    32d6:	bb 27       	eor	r27, r27
    32d8:	aa 27       	eor	r26, r26
    32da:	0e d0       	rcall	.+28     	; 0x32f8 <__addsf3x>
    32dc:	75 c1       	rjmp	.+746    	; 0x35c8 <__fp_round>
    32de:	66 d1       	rcall	.+716    	; 0x35ac <__fp_pscA>
    32e0:	30 f0       	brcs	.+12     	; 0x32ee <__addsf3+0x18>
    32e2:	6b d1       	rcall	.+726    	; 0x35ba <__fp_pscB>
    32e4:	20 f0       	brcs	.+8      	; 0x32ee <__addsf3+0x18>
    32e6:	31 f4       	brne	.+12     	; 0x32f4 <__addsf3+0x1e>
    32e8:	9f 3f       	cpi	r25, 0xFF	; 255
    32ea:	11 f4       	brne	.+4      	; 0x32f0 <__addsf3+0x1a>
    32ec:	1e f4       	brtc	.+6      	; 0x32f4 <__addsf3+0x1e>
    32ee:	5b c1       	rjmp	.+694    	; 0x35a6 <__fp_nan>
    32f0:	0e f4       	brtc	.+2      	; 0x32f4 <__addsf3+0x1e>
    32f2:	e0 95       	com	r30
    32f4:	e7 fb       	bst	r30, 7
    32f6:	51 c1       	rjmp	.+674    	; 0x359a <__fp_inf>

000032f8 <__addsf3x>:
    32f8:	e9 2f       	mov	r30, r25
    32fa:	77 d1       	rcall	.+750    	; 0x35ea <__fp_split3>
    32fc:	80 f3       	brcs	.-32     	; 0x32de <__addsf3+0x8>
    32fe:	ba 17       	cp	r27, r26
    3300:	62 07       	cpc	r22, r18
    3302:	73 07       	cpc	r23, r19
    3304:	84 07       	cpc	r24, r20
    3306:	95 07       	cpc	r25, r21
    3308:	18 f0       	brcs	.+6      	; 0x3310 <__addsf3x+0x18>
    330a:	71 f4       	brne	.+28     	; 0x3328 <__addsf3x+0x30>
    330c:	9e f5       	brtc	.+102    	; 0x3374 <__addsf3x+0x7c>
    330e:	8f c1       	rjmp	.+798    	; 0x362e <__fp_zero>
    3310:	0e f4       	brtc	.+2      	; 0x3314 <__addsf3x+0x1c>
    3312:	e0 95       	com	r30
    3314:	0b 2e       	mov	r0, r27
    3316:	ba 2f       	mov	r27, r26
    3318:	a0 2d       	mov	r26, r0
    331a:	0b 01       	movw	r0, r22
    331c:	b9 01       	movw	r22, r18
    331e:	90 01       	movw	r18, r0
    3320:	0c 01       	movw	r0, r24
    3322:	ca 01       	movw	r24, r20
    3324:	a0 01       	movw	r20, r0
    3326:	11 24       	eor	r1, r1
    3328:	ff 27       	eor	r31, r31
    332a:	59 1b       	sub	r21, r25
    332c:	99 f0       	breq	.+38     	; 0x3354 <__addsf3x+0x5c>
    332e:	59 3f       	cpi	r21, 0xF9	; 249
    3330:	50 f4       	brcc	.+20     	; 0x3346 <__addsf3x+0x4e>
    3332:	50 3e       	cpi	r21, 0xE0	; 224
    3334:	68 f1       	brcs	.+90     	; 0x3390 <__addsf3x+0x98>
    3336:	1a 16       	cp	r1, r26
    3338:	f0 40       	sbci	r31, 0x00	; 0
    333a:	a2 2f       	mov	r26, r18
    333c:	23 2f       	mov	r18, r19
    333e:	34 2f       	mov	r19, r20
    3340:	44 27       	eor	r20, r20
    3342:	58 5f       	subi	r21, 0xF8	; 248
    3344:	f3 cf       	rjmp	.-26     	; 0x332c <__addsf3x+0x34>
    3346:	46 95       	lsr	r20
    3348:	37 95       	ror	r19
    334a:	27 95       	ror	r18
    334c:	a7 95       	ror	r26
    334e:	f0 40       	sbci	r31, 0x00	; 0
    3350:	53 95       	inc	r21
    3352:	c9 f7       	brne	.-14     	; 0x3346 <__addsf3x+0x4e>
    3354:	7e f4       	brtc	.+30     	; 0x3374 <__addsf3x+0x7c>
    3356:	1f 16       	cp	r1, r31
    3358:	ba 0b       	sbc	r27, r26
    335a:	62 0b       	sbc	r22, r18
    335c:	73 0b       	sbc	r23, r19
    335e:	84 0b       	sbc	r24, r20
    3360:	ba f0       	brmi	.+46     	; 0x3390 <__addsf3x+0x98>
    3362:	91 50       	subi	r25, 0x01	; 1
    3364:	a1 f0       	breq	.+40     	; 0x338e <__addsf3x+0x96>
    3366:	ff 0f       	add	r31, r31
    3368:	bb 1f       	adc	r27, r27
    336a:	66 1f       	adc	r22, r22
    336c:	77 1f       	adc	r23, r23
    336e:	88 1f       	adc	r24, r24
    3370:	c2 f7       	brpl	.-16     	; 0x3362 <__addsf3x+0x6a>
    3372:	0e c0       	rjmp	.+28     	; 0x3390 <__addsf3x+0x98>
    3374:	ba 0f       	add	r27, r26
    3376:	62 1f       	adc	r22, r18
    3378:	73 1f       	adc	r23, r19
    337a:	84 1f       	adc	r24, r20
    337c:	48 f4       	brcc	.+18     	; 0x3390 <__addsf3x+0x98>
    337e:	87 95       	ror	r24
    3380:	77 95       	ror	r23
    3382:	67 95       	ror	r22
    3384:	b7 95       	ror	r27
    3386:	f7 95       	ror	r31
    3388:	9e 3f       	cpi	r25, 0xFE	; 254
    338a:	08 f0       	brcs	.+2      	; 0x338e <__addsf3x+0x96>
    338c:	b3 cf       	rjmp	.-154    	; 0x32f4 <__addsf3+0x1e>
    338e:	93 95       	inc	r25
    3390:	88 0f       	add	r24, r24
    3392:	08 f0       	brcs	.+2      	; 0x3396 <__addsf3x+0x9e>
    3394:	99 27       	eor	r25, r25
    3396:	ee 0f       	add	r30, r30
    3398:	97 95       	ror	r25
    339a:	87 95       	ror	r24
    339c:	08 95       	ret

0000339e <__cmpsf2>:
    339e:	d9 d0       	rcall	.+434    	; 0x3552 <__fp_cmp>
    33a0:	08 f4       	brcc	.+2      	; 0x33a4 <__cmpsf2+0x6>
    33a2:	81 e0       	ldi	r24, 0x01	; 1
    33a4:	08 95       	ret

000033a6 <__divsf3>:
    33a6:	0c d0       	rcall	.+24     	; 0x33c0 <__divsf3x>
    33a8:	0f c1       	rjmp	.+542    	; 0x35c8 <__fp_round>
    33aa:	07 d1       	rcall	.+526    	; 0x35ba <__fp_pscB>
    33ac:	40 f0       	brcs	.+16     	; 0x33be <__divsf3+0x18>
    33ae:	fe d0       	rcall	.+508    	; 0x35ac <__fp_pscA>
    33b0:	30 f0       	brcs	.+12     	; 0x33be <__divsf3+0x18>
    33b2:	21 f4       	brne	.+8      	; 0x33bc <__divsf3+0x16>
    33b4:	5f 3f       	cpi	r21, 0xFF	; 255
    33b6:	19 f0       	breq	.+6      	; 0x33be <__divsf3+0x18>
    33b8:	f0 c0       	rjmp	.+480    	; 0x359a <__fp_inf>
    33ba:	51 11       	cpse	r21, r1
    33bc:	39 c1       	rjmp	.+626    	; 0x3630 <__fp_szero>
    33be:	f3 c0       	rjmp	.+486    	; 0x35a6 <__fp_nan>

000033c0 <__divsf3x>:
    33c0:	14 d1       	rcall	.+552    	; 0x35ea <__fp_split3>
    33c2:	98 f3       	brcs	.-26     	; 0x33aa <__divsf3+0x4>

000033c4 <__divsf3_pse>:
    33c4:	99 23       	and	r25, r25
    33c6:	c9 f3       	breq	.-14     	; 0x33ba <__divsf3+0x14>
    33c8:	55 23       	and	r21, r21
    33ca:	b1 f3       	breq	.-20     	; 0x33b8 <__divsf3+0x12>
    33cc:	95 1b       	sub	r25, r21
    33ce:	55 0b       	sbc	r21, r21
    33d0:	bb 27       	eor	r27, r27
    33d2:	aa 27       	eor	r26, r26
    33d4:	62 17       	cp	r22, r18
    33d6:	73 07       	cpc	r23, r19
    33d8:	84 07       	cpc	r24, r20
    33da:	38 f0       	brcs	.+14     	; 0x33ea <__divsf3_pse+0x26>
    33dc:	9f 5f       	subi	r25, 0xFF	; 255
    33de:	5f 4f       	sbci	r21, 0xFF	; 255
    33e0:	22 0f       	add	r18, r18
    33e2:	33 1f       	adc	r19, r19
    33e4:	44 1f       	adc	r20, r20
    33e6:	aa 1f       	adc	r26, r26
    33e8:	a9 f3       	breq	.-22     	; 0x33d4 <__divsf3_pse+0x10>
    33ea:	33 d0       	rcall	.+102    	; 0x3452 <__divsf3_pse+0x8e>
    33ec:	0e 2e       	mov	r0, r30
    33ee:	3a f0       	brmi	.+14     	; 0x33fe <__divsf3_pse+0x3a>
    33f0:	e0 e8       	ldi	r30, 0x80	; 128
    33f2:	30 d0       	rcall	.+96     	; 0x3454 <__divsf3_pse+0x90>
    33f4:	91 50       	subi	r25, 0x01	; 1
    33f6:	50 40       	sbci	r21, 0x00	; 0
    33f8:	e6 95       	lsr	r30
    33fa:	00 1c       	adc	r0, r0
    33fc:	ca f7       	brpl	.-14     	; 0x33f0 <__divsf3_pse+0x2c>
    33fe:	29 d0       	rcall	.+82     	; 0x3452 <__divsf3_pse+0x8e>
    3400:	fe 2f       	mov	r31, r30
    3402:	27 d0       	rcall	.+78     	; 0x3452 <__divsf3_pse+0x8e>
    3404:	66 0f       	add	r22, r22
    3406:	77 1f       	adc	r23, r23
    3408:	88 1f       	adc	r24, r24
    340a:	bb 1f       	adc	r27, r27
    340c:	26 17       	cp	r18, r22
    340e:	37 07       	cpc	r19, r23
    3410:	48 07       	cpc	r20, r24
    3412:	ab 07       	cpc	r26, r27
    3414:	b0 e8       	ldi	r27, 0x80	; 128
    3416:	09 f0       	breq	.+2      	; 0x341a <__divsf3_pse+0x56>
    3418:	bb 0b       	sbc	r27, r27
    341a:	80 2d       	mov	r24, r0
    341c:	bf 01       	movw	r22, r30
    341e:	ff 27       	eor	r31, r31
    3420:	93 58       	subi	r25, 0x83	; 131
    3422:	5f 4f       	sbci	r21, 0xFF	; 255
    3424:	2a f0       	brmi	.+10     	; 0x3430 <__divsf3_pse+0x6c>
    3426:	9e 3f       	cpi	r25, 0xFE	; 254
    3428:	51 05       	cpc	r21, r1
    342a:	68 f0       	brcs	.+26     	; 0x3446 <__divsf3_pse+0x82>
    342c:	b6 c0       	rjmp	.+364    	; 0x359a <__fp_inf>
    342e:	00 c1       	rjmp	.+512    	; 0x3630 <__fp_szero>
    3430:	5f 3f       	cpi	r21, 0xFF	; 255
    3432:	ec f3       	brlt	.-6      	; 0x342e <__divsf3_pse+0x6a>
    3434:	98 3e       	cpi	r25, 0xE8	; 232
    3436:	dc f3       	brlt	.-10     	; 0x342e <__divsf3_pse+0x6a>
    3438:	86 95       	lsr	r24
    343a:	77 95       	ror	r23
    343c:	67 95       	ror	r22
    343e:	b7 95       	ror	r27
    3440:	f7 95       	ror	r31
    3442:	9f 5f       	subi	r25, 0xFF	; 255
    3444:	c9 f7       	brne	.-14     	; 0x3438 <__divsf3_pse+0x74>
    3446:	88 0f       	add	r24, r24
    3448:	91 1d       	adc	r25, r1
    344a:	96 95       	lsr	r25
    344c:	87 95       	ror	r24
    344e:	97 f9       	bld	r25, 7
    3450:	08 95       	ret
    3452:	e1 e0       	ldi	r30, 0x01	; 1
    3454:	66 0f       	add	r22, r22
    3456:	77 1f       	adc	r23, r23
    3458:	88 1f       	adc	r24, r24
    345a:	bb 1f       	adc	r27, r27
    345c:	62 17       	cp	r22, r18
    345e:	73 07       	cpc	r23, r19
    3460:	84 07       	cpc	r24, r20
    3462:	ba 07       	cpc	r27, r26
    3464:	20 f0       	brcs	.+8      	; 0x346e <__divsf3_pse+0xaa>
    3466:	62 1b       	sub	r22, r18
    3468:	73 0b       	sbc	r23, r19
    346a:	84 0b       	sbc	r24, r20
    346c:	ba 0b       	sbc	r27, r26
    346e:	ee 1f       	adc	r30, r30
    3470:	88 f7       	brcc	.-30     	; 0x3454 <__divsf3_pse+0x90>
    3472:	e0 95       	com	r30
    3474:	08 95       	ret

00003476 <__fixsfsi>:
    3476:	04 d0       	rcall	.+8      	; 0x3480 <__fixunssfsi>
    3478:	68 94       	set
    347a:	b1 11       	cpse	r27, r1
    347c:	d9 c0       	rjmp	.+434    	; 0x3630 <__fp_szero>
    347e:	08 95       	ret

00003480 <__fixunssfsi>:
    3480:	bc d0       	rcall	.+376    	; 0x35fa <__fp_splitA>
    3482:	88 f0       	brcs	.+34     	; 0x34a6 <__fixunssfsi+0x26>
    3484:	9f 57       	subi	r25, 0x7F	; 127
    3486:	90 f0       	brcs	.+36     	; 0x34ac <__fixunssfsi+0x2c>
    3488:	b9 2f       	mov	r27, r25
    348a:	99 27       	eor	r25, r25
    348c:	b7 51       	subi	r27, 0x17	; 23
    348e:	a0 f0       	brcs	.+40     	; 0x34b8 <__fixunssfsi+0x38>
    3490:	d1 f0       	breq	.+52     	; 0x34c6 <__fixunssfsi+0x46>
    3492:	66 0f       	add	r22, r22
    3494:	77 1f       	adc	r23, r23
    3496:	88 1f       	adc	r24, r24
    3498:	99 1f       	adc	r25, r25
    349a:	1a f0       	brmi	.+6      	; 0x34a2 <__fixunssfsi+0x22>
    349c:	ba 95       	dec	r27
    349e:	c9 f7       	brne	.-14     	; 0x3492 <__fixunssfsi+0x12>
    34a0:	12 c0       	rjmp	.+36     	; 0x34c6 <__fixunssfsi+0x46>
    34a2:	b1 30       	cpi	r27, 0x01	; 1
    34a4:	81 f0       	breq	.+32     	; 0x34c6 <__fixunssfsi+0x46>
    34a6:	c3 d0       	rcall	.+390    	; 0x362e <__fp_zero>
    34a8:	b1 e0       	ldi	r27, 0x01	; 1
    34aa:	08 95       	ret
    34ac:	c0 c0       	rjmp	.+384    	; 0x362e <__fp_zero>
    34ae:	67 2f       	mov	r22, r23
    34b0:	78 2f       	mov	r23, r24
    34b2:	88 27       	eor	r24, r24
    34b4:	b8 5f       	subi	r27, 0xF8	; 248
    34b6:	39 f0       	breq	.+14     	; 0x34c6 <__fixunssfsi+0x46>
    34b8:	b9 3f       	cpi	r27, 0xF9	; 249
    34ba:	cc f3       	brlt	.-14     	; 0x34ae <__fixunssfsi+0x2e>
    34bc:	86 95       	lsr	r24
    34be:	77 95       	ror	r23
    34c0:	67 95       	ror	r22
    34c2:	b3 95       	inc	r27
    34c4:	d9 f7       	brne	.-10     	; 0x34bc <__fixunssfsi+0x3c>
    34c6:	3e f4       	brtc	.+14     	; 0x34d6 <__fixunssfsi+0x56>
    34c8:	90 95       	com	r25
    34ca:	80 95       	com	r24
    34cc:	70 95       	com	r23
    34ce:	61 95       	neg	r22
    34d0:	7f 4f       	sbci	r23, 0xFF	; 255
    34d2:	8f 4f       	sbci	r24, 0xFF	; 255
    34d4:	9f 4f       	sbci	r25, 0xFF	; 255
    34d6:	08 95       	ret

000034d8 <__floatunsisf>:
    34d8:	e8 94       	clt
    34da:	09 c0       	rjmp	.+18     	; 0x34ee <__floatsisf+0x12>

000034dc <__floatsisf>:
    34dc:	97 fb       	bst	r25, 7
    34de:	3e f4       	brtc	.+14     	; 0x34ee <__floatsisf+0x12>
    34e0:	90 95       	com	r25
    34e2:	80 95       	com	r24
    34e4:	70 95       	com	r23
    34e6:	61 95       	neg	r22
    34e8:	7f 4f       	sbci	r23, 0xFF	; 255
    34ea:	8f 4f       	sbci	r24, 0xFF	; 255
    34ec:	9f 4f       	sbci	r25, 0xFF	; 255
    34ee:	99 23       	and	r25, r25
    34f0:	a9 f0       	breq	.+42     	; 0x351c <__floatsisf+0x40>
    34f2:	f9 2f       	mov	r31, r25
    34f4:	96 e9       	ldi	r25, 0x96	; 150
    34f6:	bb 27       	eor	r27, r27
    34f8:	93 95       	inc	r25
    34fa:	f6 95       	lsr	r31
    34fc:	87 95       	ror	r24
    34fe:	77 95       	ror	r23
    3500:	67 95       	ror	r22
    3502:	b7 95       	ror	r27
    3504:	f1 11       	cpse	r31, r1
    3506:	f8 cf       	rjmp	.-16     	; 0x34f8 <__floatsisf+0x1c>
    3508:	fa f4       	brpl	.+62     	; 0x3548 <__floatsisf+0x6c>
    350a:	bb 0f       	add	r27, r27
    350c:	11 f4       	brne	.+4      	; 0x3512 <__floatsisf+0x36>
    350e:	60 ff       	sbrs	r22, 0
    3510:	1b c0       	rjmp	.+54     	; 0x3548 <__floatsisf+0x6c>
    3512:	6f 5f       	subi	r22, 0xFF	; 255
    3514:	7f 4f       	sbci	r23, 0xFF	; 255
    3516:	8f 4f       	sbci	r24, 0xFF	; 255
    3518:	9f 4f       	sbci	r25, 0xFF	; 255
    351a:	16 c0       	rjmp	.+44     	; 0x3548 <__floatsisf+0x6c>
    351c:	88 23       	and	r24, r24
    351e:	11 f0       	breq	.+4      	; 0x3524 <__floatsisf+0x48>
    3520:	96 e9       	ldi	r25, 0x96	; 150
    3522:	11 c0       	rjmp	.+34     	; 0x3546 <__floatsisf+0x6a>
    3524:	77 23       	and	r23, r23
    3526:	21 f0       	breq	.+8      	; 0x3530 <__floatsisf+0x54>
    3528:	9e e8       	ldi	r25, 0x8E	; 142
    352a:	87 2f       	mov	r24, r23
    352c:	76 2f       	mov	r23, r22
    352e:	05 c0       	rjmp	.+10     	; 0x353a <__floatsisf+0x5e>
    3530:	66 23       	and	r22, r22
    3532:	71 f0       	breq	.+28     	; 0x3550 <__floatsisf+0x74>
    3534:	96 e8       	ldi	r25, 0x86	; 134
    3536:	86 2f       	mov	r24, r22
    3538:	70 e0       	ldi	r23, 0x00	; 0
    353a:	60 e0       	ldi	r22, 0x00	; 0
    353c:	2a f0       	brmi	.+10     	; 0x3548 <__floatsisf+0x6c>
    353e:	9a 95       	dec	r25
    3540:	66 0f       	add	r22, r22
    3542:	77 1f       	adc	r23, r23
    3544:	88 1f       	adc	r24, r24
    3546:	da f7       	brpl	.-10     	; 0x353e <__floatsisf+0x62>
    3548:	88 0f       	add	r24, r24
    354a:	96 95       	lsr	r25
    354c:	87 95       	ror	r24
    354e:	97 f9       	bld	r25, 7
    3550:	08 95       	ret

00003552 <__fp_cmp>:
    3552:	99 0f       	add	r25, r25
    3554:	00 08       	sbc	r0, r0
    3556:	55 0f       	add	r21, r21
    3558:	aa 0b       	sbc	r26, r26
    355a:	e0 e8       	ldi	r30, 0x80	; 128
    355c:	fe ef       	ldi	r31, 0xFE	; 254
    355e:	16 16       	cp	r1, r22
    3560:	17 06       	cpc	r1, r23
    3562:	e8 07       	cpc	r30, r24
    3564:	f9 07       	cpc	r31, r25
    3566:	c0 f0       	brcs	.+48     	; 0x3598 <__fp_cmp+0x46>
    3568:	12 16       	cp	r1, r18
    356a:	13 06       	cpc	r1, r19
    356c:	e4 07       	cpc	r30, r20
    356e:	f5 07       	cpc	r31, r21
    3570:	98 f0       	brcs	.+38     	; 0x3598 <__fp_cmp+0x46>
    3572:	62 1b       	sub	r22, r18
    3574:	73 0b       	sbc	r23, r19
    3576:	84 0b       	sbc	r24, r20
    3578:	95 0b       	sbc	r25, r21
    357a:	39 f4       	brne	.+14     	; 0x358a <__fp_cmp+0x38>
    357c:	0a 26       	eor	r0, r26
    357e:	61 f0       	breq	.+24     	; 0x3598 <__fp_cmp+0x46>
    3580:	23 2b       	or	r18, r19
    3582:	24 2b       	or	r18, r20
    3584:	25 2b       	or	r18, r21
    3586:	21 f4       	brne	.+8      	; 0x3590 <__fp_cmp+0x3e>
    3588:	08 95       	ret
    358a:	0a 26       	eor	r0, r26
    358c:	09 f4       	brne	.+2      	; 0x3590 <__fp_cmp+0x3e>
    358e:	a1 40       	sbci	r26, 0x01	; 1
    3590:	a6 95       	lsr	r26
    3592:	8f ef       	ldi	r24, 0xFF	; 255
    3594:	81 1d       	adc	r24, r1
    3596:	81 1d       	adc	r24, r1
    3598:	08 95       	ret

0000359a <__fp_inf>:
    359a:	97 f9       	bld	r25, 7
    359c:	9f 67       	ori	r25, 0x7F	; 127
    359e:	80 e8       	ldi	r24, 0x80	; 128
    35a0:	70 e0       	ldi	r23, 0x00	; 0
    35a2:	60 e0       	ldi	r22, 0x00	; 0
    35a4:	08 95       	ret

000035a6 <__fp_nan>:
    35a6:	9f ef       	ldi	r25, 0xFF	; 255
    35a8:	80 ec       	ldi	r24, 0xC0	; 192
    35aa:	08 95       	ret

000035ac <__fp_pscA>:
    35ac:	00 24       	eor	r0, r0
    35ae:	0a 94       	dec	r0
    35b0:	16 16       	cp	r1, r22
    35b2:	17 06       	cpc	r1, r23
    35b4:	18 06       	cpc	r1, r24
    35b6:	09 06       	cpc	r0, r25
    35b8:	08 95       	ret

000035ba <__fp_pscB>:
    35ba:	00 24       	eor	r0, r0
    35bc:	0a 94       	dec	r0
    35be:	12 16       	cp	r1, r18
    35c0:	13 06       	cpc	r1, r19
    35c2:	14 06       	cpc	r1, r20
    35c4:	05 06       	cpc	r0, r21
    35c6:	08 95       	ret

000035c8 <__fp_round>:
    35c8:	09 2e       	mov	r0, r25
    35ca:	03 94       	inc	r0
    35cc:	00 0c       	add	r0, r0
    35ce:	11 f4       	brne	.+4      	; 0x35d4 <__fp_round+0xc>
    35d0:	88 23       	and	r24, r24
    35d2:	52 f0       	brmi	.+20     	; 0x35e8 <__fp_round+0x20>
    35d4:	bb 0f       	add	r27, r27
    35d6:	40 f4       	brcc	.+16     	; 0x35e8 <__fp_round+0x20>
    35d8:	bf 2b       	or	r27, r31
    35da:	11 f4       	brne	.+4      	; 0x35e0 <__fp_round+0x18>
    35dc:	60 ff       	sbrs	r22, 0
    35de:	04 c0       	rjmp	.+8      	; 0x35e8 <__fp_round+0x20>
    35e0:	6f 5f       	subi	r22, 0xFF	; 255
    35e2:	7f 4f       	sbci	r23, 0xFF	; 255
    35e4:	8f 4f       	sbci	r24, 0xFF	; 255
    35e6:	9f 4f       	sbci	r25, 0xFF	; 255
    35e8:	08 95       	ret

000035ea <__fp_split3>:
    35ea:	57 fd       	sbrc	r21, 7
    35ec:	90 58       	subi	r25, 0x80	; 128
    35ee:	44 0f       	add	r20, r20
    35f0:	55 1f       	adc	r21, r21
    35f2:	59 f0       	breq	.+22     	; 0x360a <__fp_splitA+0x10>
    35f4:	5f 3f       	cpi	r21, 0xFF	; 255
    35f6:	71 f0       	breq	.+28     	; 0x3614 <__fp_splitA+0x1a>
    35f8:	47 95       	ror	r20

000035fa <__fp_splitA>:
    35fa:	88 0f       	add	r24, r24
    35fc:	97 fb       	bst	r25, 7
    35fe:	99 1f       	adc	r25, r25
    3600:	61 f0       	breq	.+24     	; 0x361a <__fp_splitA+0x20>
    3602:	9f 3f       	cpi	r25, 0xFF	; 255
    3604:	79 f0       	breq	.+30     	; 0x3624 <__fp_splitA+0x2a>
    3606:	87 95       	ror	r24
    3608:	08 95       	ret
    360a:	12 16       	cp	r1, r18
    360c:	13 06       	cpc	r1, r19
    360e:	14 06       	cpc	r1, r20
    3610:	55 1f       	adc	r21, r21
    3612:	f2 cf       	rjmp	.-28     	; 0x35f8 <__fp_split3+0xe>
    3614:	46 95       	lsr	r20
    3616:	f1 df       	rcall	.-30     	; 0x35fa <__fp_splitA>
    3618:	08 c0       	rjmp	.+16     	; 0x362a <__fp_splitA+0x30>
    361a:	16 16       	cp	r1, r22
    361c:	17 06       	cpc	r1, r23
    361e:	18 06       	cpc	r1, r24
    3620:	99 1f       	adc	r25, r25
    3622:	f1 cf       	rjmp	.-30     	; 0x3606 <__fp_splitA+0xc>
    3624:	86 95       	lsr	r24
    3626:	71 05       	cpc	r23, r1
    3628:	61 05       	cpc	r22, r1
    362a:	08 94       	sec
    362c:	08 95       	ret

0000362e <__fp_zero>:
    362e:	e8 94       	clt

00003630 <__fp_szero>:
    3630:	bb 27       	eor	r27, r27
    3632:	66 27       	eor	r22, r22
    3634:	77 27       	eor	r23, r23
    3636:	cb 01       	movw	r24, r22
    3638:	97 f9       	bld	r25, 7
    363a:	08 95       	ret

0000363c <__gesf2>:
    363c:	8a df       	rcall	.-236    	; 0x3552 <__fp_cmp>
    363e:	08 f4       	brcc	.+2      	; 0x3642 <__gesf2+0x6>
    3640:	8f ef       	ldi	r24, 0xFF	; 255
    3642:	08 95       	ret

00003644 <__mulsf3>:
    3644:	0b d0       	rcall	.+22     	; 0x365c <__mulsf3x>
    3646:	c0 cf       	rjmp	.-128    	; 0x35c8 <__fp_round>
    3648:	b1 df       	rcall	.-158    	; 0x35ac <__fp_pscA>
    364a:	28 f0       	brcs	.+10     	; 0x3656 <__mulsf3+0x12>
    364c:	b6 df       	rcall	.-148    	; 0x35ba <__fp_pscB>
    364e:	18 f0       	brcs	.+6      	; 0x3656 <__mulsf3+0x12>
    3650:	95 23       	and	r25, r21
    3652:	09 f0       	breq	.+2      	; 0x3656 <__mulsf3+0x12>
    3654:	a2 cf       	rjmp	.-188    	; 0x359a <__fp_inf>
    3656:	a7 cf       	rjmp	.-178    	; 0x35a6 <__fp_nan>
    3658:	11 24       	eor	r1, r1
    365a:	ea cf       	rjmp	.-44     	; 0x3630 <__fp_szero>

0000365c <__mulsf3x>:
    365c:	c6 df       	rcall	.-116    	; 0x35ea <__fp_split3>
    365e:	a0 f3       	brcs	.-24     	; 0x3648 <__mulsf3+0x4>

00003660 <__mulsf3_pse>:
    3660:	95 9f       	mul	r25, r21
    3662:	d1 f3       	breq	.-12     	; 0x3658 <__mulsf3+0x14>
    3664:	95 0f       	add	r25, r21
    3666:	50 e0       	ldi	r21, 0x00	; 0
    3668:	55 1f       	adc	r21, r21
    366a:	62 9f       	mul	r22, r18
    366c:	f0 01       	movw	r30, r0
    366e:	72 9f       	mul	r23, r18
    3670:	bb 27       	eor	r27, r27
    3672:	f0 0d       	add	r31, r0
    3674:	b1 1d       	adc	r27, r1
    3676:	63 9f       	mul	r22, r19
    3678:	aa 27       	eor	r26, r26
    367a:	f0 0d       	add	r31, r0
    367c:	b1 1d       	adc	r27, r1
    367e:	aa 1f       	adc	r26, r26
    3680:	64 9f       	mul	r22, r20
    3682:	66 27       	eor	r22, r22
    3684:	b0 0d       	add	r27, r0
    3686:	a1 1d       	adc	r26, r1
    3688:	66 1f       	adc	r22, r22
    368a:	82 9f       	mul	r24, r18
    368c:	22 27       	eor	r18, r18
    368e:	b0 0d       	add	r27, r0
    3690:	a1 1d       	adc	r26, r1
    3692:	62 1f       	adc	r22, r18
    3694:	73 9f       	mul	r23, r19
    3696:	b0 0d       	add	r27, r0
    3698:	a1 1d       	adc	r26, r1
    369a:	62 1f       	adc	r22, r18
    369c:	83 9f       	mul	r24, r19
    369e:	a0 0d       	add	r26, r0
    36a0:	61 1d       	adc	r22, r1
    36a2:	22 1f       	adc	r18, r18
    36a4:	74 9f       	mul	r23, r20
    36a6:	33 27       	eor	r19, r19
    36a8:	a0 0d       	add	r26, r0
    36aa:	61 1d       	adc	r22, r1
    36ac:	23 1f       	adc	r18, r19
    36ae:	84 9f       	mul	r24, r20
    36b0:	60 0d       	add	r22, r0
    36b2:	21 1d       	adc	r18, r1
    36b4:	82 2f       	mov	r24, r18
    36b6:	76 2f       	mov	r23, r22
    36b8:	6a 2f       	mov	r22, r26
    36ba:	11 24       	eor	r1, r1
    36bc:	9f 57       	subi	r25, 0x7F	; 127
    36be:	50 40       	sbci	r21, 0x00	; 0
    36c0:	8a f0       	brmi	.+34     	; 0x36e4 <__mulsf3_pse+0x84>
    36c2:	e1 f0       	breq	.+56     	; 0x36fc <__mulsf3_pse+0x9c>
    36c4:	88 23       	and	r24, r24
    36c6:	4a f0       	brmi	.+18     	; 0x36da <__mulsf3_pse+0x7a>
    36c8:	ee 0f       	add	r30, r30
    36ca:	ff 1f       	adc	r31, r31
    36cc:	bb 1f       	adc	r27, r27
    36ce:	66 1f       	adc	r22, r22
    36d0:	77 1f       	adc	r23, r23
    36d2:	88 1f       	adc	r24, r24
    36d4:	91 50       	subi	r25, 0x01	; 1
    36d6:	50 40       	sbci	r21, 0x00	; 0
    36d8:	a9 f7       	brne	.-22     	; 0x36c4 <__mulsf3_pse+0x64>
    36da:	9e 3f       	cpi	r25, 0xFE	; 254
    36dc:	51 05       	cpc	r21, r1
    36de:	70 f0       	brcs	.+28     	; 0x36fc <__mulsf3_pse+0x9c>
    36e0:	5c cf       	rjmp	.-328    	; 0x359a <__fp_inf>
    36e2:	a6 cf       	rjmp	.-180    	; 0x3630 <__fp_szero>
    36e4:	5f 3f       	cpi	r21, 0xFF	; 255
    36e6:	ec f3       	brlt	.-6      	; 0x36e2 <__mulsf3_pse+0x82>
    36e8:	98 3e       	cpi	r25, 0xE8	; 232
    36ea:	dc f3       	brlt	.-10     	; 0x36e2 <__mulsf3_pse+0x82>
    36ec:	86 95       	lsr	r24
    36ee:	77 95       	ror	r23
    36f0:	67 95       	ror	r22
    36f2:	b7 95       	ror	r27
    36f4:	f7 95       	ror	r31
    36f6:	e7 95       	ror	r30
    36f8:	9f 5f       	subi	r25, 0xFF	; 255
    36fa:	c1 f7       	brne	.-16     	; 0x36ec <__mulsf3_pse+0x8c>
    36fc:	fe 2b       	or	r31, r30
    36fe:	88 0f       	add	r24, r24
    3700:	91 1d       	adc	r25, r1
    3702:	96 95       	lsr	r25
    3704:	87 95       	ror	r24
    3706:	97 f9       	bld	r25, 7
    3708:	08 95       	ret

0000370a <__divmodhi4>:
    370a:	97 fb       	bst	r25, 7
    370c:	07 2e       	mov	r0, r23
    370e:	16 f4       	brtc	.+4      	; 0x3714 <__divmodhi4+0xa>
    3710:	00 94       	com	r0
    3712:	06 d0       	rcall	.+12     	; 0x3720 <__divmodhi4_neg1>
    3714:	77 fd       	sbrc	r23, 7
    3716:	08 d0       	rcall	.+16     	; 0x3728 <__divmodhi4_neg2>
    3718:	20 d0       	rcall	.+64     	; 0x375a <__udivmodhi4>
    371a:	07 fc       	sbrc	r0, 7
    371c:	05 d0       	rcall	.+10     	; 0x3728 <__divmodhi4_neg2>
    371e:	3e f4       	brtc	.+14     	; 0x372e <__divmodhi4_exit>

00003720 <__divmodhi4_neg1>:
    3720:	90 95       	com	r25
    3722:	81 95       	neg	r24
    3724:	9f 4f       	sbci	r25, 0xFF	; 255
    3726:	08 95       	ret

00003728 <__divmodhi4_neg2>:
    3728:	70 95       	com	r23
    372a:	61 95       	neg	r22
    372c:	7f 4f       	sbci	r23, 0xFF	; 255

0000372e <__divmodhi4_exit>:
    372e:	08 95       	ret

00003730 <__tablejump2__>:
    3730:	ee 0f       	add	r30, r30
    3732:	ff 1f       	adc	r31, r31
    3734:	05 90       	lpm	r0, Z+
    3736:	f4 91       	lpm	r31, Z
    3738:	e0 2d       	mov	r30, r0
    373a:	09 94       	ijmp

0000373c <__umulhisi3>:
    373c:	a2 9f       	mul	r26, r18
    373e:	b0 01       	movw	r22, r0
    3740:	b3 9f       	mul	r27, r19
    3742:	c0 01       	movw	r24, r0
    3744:	a3 9f       	mul	r26, r19
    3746:	70 0d       	add	r23, r0
    3748:	81 1d       	adc	r24, r1
    374a:	11 24       	eor	r1, r1
    374c:	91 1d       	adc	r25, r1
    374e:	b2 9f       	mul	r27, r18
    3750:	70 0d       	add	r23, r0
    3752:	81 1d       	adc	r24, r1
    3754:	11 24       	eor	r1, r1
    3756:	91 1d       	adc	r25, r1
    3758:	08 95       	ret

0000375a <__udivmodhi4>:
    375a:	aa 1b       	sub	r26, r26
    375c:	bb 1b       	sub	r27, r27
    375e:	51 e1       	ldi	r21, 0x11	; 17
    3760:	07 c0       	rjmp	.+14     	; 0x3770 <__udivmodhi4_ep>

00003762 <__udivmodhi4_loop>:
    3762:	aa 1f       	adc	r26, r26
    3764:	bb 1f       	adc	r27, r27
    3766:	a6 17       	cp	r26, r22
    3768:	b7 07       	cpc	r27, r23
    376a:	10 f0       	brcs	.+4      	; 0x3770 <__udivmodhi4_ep>
    376c:	a6 1b       	sub	r26, r22
    376e:	b7 0b       	sbc	r27, r23

00003770 <__udivmodhi4_ep>:
    3770:	88 1f       	adc	r24, r24
    3772:	99 1f       	adc	r25, r25
    3774:	5a 95       	dec	r21
    3776:	a9 f7       	brne	.-22     	; 0x3762 <__udivmodhi4_loop>
    3778:	80 95       	com	r24
    377a:	90 95       	com	r25
    377c:	bc 01       	movw	r22, r24
    377e:	cd 01       	movw	r24, r26
    3780:	08 95       	ret

00003782 <snprintf>:
    3782:	ae e0       	ldi	r26, 0x0E	; 14
    3784:	b0 e0       	ldi	r27, 0x00	; 0
    3786:	e6 ec       	ldi	r30, 0xC6	; 198
    3788:	fb e1       	ldi	r31, 0x1B	; 27
    378a:	a5 c2       	rjmp	.+1354   	; 0x3cd6 <__prologue_saves__+0x1c>
    378c:	0d 89       	ldd	r16, Y+21	; 0x15
    378e:	1e 89       	ldd	r17, Y+22	; 0x16
    3790:	8f 89       	ldd	r24, Y+23	; 0x17
    3792:	98 8d       	ldd	r25, Y+24	; 0x18
    3794:	26 e0       	ldi	r18, 0x06	; 6
    3796:	2c 83       	std	Y+4, r18	; 0x04
    3798:	1a 83       	std	Y+2, r17	; 0x02
    379a:	09 83       	std	Y+1, r16	; 0x01
    379c:	97 ff       	sbrs	r25, 7
    379e:	02 c0       	rjmp	.+4      	; 0x37a4 <snprintf+0x22>
    37a0:	80 e0       	ldi	r24, 0x00	; 0
    37a2:	90 e8       	ldi	r25, 0x80	; 128
    37a4:	01 97       	sbiw	r24, 0x01	; 1
    37a6:	9e 83       	std	Y+6, r25	; 0x06
    37a8:	8d 83       	std	Y+5, r24	; 0x05
    37aa:	ae 01       	movw	r20, r28
    37ac:	45 5e       	subi	r20, 0xE5	; 229
    37ae:	5f 4f       	sbci	r21, 0xFF	; 255
    37b0:	69 8d       	ldd	r22, Y+25	; 0x19
    37b2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    37b4:	ce 01       	movw	r24, r28
    37b6:	01 96       	adiw	r24, 0x01	; 1
    37b8:	11 d0       	rcall	.+34     	; 0x37dc <vfprintf>
    37ba:	4d 81       	ldd	r20, Y+5	; 0x05
    37bc:	5e 81       	ldd	r21, Y+6	; 0x06
    37be:	57 fd       	sbrc	r21, 7
    37c0:	0a c0       	rjmp	.+20     	; 0x37d6 <snprintf+0x54>
    37c2:	2f 81       	ldd	r18, Y+7	; 0x07
    37c4:	38 85       	ldd	r19, Y+8	; 0x08
    37c6:	42 17       	cp	r20, r18
    37c8:	53 07       	cpc	r21, r19
    37ca:	0c f4       	brge	.+2      	; 0x37ce <snprintf+0x4c>
    37cc:	9a 01       	movw	r18, r20
    37ce:	f8 01       	movw	r30, r16
    37d0:	e2 0f       	add	r30, r18
    37d2:	f3 1f       	adc	r31, r19
    37d4:	10 82       	st	Z, r1
    37d6:	2e 96       	adiw	r28, 0x0e	; 14
    37d8:	e4 e0       	ldi	r30, 0x04	; 4
    37da:	99 c2       	rjmp	.+1330   	; 0x3d0e <__epilogue_restores__+0x1c>

000037dc <vfprintf>:
    37dc:	ac e0       	ldi	r26, 0x0C	; 12
    37de:	b0 e0       	ldi	r27, 0x00	; 0
    37e0:	e3 ef       	ldi	r30, 0xF3	; 243
    37e2:	fb e1       	ldi	r31, 0x1B	; 27
    37e4:	6a c2       	rjmp	.+1236   	; 0x3cba <__prologue_saves__>
    37e6:	7c 01       	movw	r14, r24
    37e8:	6b 01       	movw	r12, r22
    37ea:	8a 01       	movw	r16, r20
    37ec:	fc 01       	movw	r30, r24
    37ee:	17 82       	std	Z+7, r1	; 0x07
    37f0:	16 82       	std	Z+6, r1	; 0x06
    37f2:	83 81       	ldd	r24, Z+3	; 0x03
    37f4:	81 ff       	sbrs	r24, 1
    37f6:	b0 c1       	rjmp	.+864    	; 0x3b58 <vfprintf+0x37c>
    37f8:	ce 01       	movw	r24, r28
    37fa:	01 96       	adiw	r24, 0x01	; 1
    37fc:	4c 01       	movw	r8, r24
    37fe:	f7 01       	movw	r30, r14
    3800:	93 81       	ldd	r25, Z+3	; 0x03
    3802:	f6 01       	movw	r30, r12
    3804:	93 fd       	sbrc	r25, 3
    3806:	85 91       	lpm	r24, Z+
    3808:	93 ff       	sbrs	r25, 3
    380a:	81 91       	ld	r24, Z+
    380c:	6f 01       	movw	r12, r30
    380e:	88 23       	and	r24, r24
    3810:	09 f4       	brne	.+2      	; 0x3814 <vfprintf+0x38>
    3812:	9e c1       	rjmp	.+828    	; 0x3b50 <vfprintf+0x374>
    3814:	85 32       	cpi	r24, 0x25	; 37
    3816:	39 f4       	brne	.+14     	; 0x3826 <vfprintf+0x4a>
    3818:	93 fd       	sbrc	r25, 3
    381a:	85 91       	lpm	r24, Z+
    381c:	93 ff       	sbrs	r25, 3
    381e:	81 91       	ld	r24, Z+
    3820:	6f 01       	movw	r12, r30
    3822:	85 32       	cpi	r24, 0x25	; 37
    3824:	21 f4       	brne	.+8      	; 0x382e <vfprintf+0x52>
    3826:	b7 01       	movw	r22, r14
    3828:	90 e0       	ldi	r25, 0x00	; 0
    382a:	b1 d1       	rcall	.+866    	; 0x3b8e <fputc>
    382c:	e8 cf       	rjmp	.-48     	; 0x37fe <vfprintf+0x22>
    382e:	51 2c       	mov	r5, r1
    3830:	31 2c       	mov	r3, r1
    3832:	20 e0       	ldi	r18, 0x00	; 0
    3834:	20 32       	cpi	r18, 0x20	; 32
    3836:	a0 f4       	brcc	.+40     	; 0x3860 <vfprintf+0x84>
    3838:	8b 32       	cpi	r24, 0x2B	; 43
    383a:	69 f0       	breq	.+26     	; 0x3856 <vfprintf+0x7a>
    383c:	30 f4       	brcc	.+12     	; 0x384a <vfprintf+0x6e>
    383e:	80 32       	cpi	r24, 0x20	; 32
    3840:	59 f0       	breq	.+22     	; 0x3858 <vfprintf+0x7c>
    3842:	83 32       	cpi	r24, 0x23	; 35
    3844:	69 f4       	brne	.+26     	; 0x3860 <vfprintf+0x84>
    3846:	20 61       	ori	r18, 0x10	; 16
    3848:	2c c0       	rjmp	.+88     	; 0x38a2 <vfprintf+0xc6>
    384a:	8d 32       	cpi	r24, 0x2D	; 45
    384c:	39 f0       	breq	.+14     	; 0x385c <vfprintf+0x80>
    384e:	80 33       	cpi	r24, 0x30	; 48
    3850:	39 f4       	brne	.+14     	; 0x3860 <vfprintf+0x84>
    3852:	21 60       	ori	r18, 0x01	; 1
    3854:	26 c0       	rjmp	.+76     	; 0x38a2 <vfprintf+0xc6>
    3856:	22 60       	ori	r18, 0x02	; 2
    3858:	24 60       	ori	r18, 0x04	; 4
    385a:	23 c0       	rjmp	.+70     	; 0x38a2 <vfprintf+0xc6>
    385c:	28 60       	ori	r18, 0x08	; 8
    385e:	21 c0       	rjmp	.+66     	; 0x38a2 <vfprintf+0xc6>
    3860:	27 fd       	sbrc	r18, 7
    3862:	27 c0       	rjmp	.+78     	; 0x38b2 <vfprintf+0xd6>
    3864:	30 ed       	ldi	r19, 0xD0	; 208
    3866:	38 0f       	add	r19, r24
    3868:	3a 30       	cpi	r19, 0x0A	; 10
    386a:	78 f4       	brcc	.+30     	; 0x388a <vfprintf+0xae>
    386c:	26 ff       	sbrs	r18, 6
    386e:	06 c0       	rjmp	.+12     	; 0x387c <vfprintf+0xa0>
    3870:	fa e0       	ldi	r31, 0x0A	; 10
    3872:	5f 9e       	mul	r5, r31
    3874:	30 0d       	add	r19, r0
    3876:	11 24       	eor	r1, r1
    3878:	53 2e       	mov	r5, r19
    387a:	13 c0       	rjmp	.+38     	; 0x38a2 <vfprintf+0xc6>
    387c:	8a e0       	ldi	r24, 0x0A	; 10
    387e:	38 9e       	mul	r3, r24
    3880:	30 0d       	add	r19, r0
    3882:	11 24       	eor	r1, r1
    3884:	33 2e       	mov	r3, r19
    3886:	20 62       	ori	r18, 0x20	; 32
    3888:	0c c0       	rjmp	.+24     	; 0x38a2 <vfprintf+0xc6>
    388a:	8e 32       	cpi	r24, 0x2E	; 46
    388c:	21 f4       	brne	.+8      	; 0x3896 <vfprintf+0xba>
    388e:	26 fd       	sbrc	r18, 6
    3890:	5f c1       	rjmp	.+702    	; 0x3b50 <vfprintf+0x374>
    3892:	20 64       	ori	r18, 0x40	; 64
    3894:	06 c0       	rjmp	.+12     	; 0x38a2 <vfprintf+0xc6>
    3896:	8c 36       	cpi	r24, 0x6C	; 108
    3898:	11 f4       	brne	.+4      	; 0x389e <vfprintf+0xc2>
    389a:	20 68       	ori	r18, 0x80	; 128
    389c:	02 c0       	rjmp	.+4      	; 0x38a2 <vfprintf+0xc6>
    389e:	88 36       	cpi	r24, 0x68	; 104
    38a0:	41 f4       	brne	.+16     	; 0x38b2 <vfprintf+0xd6>
    38a2:	f6 01       	movw	r30, r12
    38a4:	93 fd       	sbrc	r25, 3
    38a6:	85 91       	lpm	r24, Z+
    38a8:	93 ff       	sbrs	r25, 3
    38aa:	81 91       	ld	r24, Z+
    38ac:	6f 01       	movw	r12, r30
    38ae:	81 11       	cpse	r24, r1
    38b0:	c1 cf       	rjmp	.-126    	; 0x3834 <vfprintf+0x58>
    38b2:	98 2f       	mov	r25, r24
    38b4:	9f 7d       	andi	r25, 0xDF	; 223
    38b6:	95 54       	subi	r25, 0x45	; 69
    38b8:	93 30       	cpi	r25, 0x03	; 3
    38ba:	28 f4       	brcc	.+10     	; 0x38c6 <vfprintf+0xea>
    38bc:	0c 5f       	subi	r16, 0xFC	; 252
    38be:	1f 4f       	sbci	r17, 0xFF	; 255
    38c0:	ff e3       	ldi	r31, 0x3F	; 63
    38c2:	f9 83       	std	Y+1, r31	; 0x01
    38c4:	0d c0       	rjmp	.+26     	; 0x38e0 <vfprintf+0x104>
    38c6:	83 36       	cpi	r24, 0x63	; 99
    38c8:	31 f0       	breq	.+12     	; 0x38d6 <vfprintf+0xfa>
    38ca:	83 37       	cpi	r24, 0x73	; 115
    38cc:	71 f0       	breq	.+28     	; 0x38ea <vfprintf+0x10e>
    38ce:	83 35       	cpi	r24, 0x53	; 83
    38d0:	09 f0       	breq	.+2      	; 0x38d4 <vfprintf+0xf8>
    38d2:	57 c0       	rjmp	.+174    	; 0x3982 <vfprintf+0x1a6>
    38d4:	21 c0       	rjmp	.+66     	; 0x3918 <vfprintf+0x13c>
    38d6:	f8 01       	movw	r30, r16
    38d8:	80 81       	ld	r24, Z
    38da:	89 83       	std	Y+1, r24	; 0x01
    38dc:	0e 5f       	subi	r16, 0xFE	; 254
    38de:	1f 4f       	sbci	r17, 0xFF	; 255
    38e0:	44 24       	eor	r4, r4
    38e2:	43 94       	inc	r4
    38e4:	51 2c       	mov	r5, r1
    38e6:	54 01       	movw	r10, r8
    38e8:	14 c0       	rjmp	.+40     	; 0x3912 <vfprintf+0x136>
    38ea:	38 01       	movw	r6, r16
    38ec:	f2 e0       	ldi	r31, 0x02	; 2
    38ee:	6f 0e       	add	r6, r31
    38f0:	71 1c       	adc	r7, r1
    38f2:	f8 01       	movw	r30, r16
    38f4:	a0 80       	ld	r10, Z
    38f6:	b1 80       	ldd	r11, Z+1	; 0x01
    38f8:	26 ff       	sbrs	r18, 6
    38fa:	03 c0       	rjmp	.+6      	; 0x3902 <vfprintf+0x126>
    38fc:	65 2d       	mov	r22, r5
    38fe:	70 e0       	ldi	r23, 0x00	; 0
    3900:	02 c0       	rjmp	.+4      	; 0x3906 <vfprintf+0x12a>
    3902:	6f ef       	ldi	r22, 0xFF	; 255
    3904:	7f ef       	ldi	r23, 0xFF	; 255
    3906:	c5 01       	movw	r24, r10
    3908:	2c 87       	std	Y+12, r18	; 0x0c
    390a:	36 d1       	rcall	.+620    	; 0x3b78 <strnlen>
    390c:	2c 01       	movw	r4, r24
    390e:	83 01       	movw	r16, r6
    3910:	2c 85       	ldd	r18, Y+12	; 0x0c
    3912:	2f 77       	andi	r18, 0x7F	; 127
    3914:	22 2e       	mov	r2, r18
    3916:	16 c0       	rjmp	.+44     	; 0x3944 <vfprintf+0x168>
    3918:	38 01       	movw	r6, r16
    391a:	f2 e0       	ldi	r31, 0x02	; 2
    391c:	6f 0e       	add	r6, r31
    391e:	71 1c       	adc	r7, r1
    3920:	f8 01       	movw	r30, r16
    3922:	a0 80       	ld	r10, Z
    3924:	b1 80       	ldd	r11, Z+1	; 0x01
    3926:	26 ff       	sbrs	r18, 6
    3928:	03 c0       	rjmp	.+6      	; 0x3930 <vfprintf+0x154>
    392a:	65 2d       	mov	r22, r5
    392c:	70 e0       	ldi	r23, 0x00	; 0
    392e:	02 c0       	rjmp	.+4      	; 0x3934 <vfprintf+0x158>
    3930:	6f ef       	ldi	r22, 0xFF	; 255
    3932:	7f ef       	ldi	r23, 0xFF	; 255
    3934:	c5 01       	movw	r24, r10
    3936:	2c 87       	std	Y+12, r18	; 0x0c
    3938:	14 d1       	rcall	.+552    	; 0x3b62 <strnlen_P>
    393a:	2c 01       	movw	r4, r24
    393c:	2c 85       	ldd	r18, Y+12	; 0x0c
    393e:	20 68       	ori	r18, 0x80	; 128
    3940:	22 2e       	mov	r2, r18
    3942:	83 01       	movw	r16, r6
    3944:	23 fc       	sbrc	r2, 3
    3946:	19 c0       	rjmp	.+50     	; 0x397a <vfprintf+0x19e>
    3948:	83 2d       	mov	r24, r3
    394a:	90 e0       	ldi	r25, 0x00	; 0
    394c:	48 16       	cp	r4, r24
    394e:	59 06       	cpc	r5, r25
    3950:	a0 f4       	brcc	.+40     	; 0x397a <vfprintf+0x19e>
    3952:	b7 01       	movw	r22, r14
    3954:	80 e2       	ldi	r24, 0x20	; 32
    3956:	90 e0       	ldi	r25, 0x00	; 0
    3958:	1a d1       	rcall	.+564    	; 0x3b8e <fputc>
    395a:	3a 94       	dec	r3
    395c:	f5 cf       	rjmp	.-22     	; 0x3948 <vfprintf+0x16c>
    395e:	f5 01       	movw	r30, r10
    3960:	27 fc       	sbrc	r2, 7
    3962:	85 91       	lpm	r24, Z+
    3964:	27 fe       	sbrs	r2, 7
    3966:	81 91       	ld	r24, Z+
    3968:	5f 01       	movw	r10, r30
    396a:	b7 01       	movw	r22, r14
    396c:	90 e0       	ldi	r25, 0x00	; 0
    396e:	0f d1       	rcall	.+542    	; 0x3b8e <fputc>
    3970:	31 10       	cpse	r3, r1
    3972:	3a 94       	dec	r3
    3974:	f1 e0       	ldi	r31, 0x01	; 1
    3976:	4f 1a       	sub	r4, r31
    3978:	51 08       	sbc	r5, r1
    397a:	41 14       	cp	r4, r1
    397c:	51 04       	cpc	r5, r1
    397e:	79 f7       	brne	.-34     	; 0x395e <vfprintf+0x182>
    3980:	de c0       	rjmp	.+444    	; 0x3b3e <vfprintf+0x362>
    3982:	84 36       	cpi	r24, 0x64	; 100
    3984:	11 f0       	breq	.+4      	; 0x398a <vfprintf+0x1ae>
    3986:	89 36       	cpi	r24, 0x69	; 105
    3988:	31 f5       	brne	.+76     	; 0x39d6 <vfprintf+0x1fa>
    398a:	f8 01       	movw	r30, r16
    398c:	27 ff       	sbrs	r18, 7
    398e:	07 c0       	rjmp	.+14     	; 0x399e <vfprintf+0x1c2>
    3990:	60 81       	ld	r22, Z
    3992:	71 81       	ldd	r23, Z+1	; 0x01
    3994:	82 81       	ldd	r24, Z+2	; 0x02
    3996:	93 81       	ldd	r25, Z+3	; 0x03
    3998:	0c 5f       	subi	r16, 0xFC	; 252
    399a:	1f 4f       	sbci	r17, 0xFF	; 255
    399c:	08 c0       	rjmp	.+16     	; 0x39ae <vfprintf+0x1d2>
    399e:	60 81       	ld	r22, Z
    39a0:	71 81       	ldd	r23, Z+1	; 0x01
    39a2:	07 2e       	mov	r0, r23
    39a4:	00 0c       	add	r0, r0
    39a6:	88 0b       	sbc	r24, r24
    39a8:	99 0b       	sbc	r25, r25
    39aa:	0e 5f       	subi	r16, 0xFE	; 254
    39ac:	1f 4f       	sbci	r17, 0xFF	; 255
    39ae:	2f 76       	andi	r18, 0x6F	; 111
    39b0:	72 2e       	mov	r7, r18
    39b2:	97 ff       	sbrs	r25, 7
    39b4:	09 c0       	rjmp	.+18     	; 0x39c8 <vfprintf+0x1ec>
    39b6:	90 95       	com	r25
    39b8:	80 95       	com	r24
    39ba:	70 95       	com	r23
    39bc:	61 95       	neg	r22
    39be:	7f 4f       	sbci	r23, 0xFF	; 255
    39c0:	8f 4f       	sbci	r24, 0xFF	; 255
    39c2:	9f 4f       	sbci	r25, 0xFF	; 255
    39c4:	20 68       	ori	r18, 0x80	; 128
    39c6:	72 2e       	mov	r7, r18
    39c8:	2a e0       	ldi	r18, 0x0A	; 10
    39ca:	30 e0       	ldi	r19, 0x00	; 0
    39cc:	a4 01       	movw	r20, r8
    39ce:	17 d1       	rcall	.+558    	; 0x3bfe <__ultoa_invert>
    39d0:	a8 2e       	mov	r10, r24
    39d2:	a8 18       	sub	r10, r8
    39d4:	43 c0       	rjmp	.+134    	; 0x3a5c <vfprintf+0x280>
    39d6:	85 37       	cpi	r24, 0x75	; 117
    39d8:	29 f4       	brne	.+10     	; 0x39e4 <vfprintf+0x208>
    39da:	2f 7e       	andi	r18, 0xEF	; 239
    39dc:	b2 2e       	mov	r11, r18
    39de:	2a e0       	ldi	r18, 0x0A	; 10
    39e0:	30 e0       	ldi	r19, 0x00	; 0
    39e2:	25 c0       	rjmp	.+74     	; 0x3a2e <vfprintf+0x252>
    39e4:	f2 2f       	mov	r31, r18
    39e6:	f9 7f       	andi	r31, 0xF9	; 249
    39e8:	bf 2e       	mov	r11, r31
    39ea:	8f 36       	cpi	r24, 0x6F	; 111
    39ec:	c1 f0       	breq	.+48     	; 0x3a1e <vfprintf+0x242>
    39ee:	18 f4       	brcc	.+6      	; 0x39f6 <vfprintf+0x21a>
    39f0:	88 35       	cpi	r24, 0x58	; 88
    39f2:	79 f0       	breq	.+30     	; 0x3a12 <vfprintf+0x236>
    39f4:	ad c0       	rjmp	.+346    	; 0x3b50 <vfprintf+0x374>
    39f6:	80 37       	cpi	r24, 0x70	; 112
    39f8:	19 f0       	breq	.+6      	; 0x3a00 <vfprintf+0x224>
    39fa:	88 37       	cpi	r24, 0x78	; 120
    39fc:	21 f0       	breq	.+8      	; 0x3a06 <vfprintf+0x22a>
    39fe:	a8 c0       	rjmp	.+336    	; 0x3b50 <vfprintf+0x374>
    3a00:	2f 2f       	mov	r18, r31
    3a02:	20 61       	ori	r18, 0x10	; 16
    3a04:	b2 2e       	mov	r11, r18
    3a06:	b4 fe       	sbrs	r11, 4
    3a08:	0d c0       	rjmp	.+26     	; 0x3a24 <vfprintf+0x248>
    3a0a:	8b 2d       	mov	r24, r11
    3a0c:	84 60       	ori	r24, 0x04	; 4
    3a0e:	b8 2e       	mov	r11, r24
    3a10:	09 c0       	rjmp	.+18     	; 0x3a24 <vfprintf+0x248>
    3a12:	24 ff       	sbrs	r18, 4
    3a14:	0a c0       	rjmp	.+20     	; 0x3a2a <vfprintf+0x24e>
    3a16:	9f 2f       	mov	r25, r31
    3a18:	96 60       	ori	r25, 0x06	; 6
    3a1a:	b9 2e       	mov	r11, r25
    3a1c:	06 c0       	rjmp	.+12     	; 0x3a2a <vfprintf+0x24e>
    3a1e:	28 e0       	ldi	r18, 0x08	; 8
    3a20:	30 e0       	ldi	r19, 0x00	; 0
    3a22:	05 c0       	rjmp	.+10     	; 0x3a2e <vfprintf+0x252>
    3a24:	20 e1       	ldi	r18, 0x10	; 16
    3a26:	30 e0       	ldi	r19, 0x00	; 0
    3a28:	02 c0       	rjmp	.+4      	; 0x3a2e <vfprintf+0x252>
    3a2a:	20 e1       	ldi	r18, 0x10	; 16
    3a2c:	32 e0       	ldi	r19, 0x02	; 2
    3a2e:	f8 01       	movw	r30, r16
    3a30:	b7 fe       	sbrs	r11, 7
    3a32:	07 c0       	rjmp	.+14     	; 0x3a42 <vfprintf+0x266>
    3a34:	60 81       	ld	r22, Z
    3a36:	71 81       	ldd	r23, Z+1	; 0x01
    3a38:	82 81       	ldd	r24, Z+2	; 0x02
    3a3a:	93 81       	ldd	r25, Z+3	; 0x03
    3a3c:	0c 5f       	subi	r16, 0xFC	; 252
    3a3e:	1f 4f       	sbci	r17, 0xFF	; 255
    3a40:	06 c0       	rjmp	.+12     	; 0x3a4e <vfprintf+0x272>
    3a42:	60 81       	ld	r22, Z
    3a44:	71 81       	ldd	r23, Z+1	; 0x01
    3a46:	80 e0       	ldi	r24, 0x00	; 0
    3a48:	90 e0       	ldi	r25, 0x00	; 0
    3a4a:	0e 5f       	subi	r16, 0xFE	; 254
    3a4c:	1f 4f       	sbci	r17, 0xFF	; 255
    3a4e:	a4 01       	movw	r20, r8
    3a50:	d6 d0       	rcall	.+428    	; 0x3bfe <__ultoa_invert>
    3a52:	a8 2e       	mov	r10, r24
    3a54:	a8 18       	sub	r10, r8
    3a56:	fb 2d       	mov	r31, r11
    3a58:	ff 77       	andi	r31, 0x7F	; 127
    3a5a:	7f 2e       	mov	r7, r31
    3a5c:	76 fe       	sbrs	r7, 6
    3a5e:	0b c0       	rjmp	.+22     	; 0x3a76 <vfprintf+0x29a>
    3a60:	37 2d       	mov	r19, r7
    3a62:	3e 7f       	andi	r19, 0xFE	; 254
    3a64:	a5 14       	cp	r10, r5
    3a66:	50 f4       	brcc	.+20     	; 0x3a7c <vfprintf+0x2a0>
    3a68:	74 fe       	sbrs	r7, 4
    3a6a:	0a c0       	rjmp	.+20     	; 0x3a80 <vfprintf+0x2a4>
    3a6c:	72 fc       	sbrc	r7, 2
    3a6e:	08 c0       	rjmp	.+16     	; 0x3a80 <vfprintf+0x2a4>
    3a70:	37 2d       	mov	r19, r7
    3a72:	3e 7e       	andi	r19, 0xEE	; 238
    3a74:	05 c0       	rjmp	.+10     	; 0x3a80 <vfprintf+0x2a4>
    3a76:	ba 2c       	mov	r11, r10
    3a78:	37 2d       	mov	r19, r7
    3a7a:	03 c0       	rjmp	.+6      	; 0x3a82 <vfprintf+0x2a6>
    3a7c:	ba 2c       	mov	r11, r10
    3a7e:	01 c0       	rjmp	.+2      	; 0x3a82 <vfprintf+0x2a6>
    3a80:	b5 2c       	mov	r11, r5
    3a82:	34 ff       	sbrs	r19, 4
    3a84:	0d c0       	rjmp	.+26     	; 0x3aa0 <vfprintf+0x2c4>
    3a86:	fe 01       	movw	r30, r28
    3a88:	ea 0d       	add	r30, r10
    3a8a:	f1 1d       	adc	r31, r1
    3a8c:	80 81       	ld	r24, Z
    3a8e:	80 33       	cpi	r24, 0x30	; 48
    3a90:	11 f4       	brne	.+4      	; 0x3a96 <vfprintf+0x2ba>
    3a92:	39 7e       	andi	r19, 0xE9	; 233
    3a94:	09 c0       	rjmp	.+18     	; 0x3aa8 <vfprintf+0x2cc>
    3a96:	32 ff       	sbrs	r19, 2
    3a98:	06 c0       	rjmp	.+12     	; 0x3aa6 <vfprintf+0x2ca>
    3a9a:	b3 94       	inc	r11
    3a9c:	b3 94       	inc	r11
    3a9e:	04 c0       	rjmp	.+8      	; 0x3aa8 <vfprintf+0x2cc>
    3aa0:	83 2f       	mov	r24, r19
    3aa2:	86 78       	andi	r24, 0x86	; 134
    3aa4:	09 f0       	breq	.+2      	; 0x3aa8 <vfprintf+0x2cc>
    3aa6:	b3 94       	inc	r11
    3aa8:	33 fd       	sbrc	r19, 3
    3aaa:	12 c0       	rjmp	.+36     	; 0x3ad0 <vfprintf+0x2f4>
    3aac:	30 ff       	sbrs	r19, 0
    3aae:	06 c0       	rjmp	.+12     	; 0x3abc <vfprintf+0x2e0>
    3ab0:	5a 2c       	mov	r5, r10
    3ab2:	b3 14       	cp	r11, r3
    3ab4:	18 f4       	brcc	.+6      	; 0x3abc <vfprintf+0x2e0>
    3ab6:	53 0c       	add	r5, r3
    3ab8:	5b 18       	sub	r5, r11
    3aba:	b3 2c       	mov	r11, r3
    3abc:	b3 14       	cp	r11, r3
    3abe:	60 f4       	brcc	.+24     	; 0x3ad8 <vfprintf+0x2fc>
    3ac0:	b7 01       	movw	r22, r14
    3ac2:	80 e2       	ldi	r24, 0x20	; 32
    3ac4:	90 e0       	ldi	r25, 0x00	; 0
    3ac6:	3c 87       	std	Y+12, r19	; 0x0c
    3ac8:	62 d0       	rcall	.+196    	; 0x3b8e <fputc>
    3aca:	b3 94       	inc	r11
    3acc:	3c 85       	ldd	r19, Y+12	; 0x0c
    3ace:	f6 cf       	rjmp	.-20     	; 0x3abc <vfprintf+0x2e0>
    3ad0:	b3 14       	cp	r11, r3
    3ad2:	10 f4       	brcc	.+4      	; 0x3ad8 <vfprintf+0x2fc>
    3ad4:	3b 18       	sub	r3, r11
    3ad6:	01 c0       	rjmp	.+2      	; 0x3ada <vfprintf+0x2fe>
    3ad8:	31 2c       	mov	r3, r1
    3ada:	34 ff       	sbrs	r19, 4
    3adc:	11 c0       	rjmp	.+34     	; 0x3b00 <vfprintf+0x324>
    3ade:	b7 01       	movw	r22, r14
    3ae0:	80 e3       	ldi	r24, 0x30	; 48
    3ae2:	90 e0       	ldi	r25, 0x00	; 0
    3ae4:	3c 87       	std	Y+12, r19	; 0x0c
    3ae6:	53 d0       	rcall	.+166    	; 0x3b8e <fputc>
    3ae8:	3c 85       	ldd	r19, Y+12	; 0x0c
    3aea:	32 ff       	sbrs	r19, 2
    3aec:	16 c0       	rjmp	.+44     	; 0x3b1a <vfprintf+0x33e>
    3aee:	31 fd       	sbrc	r19, 1
    3af0:	03 c0       	rjmp	.+6      	; 0x3af8 <vfprintf+0x31c>
    3af2:	88 e7       	ldi	r24, 0x78	; 120
    3af4:	90 e0       	ldi	r25, 0x00	; 0
    3af6:	02 c0       	rjmp	.+4      	; 0x3afc <vfprintf+0x320>
    3af8:	88 e5       	ldi	r24, 0x58	; 88
    3afa:	90 e0       	ldi	r25, 0x00	; 0
    3afc:	b7 01       	movw	r22, r14
    3afe:	0c c0       	rjmp	.+24     	; 0x3b18 <vfprintf+0x33c>
    3b00:	83 2f       	mov	r24, r19
    3b02:	86 78       	andi	r24, 0x86	; 134
    3b04:	51 f0       	breq	.+20     	; 0x3b1a <vfprintf+0x33e>
    3b06:	31 ff       	sbrs	r19, 1
    3b08:	02 c0       	rjmp	.+4      	; 0x3b0e <vfprintf+0x332>
    3b0a:	8b e2       	ldi	r24, 0x2B	; 43
    3b0c:	01 c0       	rjmp	.+2      	; 0x3b10 <vfprintf+0x334>
    3b0e:	80 e2       	ldi	r24, 0x20	; 32
    3b10:	37 fd       	sbrc	r19, 7
    3b12:	8d e2       	ldi	r24, 0x2D	; 45
    3b14:	b7 01       	movw	r22, r14
    3b16:	90 e0       	ldi	r25, 0x00	; 0
    3b18:	3a d0       	rcall	.+116    	; 0x3b8e <fputc>
    3b1a:	a5 14       	cp	r10, r5
    3b1c:	30 f4       	brcc	.+12     	; 0x3b2a <vfprintf+0x34e>
    3b1e:	b7 01       	movw	r22, r14
    3b20:	80 e3       	ldi	r24, 0x30	; 48
    3b22:	90 e0       	ldi	r25, 0x00	; 0
    3b24:	34 d0       	rcall	.+104    	; 0x3b8e <fputc>
    3b26:	5a 94       	dec	r5
    3b28:	f8 cf       	rjmp	.-16     	; 0x3b1a <vfprintf+0x33e>
    3b2a:	aa 94       	dec	r10
    3b2c:	f4 01       	movw	r30, r8
    3b2e:	ea 0d       	add	r30, r10
    3b30:	f1 1d       	adc	r31, r1
    3b32:	80 81       	ld	r24, Z
    3b34:	b7 01       	movw	r22, r14
    3b36:	90 e0       	ldi	r25, 0x00	; 0
    3b38:	2a d0       	rcall	.+84     	; 0x3b8e <fputc>
    3b3a:	a1 10       	cpse	r10, r1
    3b3c:	f6 cf       	rjmp	.-20     	; 0x3b2a <vfprintf+0x34e>
    3b3e:	33 20       	and	r3, r3
    3b40:	09 f4       	brne	.+2      	; 0x3b44 <vfprintf+0x368>
    3b42:	5d ce       	rjmp	.-838    	; 0x37fe <vfprintf+0x22>
    3b44:	b7 01       	movw	r22, r14
    3b46:	80 e2       	ldi	r24, 0x20	; 32
    3b48:	90 e0       	ldi	r25, 0x00	; 0
    3b4a:	21 d0       	rcall	.+66     	; 0x3b8e <fputc>
    3b4c:	3a 94       	dec	r3
    3b4e:	f7 cf       	rjmp	.-18     	; 0x3b3e <vfprintf+0x362>
    3b50:	f7 01       	movw	r30, r14
    3b52:	86 81       	ldd	r24, Z+6	; 0x06
    3b54:	97 81       	ldd	r25, Z+7	; 0x07
    3b56:	02 c0       	rjmp	.+4      	; 0x3b5c <vfprintf+0x380>
    3b58:	8f ef       	ldi	r24, 0xFF	; 255
    3b5a:	9f ef       	ldi	r25, 0xFF	; 255
    3b5c:	2c 96       	adiw	r28, 0x0c	; 12
    3b5e:	e2 e1       	ldi	r30, 0x12	; 18
    3b60:	c8 c0       	rjmp	.+400    	; 0x3cf2 <__epilogue_restores__>

00003b62 <strnlen_P>:
    3b62:	fc 01       	movw	r30, r24
    3b64:	05 90       	lpm	r0, Z+
    3b66:	61 50       	subi	r22, 0x01	; 1
    3b68:	70 40       	sbci	r23, 0x00	; 0
    3b6a:	01 10       	cpse	r0, r1
    3b6c:	d8 f7       	brcc	.-10     	; 0x3b64 <strnlen_P+0x2>
    3b6e:	80 95       	com	r24
    3b70:	90 95       	com	r25
    3b72:	8e 0f       	add	r24, r30
    3b74:	9f 1f       	adc	r25, r31
    3b76:	08 95       	ret

00003b78 <strnlen>:
    3b78:	fc 01       	movw	r30, r24
    3b7a:	61 50       	subi	r22, 0x01	; 1
    3b7c:	70 40       	sbci	r23, 0x00	; 0
    3b7e:	01 90       	ld	r0, Z+
    3b80:	01 10       	cpse	r0, r1
    3b82:	d8 f7       	brcc	.-10     	; 0x3b7a <strnlen+0x2>
    3b84:	80 95       	com	r24
    3b86:	90 95       	com	r25
    3b88:	8e 0f       	add	r24, r30
    3b8a:	9f 1f       	adc	r25, r31
    3b8c:	08 95       	ret

00003b8e <fputc>:
    3b8e:	0f 93       	push	r16
    3b90:	1f 93       	push	r17
    3b92:	cf 93       	push	r28
    3b94:	df 93       	push	r29
    3b96:	fb 01       	movw	r30, r22
    3b98:	23 81       	ldd	r18, Z+3	; 0x03
    3b9a:	21 fd       	sbrc	r18, 1
    3b9c:	03 c0       	rjmp	.+6      	; 0x3ba4 <fputc+0x16>
    3b9e:	8f ef       	ldi	r24, 0xFF	; 255
    3ba0:	9f ef       	ldi	r25, 0xFF	; 255
    3ba2:	28 c0       	rjmp	.+80     	; 0x3bf4 <fputc+0x66>
    3ba4:	22 ff       	sbrs	r18, 2
    3ba6:	16 c0       	rjmp	.+44     	; 0x3bd4 <fputc+0x46>
    3ba8:	46 81       	ldd	r20, Z+6	; 0x06
    3baa:	57 81       	ldd	r21, Z+7	; 0x07
    3bac:	24 81       	ldd	r18, Z+4	; 0x04
    3bae:	35 81       	ldd	r19, Z+5	; 0x05
    3bb0:	42 17       	cp	r20, r18
    3bb2:	53 07       	cpc	r21, r19
    3bb4:	44 f4       	brge	.+16     	; 0x3bc6 <fputc+0x38>
    3bb6:	a0 81       	ld	r26, Z
    3bb8:	b1 81       	ldd	r27, Z+1	; 0x01
    3bba:	9d 01       	movw	r18, r26
    3bbc:	2f 5f       	subi	r18, 0xFF	; 255
    3bbe:	3f 4f       	sbci	r19, 0xFF	; 255
    3bc0:	31 83       	std	Z+1, r19	; 0x01
    3bc2:	20 83       	st	Z, r18
    3bc4:	8c 93       	st	X, r24
    3bc6:	26 81       	ldd	r18, Z+6	; 0x06
    3bc8:	37 81       	ldd	r19, Z+7	; 0x07
    3bca:	2f 5f       	subi	r18, 0xFF	; 255
    3bcc:	3f 4f       	sbci	r19, 0xFF	; 255
    3bce:	37 83       	std	Z+7, r19	; 0x07
    3bd0:	26 83       	std	Z+6, r18	; 0x06
    3bd2:	10 c0       	rjmp	.+32     	; 0x3bf4 <fputc+0x66>
    3bd4:	eb 01       	movw	r28, r22
    3bd6:	09 2f       	mov	r16, r25
    3bd8:	18 2f       	mov	r17, r24
    3bda:	00 84       	ldd	r0, Z+8	; 0x08
    3bdc:	f1 85       	ldd	r31, Z+9	; 0x09
    3bde:	e0 2d       	mov	r30, r0
    3be0:	09 95       	icall
    3be2:	89 2b       	or	r24, r25
    3be4:	e1 f6       	brne	.-72     	; 0x3b9e <fputc+0x10>
    3be6:	8e 81       	ldd	r24, Y+6	; 0x06
    3be8:	9f 81       	ldd	r25, Y+7	; 0x07
    3bea:	01 96       	adiw	r24, 0x01	; 1
    3bec:	9f 83       	std	Y+7, r25	; 0x07
    3bee:	8e 83       	std	Y+6, r24	; 0x06
    3bf0:	81 2f       	mov	r24, r17
    3bf2:	90 2f       	mov	r25, r16
    3bf4:	df 91       	pop	r29
    3bf6:	cf 91       	pop	r28
    3bf8:	1f 91       	pop	r17
    3bfa:	0f 91       	pop	r16
    3bfc:	08 95       	ret

00003bfe <__ultoa_invert>:
    3bfe:	fa 01       	movw	r30, r20
    3c00:	aa 27       	eor	r26, r26
    3c02:	28 30       	cpi	r18, 0x08	; 8
    3c04:	51 f1       	breq	.+84     	; 0x3c5a <__ultoa_invert+0x5c>
    3c06:	20 31       	cpi	r18, 0x10	; 16
    3c08:	81 f1       	breq	.+96     	; 0x3c6a <__ultoa_invert+0x6c>
    3c0a:	e8 94       	clt
    3c0c:	6f 93       	push	r22
    3c0e:	6e 7f       	andi	r22, 0xFE	; 254
    3c10:	6e 5f       	subi	r22, 0xFE	; 254
    3c12:	7f 4f       	sbci	r23, 0xFF	; 255
    3c14:	8f 4f       	sbci	r24, 0xFF	; 255
    3c16:	9f 4f       	sbci	r25, 0xFF	; 255
    3c18:	af 4f       	sbci	r26, 0xFF	; 255
    3c1a:	b1 e0       	ldi	r27, 0x01	; 1
    3c1c:	3e d0       	rcall	.+124    	; 0x3c9a <__ultoa_invert+0x9c>
    3c1e:	b4 e0       	ldi	r27, 0x04	; 4
    3c20:	3c d0       	rcall	.+120    	; 0x3c9a <__ultoa_invert+0x9c>
    3c22:	67 0f       	add	r22, r23
    3c24:	78 1f       	adc	r23, r24
    3c26:	89 1f       	adc	r24, r25
    3c28:	9a 1f       	adc	r25, r26
    3c2a:	a1 1d       	adc	r26, r1
    3c2c:	68 0f       	add	r22, r24
    3c2e:	79 1f       	adc	r23, r25
    3c30:	8a 1f       	adc	r24, r26
    3c32:	91 1d       	adc	r25, r1
    3c34:	a1 1d       	adc	r26, r1
    3c36:	6a 0f       	add	r22, r26
    3c38:	71 1d       	adc	r23, r1
    3c3a:	81 1d       	adc	r24, r1
    3c3c:	91 1d       	adc	r25, r1
    3c3e:	a1 1d       	adc	r26, r1
    3c40:	20 d0       	rcall	.+64     	; 0x3c82 <__ultoa_invert+0x84>
    3c42:	09 f4       	brne	.+2      	; 0x3c46 <__ultoa_invert+0x48>
    3c44:	68 94       	set
    3c46:	3f 91       	pop	r19
    3c48:	2a e0       	ldi	r18, 0x0A	; 10
    3c4a:	26 9f       	mul	r18, r22
    3c4c:	11 24       	eor	r1, r1
    3c4e:	30 19       	sub	r19, r0
    3c50:	30 5d       	subi	r19, 0xD0	; 208
    3c52:	31 93       	st	Z+, r19
    3c54:	de f6       	brtc	.-74     	; 0x3c0c <__ultoa_invert+0xe>
    3c56:	cf 01       	movw	r24, r30
    3c58:	08 95       	ret
    3c5a:	46 2f       	mov	r20, r22
    3c5c:	47 70       	andi	r20, 0x07	; 7
    3c5e:	40 5d       	subi	r20, 0xD0	; 208
    3c60:	41 93       	st	Z+, r20
    3c62:	b3 e0       	ldi	r27, 0x03	; 3
    3c64:	0f d0       	rcall	.+30     	; 0x3c84 <__ultoa_invert+0x86>
    3c66:	c9 f7       	brne	.-14     	; 0x3c5a <__ultoa_invert+0x5c>
    3c68:	f6 cf       	rjmp	.-20     	; 0x3c56 <__ultoa_invert+0x58>
    3c6a:	46 2f       	mov	r20, r22
    3c6c:	4f 70       	andi	r20, 0x0F	; 15
    3c6e:	40 5d       	subi	r20, 0xD0	; 208
    3c70:	4a 33       	cpi	r20, 0x3A	; 58
    3c72:	18 f0       	brcs	.+6      	; 0x3c7a <__ultoa_invert+0x7c>
    3c74:	49 5d       	subi	r20, 0xD9	; 217
    3c76:	31 fd       	sbrc	r19, 1
    3c78:	40 52       	subi	r20, 0x20	; 32
    3c7a:	41 93       	st	Z+, r20
    3c7c:	02 d0       	rcall	.+4      	; 0x3c82 <__ultoa_invert+0x84>
    3c7e:	a9 f7       	brne	.-22     	; 0x3c6a <__ultoa_invert+0x6c>
    3c80:	ea cf       	rjmp	.-44     	; 0x3c56 <__ultoa_invert+0x58>
    3c82:	b4 e0       	ldi	r27, 0x04	; 4
    3c84:	a6 95       	lsr	r26
    3c86:	97 95       	ror	r25
    3c88:	87 95       	ror	r24
    3c8a:	77 95       	ror	r23
    3c8c:	67 95       	ror	r22
    3c8e:	ba 95       	dec	r27
    3c90:	c9 f7       	brne	.-14     	; 0x3c84 <__ultoa_invert+0x86>
    3c92:	00 97       	sbiw	r24, 0x00	; 0
    3c94:	61 05       	cpc	r22, r1
    3c96:	71 05       	cpc	r23, r1
    3c98:	08 95       	ret
    3c9a:	9b 01       	movw	r18, r22
    3c9c:	ac 01       	movw	r20, r24
    3c9e:	0a 2e       	mov	r0, r26
    3ca0:	06 94       	lsr	r0
    3ca2:	57 95       	ror	r21
    3ca4:	47 95       	ror	r20
    3ca6:	37 95       	ror	r19
    3ca8:	27 95       	ror	r18
    3caa:	ba 95       	dec	r27
    3cac:	c9 f7       	brne	.-14     	; 0x3ca0 <__ultoa_invert+0xa2>
    3cae:	62 0f       	add	r22, r18
    3cb0:	73 1f       	adc	r23, r19
    3cb2:	84 1f       	adc	r24, r20
    3cb4:	95 1f       	adc	r25, r21
    3cb6:	a0 1d       	adc	r26, r0
    3cb8:	08 95       	ret

00003cba <__prologue_saves__>:
    3cba:	2f 92       	push	r2
    3cbc:	3f 92       	push	r3
    3cbe:	4f 92       	push	r4
    3cc0:	5f 92       	push	r5
    3cc2:	6f 92       	push	r6
    3cc4:	7f 92       	push	r7
    3cc6:	8f 92       	push	r8
    3cc8:	9f 92       	push	r9
    3cca:	af 92       	push	r10
    3ccc:	bf 92       	push	r11
    3cce:	cf 92       	push	r12
    3cd0:	df 92       	push	r13
    3cd2:	ef 92       	push	r14
    3cd4:	ff 92       	push	r15
    3cd6:	0f 93       	push	r16
    3cd8:	1f 93       	push	r17
    3cda:	cf 93       	push	r28
    3cdc:	df 93       	push	r29
    3cde:	cd b7       	in	r28, 0x3d	; 61
    3ce0:	de b7       	in	r29, 0x3e	; 62
    3ce2:	ca 1b       	sub	r28, r26
    3ce4:	db 0b       	sbc	r29, r27
    3ce6:	0f b6       	in	r0, 0x3f	; 63
    3ce8:	f8 94       	cli
    3cea:	de bf       	out	0x3e, r29	; 62
    3cec:	0f be       	out	0x3f, r0	; 63
    3cee:	cd bf       	out	0x3d, r28	; 61
    3cf0:	09 94       	ijmp

00003cf2 <__epilogue_restores__>:
    3cf2:	2a 88       	ldd	r2, Y+18	; 0x12
    3cf4:	39 88       	ldd	r3, Y+17	; 0x11
    3cf6:	48 88       	ldd	r4, Y+16	; 0x10
    3cf8:	5f 84       	ldd	r5, Y+15	; 0x0f
    3cfa:	6e 84       	ldd	r6, Y+14	; 0x0e
    3cfc:	7d 84       	ldd	r7, Y+13	; 0x0d
    3cfe:	8c 84       	ldd	r8, Y+12	; 0x0c
    3d00:	9b 84       	ldd	r9, Y+11	; 0x0b
    3d02:	aa 84       	ldd	r10, Y+10	; 0x0a
    3d04:	b9 84       	ldd	r11, Y+9	; 0x09
    3d06:	c8 84       	ldd	r12, Y+8	; 0x08
    3d08:	df 80       	ldd	r13, Y+7	; 0x07
    3d0a:	ee 80       	ldd	r14, Y+6	; 0x06
    3d0c:	fd 80       	ldd	r15, Y+5	; 0x05
    3d0e:	0c 81       	ldd	r16, Y+4	; 0x04
    3d10:	1b 81       	ldd	r17, Y+3	; 0x03
    3d12:	aa 81       	ldd	r26, Y+2	; 0x02
    3d14:	b9 81       	ldd	r27, Y+1	; 0x01
    3d16:	ce 0f       	add	r28, r30
    3d18:	d1 1d       	adc	r29, r1
    3d1a:	0f b6       	in	r0, 0x3f	; 63
    3d1c:	f8 94       	cli
    3d1e:	de bf       	out	0x3e, r29	; 62
    3d20:	0f be       	out	0x3f, r0	; 63
    3d22:	cd bf       	out	0x3d, r28	; 61
    3d24:	ed 01       	movw	r28, r26
    3d26:	08 95       	ret

00003d28 <_exit>:
    3d28:	f8 94       	cli

00003d2a <__stop_program>:
    3d2a:	ff cf       	rjmp	.-2      	; 0x3d2a <__stop_program>
