rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv" TOP_MODULE="dut" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/StreamOpInitialAlways/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:1:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:1:1: Compile module "work@dut".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:4:16: Implicit port type (wire) for "o1_4",
there are 11 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:1:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
design: (work@dut)
|vpiName:work@dut
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:3:19, endln:3:22
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_int_typespec: , line:6:14, endln:6:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_int_typespec: , line:18:14, endln:18:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_int_typespec: , line:24:14, endln:24:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_class_typespec: , line:34:21, endln:34:28
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:57:18, endln:57:21
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:60:14, endln:60:17
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:63:14, endln:63:17
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_int_typespec: , line:66:14, endln:66:17
        |vpiSigned:1
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:66:26, endln:66:29
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.clk), line:2:9, endln:2:12
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:clk
    |vpiFullName:work@dut.clk
  |vpiNet:
  \_logic_net: (work@dut.i), line:3:15, endln:3:16
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:i
    |vpiFullName:work@dut.i
  |vpiNet:
  \_logic_net: (work@dut.o1_4), line:4:16, endln:4:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o1_4
    |vpiFullName:work@dut.o1_4
  |vpiNet:
  \_logic_net: (work@dut.o2_4), line:5:16, endln:5:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o2_4
    |vpiFullName:work@dut.o2_4
  |vpiNet:
  \_logic_net: (work@dut.o3_4), line:6:16, endln:6:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o3_4
    |vpiFullName:work@dut.o3_4
  |vpiNet:
  \_logic_net: (work@dut.o4_4), line:7:16, endln:7:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o4_4
    |vpiFullName:work@dut.o4_4
  |vpiNet:
  \_logic_net: (work@dut.o5_4), line:8:16, endln:8:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o5_4
    |vpiFullName:work@dut.o5_4
  |vpiNet:
  \_logic_net: (work@dut.o6_4), line:9:16, endln:9:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o6_4
    |vpiFullName:work@dut.o6_4
  |vpiNet:
  \_logic_net: (work@dut.o1_8), line:10:17, endln:10:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o1_8
    |vpiFullName:work@dut.o1_8
  |vpiNet:
  \_logic_net: (work@dut.o2_8), line:11:17, endln:11:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o2_8
    |vpiFullName:work@dut.o2_8
  |vpiNet:
  \_logic_net: (work@dut.o3_8), line:12:17, endln:12:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o3_8
    |vpiFullName:work@dut.o3_8
  |vpiNet:
  \_logic_net: (work@dut.o4_8), line:13:17, endln:13:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o4_8
    |vpiFullName:work@dut.o4_8
  |vpiNet:
  \_logic_net: (work@dut.o5_8), line:14:17, endln:14:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o5_8
    |vpiFullName:work@dut.o5_8
  |vpiNet:
  \_logic_net: (work@dut.o6_8), line:15:17, endln:15:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o6_8
    |vpiFullName:work@dut.o6_8
  |vpiPort:
  \_port: (clk), line:2:9, endln:2:12
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.clk.clk), line:2:9, endln:2:12
      |vpiParent:
      \_port: (clk), line:2:9, endln:2:12
      |vpiName:clk
      |vpiFullName:work@dut.clk.clk
      |vpiActual:
      \_logic_net: (work@dut.clk), line:2:9, endln:2:12
    |vpiTypedef:
    \_logic_typespec: , line:2:9, endln:2:9
  |vpiPort:
  \_port: (i), line:3:15, endln:3:16
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.i.i), line:3:15, endln:3:16
      |vpiParent:
      \_port: (i), line:3:15, endln:3:16
      |vpiName:i
      |vpiFullName:work@dut.i.i
      |vpiActual:
      \_logic_net: (work@dut.i), line:3:15, endln:3:16
    |vpiTypedef:
    \_logic_typespec: , line:3:9, endln:3:14
      |vpiRange:
      \_range: , line:3:9, endln:3:14
        |vpiParent:
        \_logic_typespec: , line:3:9, endln:3:14
        |vpiLeftRange:
        \_constant: , line:3:10, endln:3:11
          |vpiParent:
          \_range: , line:3:9, endln:3:14
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:12, endln:3:13
          |vpiParent:
          \_range: , line:3:9, endln:3:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o1_4), line:4:16, endln:4:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o1_4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o1_4.o1_4), line:4:16, endln:4:20
      |vpiParent:
      \_port: (o1_4), line:4:16, endln:4:20
      |vpiName:o1_4
      |vpiFullName:work@dut.o1_4.o1_4
      |vpiActual:
      \_logic_net: (work@dut.o1_4), line:4:16, endln:4:20
    |vpiTypedef:
    \_logic_typespec: , line:4:10, endln:4:15
      |vpiRange:
      \_range: , line:4:10, endln:4:15
        |vpiParent:
        \_logic_typespec: , line:4:10, endln:4:15
        |vpiLeftRange:
        \_constant: , line:4:11, endln:4:12
          |vpiParent:
          \_range: , line:4:10, endln:4:15
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:13, endln:4:14
          |vpiParent:
          \_range: , line:4:10, endln:4:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o2_4), line:5:16, endln:5:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o2_4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o2_4.o2_4), line:5:16, endln:5:20
      |vpiParent:
      \_port: (o2_4), line:5:16, endln:5:20
      |vpiName:o2_4
      |vpiFullName:work@dut.o2_4.o2_4
      |vpiActual:
      \_logic_net: (work@dut.o2_4), line:5:16, endln:5:20
    |vpiTypedef:
    \_logic_typespec: , line:5:10, endln:5:15
      |vpiRange:
      \_range: , line:5:10, endln:5:15
        |vpiParent:
        \_logic_typespec: , line:5:10, endln:5:15
        |vpiLeftRange:
        \_constant: , line:5:11, endln:5:12
          |vpiParent:
          \_range: , line:5:10, endln:5:15
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:13, endln:5:14
          |vpiParent:
          \_range: , line:5:10, endln:5:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o3_4), line:6:16, endln:6:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o3_4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o3_4.o3_4), line:6:16, endln:6:20
      |vpiParent:
      \_port: (o3_4), line:6:16, endln:6:20
      |vpiName:o3_4
      |vpiFullName:work@dut.o3_4.o3_4
      |vpiActual:
      \_logic_net: (work@dut.o3_4), line:6:16, endln:6:20
    |vpiTypedef:
    \_logic_typespec: , line:6:10, endln:6:15
      |vpiRange:
      \_range: , line:6:10, endln:6:15
        |vpiParent:
        \_logic_typespec: , line:6:10, endln:6:15
        |vpiLeftRange:
        \_constant: , line:6:11, endln:6:12
          |vpiParent:
          \_range: , line:6:10, endln:6:15
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:13, endln:6:14
          |vpiParent:
          \_range: , line:6:10, endln:6:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o4_4), line:7:16, endln:7:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o4_4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o4_4.o4_4), line:7:16, endln:7:20
      |vpiParent:
      \_port: (o4_4), line:7:16, endln:7:20
      |vpiName:o4_4
      |vpiFullName:work@dut.o4_4.o4_4
      |vpiActual:
      \_logic_net: (work@dut.o4_4), line:7:16, endln:7:20
    |vpiTypedef:
    \_logic_typespec: , line:7:10, endln:7:15
      |vpiRange:
      \_range: , line:7:10, endln:7:15
        |vpiParent:
        \_logic_typespec: , line:7:10, endln:7:15
        |vpiLeftRange:
        \_constant: , line:7:11, endln:7:12
          |vpiParent:
          \_range: , line:7:10, endln:7:15
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:13, endln:7:14
          |vpiParent:
          \_range: , line:7:10, endln:7:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o5_4), line:8:16, endln:8:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o5_4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o5_4.o5_4), line:8:16, endln:8:20
      |vpiParent:
      \_port: (o5_4), line:8:16, endln:8:20
      |vpiName:o5_4
      |vpiFullName:work@dut.o5_4.o5_4
      |vpiActual:
      \_logic_net: (work@dut.o5_4), line:8:16, endln:8:20
    |vpiTypedef:
    \_logic_typespec: , line:8:10, endln:8:15
      |vpiRange:
      \_range: , line:8:10, endln:8:15
        |vpiParent:
        \_logic_typespec: , line:8:10, endln:8:15
        |vpiLeftRange:
        \_constant: , line:8:11, endln:8:12
          |vpiParent:
          \_range: , line:8:10, endln:8:15
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:8:13, endln:8:14
          |vpiParent:
          \_range: , line:8:10, endln:8:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o6_4), line:9:16, endln:9:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o6_4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o6_4.o6_4), line:9:16, endln:9:20
      |vpiParent:
      \_port: (o6_4), line:9:16, endln:9:20
      |vpiName:o6_4
      |vpiFullName:work@dut.o6_4.o6_4
      |vpiActual:
      \_logic_net: (work@dut.o6_4), line:9:16, endln:9:20
    |vpiTypedef:
    \_logic_typespec: , line:9:10, endln:9:15
      |vpiRange:
      \_range: , line:9:10, endln:9:15
        |vpiParent:
        \_logic_typespec: , line:9:10, endln:9:15
        |vpiLeftRange:
        \_constant: , line:9:11, endln:9:12
          |vpiParent:
          \_range: , line:9:10, endln:9:15
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:9:13, endln:9:14
          |vpiParent:
          \_range: , line:9:10, endln:9:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o1_8), line:10:17, endln:10:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o1_8
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o1_8.o1_8), line:10:17, endln:10:21
      |vpiParent:
      \_port: (o1_8), line:10:17, endln:10:21
      |vpiName:o1_8
      |vpiFullName:work@dut.o1_8.o1_8
      |vpiActual:
      \_logic_net: (work@dut.o1_8), line:10:17, endln:10:21
    |vpiTypedef:
    \_logic_typespec: , line:10:10, endln:10:16
      |vpiRange:
      \_range: , line:10:10, endln:10:16
        |vpiParent:
        \_logic_typespec: , line:10:10, endln:10:16
        |vpiLeftRange:
        \_constant: , line:10:11, endln:10:13
          |vpiParent:
          \_range: , line:10:10, endln:10:16
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:10:14, endln:10:15
          |vpiParent:
          \_range: , line:10:10, endln:10:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o2_8), line:11:17, endln:11:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o2_8
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o2_8.o2_8), line:11:17, endln:11:21
      |vpiParent:
      \_port: (o2_8), line:11:17, endln:11:21
      |vpiName:o2_8
      |vpiFullName:work@dut.o2_8.o2_8
      |vpiActual:
      \_logic_net: (work@dut.o2_8), line:11:17, endln:11:21
    |vpiTypedef:
    \_logic_typespec: , line:11:10, endln:11:16
      |vpiRange:
      \_range: , line:11:10, endln:11:16
        |vpiParent:
        \_logic_typespec: , line:11:10, endln:11:16
        |vpiLeftRange:
        \_constant: , line:11:11, endln:11:13
          |vpiParent:
          \_range: , line:11:10, endln:11:16
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:11:14, endln:11:15
          |vpiParent:
          \_range: , line:11:10, endln:11:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o3_8), line:12:17, endln:12:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o3_8
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o3_8.o3_8), line:12:17, endln:12:21
      |vpiParent:
      \_port: (o3_8), line:12:17, endln:12:21
      |vpiName:o3_8
      |vpiFullName:work@dut.o3_8.o3_8
      |vpiActual:
      \_logic_net: (work@dut.o3_8), line:12:17, endln:12:21
    |vpiTypedef:
    \_logic_typespec: , line:12:10, endln:12:16
      |vpiRange:
      \_range: , line:12:10, endln:12:16
        |vpiParent:
        \_logic_typespec: , line:12:10, endln:12:16
        |vpiLeftRange:
        \_constant: , line:12:11, endln:12:13
          |vpiParent:
          \_range: , line:12:10, endln:12:16
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:12:14, endln:12:15
          |vpiParent:
          \_range: , line:12:10, endln:12:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o4_8), line:13:17, endln:13:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o4_8
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o4_8.o4_8), line:13:17, endln:13:21
      |vpiParent:
      \_port: (o4_8), line:13:17, endln:13:21
      |vpiName:o4_8
      |vpiFullName:work@dut.o4_8.o4_8
      |vpiActual:
      \_logic_net: (work@dut.o4_8), line:13:17, endln:13:21
    |vpiTypedef:
    \_logic_typespec: , line:13:10, endln:13:16
      |vpiRange:
      \_range: , line:13:10, endln:13:16
        |vpiParent:
        \_logic_typespec: , line:13:10, endln:13:16
        |vpiLeftRange:
        \_constant: , line:13:11, endln:13:13
          |vpiParent:
          \_range: , line:13:10, endln:13:16
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:13:14, endln:13:15
          |vpiParent:
          \_range: , line:13:10, endln:13:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o5_8), line:14:17, endln:14:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o5_8
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o5_8.o5_8), line:14:17, endln:14:21
      |vpiParent:
      \_port: (o5_8), line:14:17, endln:14:21
      |vpiName:o5_8
      |vpiFullName:work@dut.o5_8.o5_8
      |vpiActual:
      \_logic_net: (work@dut.o5_8), line:14:17, endln:14:21
    |vpiTypedef:
    \_logic_typespec: , line:14:10, endln:14:16
      |vpiRange:
      \_range: , line:14:10, endln:14:16
        |vpiParent:
        \_logic_typespec: , line:14:10, endln:14:16
        |vpiLeftRange:
        \_constant: , line:14:11, endln:14:13
          |vpiParent:
          \_range: , line:14:10, endln:14:16
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:14:14, endln:14:15
          |vpiParent:
          \_range: , line:14:10, endln:14:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o6_8), line:15:17, endln:15:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o6_8
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o6_8.o6_8), line:15:17, endln:15:21
      |vpiParent:
      \_port: (o6_8), line:15:17, endln:15:21
      |vpiName:o6_8
      |vpiFullName:work@dut.o6_8.o6_8
      |vpiActual:
      \_logic_net: (work@dut.o6_8), line:15:17, endln:15:21
    |vpiTypedef:
    \_logic_typespec: , line:15:10, endln:15:16
      |vpiRange:
      \_range: , line:15:10, endln:15:16
        |vpiParent:
        \_logic_typespec: , line:15:10, endln:15:16
        |vpiLeftRange:
        \_constant: , line:15:11, endln:15:13
          |vpiParent:
          \_range: , line:15:10, endln:15:16
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:15:14, endln:15:15
          |vpiParent:
          \_range: , line:15:10, endln:15:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiProcess:
  \_initial: , line:19:3, endln:23:6
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiStmt:
    \_begin: (work@dut), line:19:11, endln:23:6
      |vpiParent:
      \_initial: , line:19:3, endln:23:6
      |vpiFullName:work@dut
      |vpiStmt:
      \_assignment: , line:20:5, endln:20:28
        |vpiParent:
        \_begin: (work@dut), line:19:11, endln:23:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:20:18, endln:20:27
          |vpiParent:
          \_assignment: , line:20:5, endln:20:28
          |vpiOpType:72
          |vpiOperand:
          \_constant: , line:20:16, endln:20:17
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_operation: , line:20:12, endln:20:28
            |vpiParent:
            \_operation: , line:20:18, endln:20:27
            |vpiOpType:33
            |vpiOperand:
            \_ref_obj: (work@dut.i), line:20:19, endln:20:20
              |vpiParent:
              \_operation: , line:20:12, endln:20:28
              |vpiName:i
              |vpiFullName:work@dut.i
              |vpiActual:
              \_logic_net: (work@dut.i), line:3:15, endln:3:16
            |vpiOperand:
            \_constant: , line:20:22, endln:20:26
              |vpiDecompile:4'h1
              |vpiSize:4
              |HEX:1
              |vpiConstType:5
        |vpiLhs:
        \_ref_obj: (work@dut.o1_4), line:20:5, endln:20:9
          |vpiParent:
          \_assignment: , line:20:5, endln:20:28
          |vpiName:o1_4
          |vpiFullName:work@dut.o1_4
          |vpiActual:
          \_logic_net: (work@dut.o1_4), line:4:16, endln:4:20
      |vpiStmt:
      \_assignment: , line:21:5, endln:21:39
        |vpiParent:
        \_begin: (work@dut), line:19:11, endln:23:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:21:24, endln:21:38
          |vpiParent:
          \_assignment: , line:21:5, endln:21:39
          |vpiOpType:72
          |vpiOperand:
          \_constant: , line:21:22, endln:21:23
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_operation: , line:21:18, endln:21:39
            |vpiParent:
            \_operation: , line:21:24, endln:21:38
            |vpiOpType:33
            |vpiOperand:
            \_part_select: i (work@dut.i), line:21:25, endln:21:31
              |vpiParent:
              \_operation: , line:21:18, endln:21:39
              |vpiName:i
              |vpiFullName:work@dut.i
              |vpiDefName:i
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_constant: , line:21:27, endln:21:28
                |vpiDecompile:7
                |vpiSize:64
                |UINT:7
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:21:29, endln:21:30
                |vpiDecompile:4
                |vpiSize:64
                |UINT:4
                |vpiConstType:9
            |vpiOperand:
            \_constant: , line:21:33, endln:21:37
              |vpiDecompile:4'h1
              |vpiSize:4
              |HEX:1
              |vpiConstType:5
        |vpiLhs:
        \_part_select: o1_8 (work@dut.o1_8), line:21:5, endln:21:15
          |vpiParent:
          \_assignment: , line:21:5, endln:21:39
          |vpiName:o1_8
          |vpiFullName:work@dut.o1_8
          |vpiDefName:o1_8
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_constant: , line:21:10, endln:21:12
            |vpiDecompile:15
            |vpiSize:64
            |UINT:15
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:21:13, endln:21:14
            |vpiDecompile:8
            |vpiSize:64
            |UINT:8
            |vpiConstType:9
      |vpiStmt:
      \_assignment: , line:22:5, endln:22:39
        |vpiParent:
        \_begin: (work@dut), line:19:11, endln:23:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:22:24, endln:22:38
          |vpiParent:
          \_assignment: , line:22:5, endln:22:39
          |vpiOpType:72
          |vpiOperand:
          \_constant: , line:22:22, endln:22:23
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_operation: , line:22:18, endln:22:39
            |vpiParent:
            \_operation: , line:22:24, endln:22:38
            |vpiOpType:33
            |vpiOperand:
            \_part_select: i (work@dut.i), line:22:25, endln:22:31
              |vpiParent:
              \_operation: , line:22:18, endln:22:39
              |vpiName:i
              |vpiFullName:work@dut.i
              |vpiDefName:i
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_constant: , line:22:27, endln:22:28
                |vpiDecompile:3
                |vpiSize:64
                |UINT:3
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:22:29, endln:22:30
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiOperand:
            \_constant: , line:22:33, endln:22:37
              |vpiDecompile:4'h1
              |vpiSize:4
              |HEX:1
              |vpiConstType:5
        |vpiLhs:
        \_part_select: o1_8 (work@dut.o1_8), line:22:5, endln:22:14
          |vpiParent:
          \_assignment: , line:22:5, endln:22:39
          |vpiName:o1_8
          |vpiFullName:work@dut.o1_8
          |vpiDefName:o1_8
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_constant: , line:22:10, endln:22:11
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:22:12, endln:22:13
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
  |vpiProcess:
  \_initial: , line:26:3, endln:27:29
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiStmt:
    \_assignment: , line:27:5, endln:27:28
      |vpiParent:
      \_initial: , line:26:3, endln:27:29
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_operation: , line:27:18, endln:27:27
        |vpiParent:
        \_assignment: , line:27:5, endln:27:28
        |vpiOpType:72
        |vpiOperand:
        \_constant: , line:27:16, endln:27:17
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_operation: , line:27:12, endln:27:28
          |vpiParent:
          \_operation: , line:27:18, endln:27:27
          |vpiOpType:33
          |vpiOperand:
          \_ref_obj: (work@dut.i), line:27:19, endln:27:20
            |vpiParent:
            \_operation: , line:27:12, endln:27:28
            |vpiName:i
            |vpiFullName:work@dut.i
            |vpiActual:
            \_logic_net: (work@dut.i), line:3:15, endln:3:16
          |vpiOperand:
          \_constant: , line:27:22, endln:27:26
            |vpiDecompile:4'h1
            |vpiSize:4
            |HEX:1
            |vpiConstType:5
      |vpiLhs:
      \_ref_obj: (work@dut.o2_4), line:27:5, endln:27:9
        |vpiParent:
        \_assignment: , line:27:5, endln:27:28
        |vpiName:o2_4
        |vpiFullName:work@dut.o2_4
        |vpiActual:
        \_logic_net: (work@dut.o2_4), line:5:16, endln:5:20
  |vpiProcess:
  \_initial: , line:28:3, endln:29:40
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiStmt:
    \_assignment: , line:29:5, endln:29:39
      |vpiParent:
      \_initial: , line:28:3, endln:29:40
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_operation: , line:29:24, endln:29:38
        |vpiParent:
        \_assignment: , line:29:5, endln:29:39
        |vpiOpType:72
        |vpiOperand:
        \_constant: , line:29:22, endln:29:23
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_operation: , line:29:18, endln:29:39
          |vpiParent:
          \_operation: , line:29:24, endln:29:38
          |vpiOpType:33
          |vpiOperand:
          \_part_select: i (work@dut.i), line:29:25, endln:29:31
            |vpiParent:
            \_operation: , line:29:18, endln:29:39
            |vpiName:i
            |vpiFullName:work@dut.i
            |vpiDefName:i
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:29:27, endln:29:28
              |vpiDecompile:7
              |vpiSize:64
              |UINT:7
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:29:29, endln:29:30
              |vpiDecompile:4
              |vpiSize:64
              |UINT:4
              |vpiConstType:9
          |vpiOperand:
          \_constant: , line:29:33, endln:29:37
            |vpiDecompile:4'h1
            |vpiSize:4
            |HEX:1
            |vpiConstType:5
      |vpiLhs:
      \_part_select: o2_8 (work@dut.o2_8), line:29:5, endln:29:15
        |vpiParent:
        \_assignment: , line:29:5, endln:29:39
        |vpiName:o2_8
        |vpiFullName:work@dut.o2_8
        |vpiDefName:o2_8
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:29:10, endln:29:12
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:29:13, endln:29:14
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
  |vpiProcess:
  \_initial: , line:30:3, endln:31:40
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiStmt:
    \_assignment: , line:31:5, endln:31:39
      |vpiParent:
      \_initial: , line:30:3, endln:31:40
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_operation: , line:31:24, endln:31:38
        |vpiParent:
        \_assignment: , line:31:5, endln:31:39
        |vpiOpType:72
        |vpiOperand:
        \_constant: , line:31:22, endln:31:23
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_operation: , line:31:18, endln:31:39
          |vpiParent:
          \_operation: , line:31:24, endln:31:38
          |vpiOpType:33
          |vpiOperand:
          \_part_select: i (work@dut.i), line:31:25, endln:31:31
            |vpiParent:
            \_operation: , line:31:18, endln:31:39
            |vpiName:i
            |vpiFullName:work@dut.i
            |vpiDefName:i
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:31:27, endln:31:28
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:31:29, endln:31:30
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
          |vpiOperand:
          \_constant: , line:31:33, endln:31:37
            |vpiDecompile:4'h1
            |vpiSize:4
            |HEX:1
            |vpiConstType:5
      |vpiLhs:
      \_part_select: o2_8 (work@dut.o2_8), line:31:5, endln:31:14
        |vpiParent:
        \_assignment: , line:31:5, endln:31:39
        |vpiName:o2_8
        |vpiFullName:work@dut.o2_8
        |vpiDefName:o2_8
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:31:10, endln:31:11
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:31:12, endln:31:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiProcess:
  \_always: , line:34:3, endln:38:6
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiStmt:
    \_event_control: , line:34:10, endln:34:24
      |vpiParent:
      \_always: , line:34:3, endln:38:6
      |vpiCondition:
      \_operation: , line:34:12, endln:34:23
        |vpiParent:
        \_event_control: , line:34:10, endln:34:24
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@dut.clk), line:34:20, endln:34:23
          |vpiParent:
          \_operation: , line:34:12, endln:34:23
          |vpiName:clk
          |vpiFullName:work@dut.clk
          |vpiActual:
          \_logic_net: (work@dut.clk), line:2:9, endln:2:12
      |vpiStmt:
      \_begin: (work@dut), line:34:25, endln:38:6
        |vpiParent:
        \_event_control: , line:34:10, endln:34:24
        |vpiFullName:work@dut
        |vpiStmt:
        \_assignment: , line:35:5, endln:35:28
          |vpiParent:
          \_begin: (work@dut), line:34:25, endln:38:6
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:35:18, endln:35:27
            |vpiParent:
            \_assignment: , line:35:5, endln:35:28
            |vpiOpType:72
            |vpiOperand:
            \_constant: , line:35:16, endln:35:17
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiOperand:
            \_operation: , line:35:12, endln:35:28
              |vpiParent:
              \_operation: , line:35:18, endln:35:27
              |vpiOpType:33
              |vpiOperand:
              \_ref_obj: (work@dut.i), line:35:19, endln:35:20
                |vpiParent:
                \_operation: , line:35:12, endln:35:28
                |vpiName:i
                |vpiFullName:work@dut.i
                |vpiActual:
                \_logic_net: (work@dut.i), line:3:15, endln:3:16
              |vpiOperand:
              \_constant: , line:35:22, endln:35:26
                |vpiDecompile:4'h1
                |vpiSize:4
                |HEX:1
                |vpiConstType:5
          |vpiLhs:
          \_ref_obj: (work@dut.o3_4), line:35:5, endln:35:9
            |vpiParent:
            \_assignment: , line:35:5, endln:35:28
            |vpiName:o3_4
            |vpiFullName:work@dut.o3_4
            |vpiActual:
            \_logic_net: (work@dut.o3_4), line:6:16, endln:6:20
        |vpiStmt:
        \_assignment: , line:36:5, endln:36:39
          |vpiParent:
          \_begin: (work@dut), line:34:25, endln:38:6
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:36:24, endln:36:38
            |vpiParent:
            \_assignment: , line:36:5, endln:36:39
            |vpiOpType:72
            |vpiOperand:
            \_constant: , line:36:22, endln:36:23
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiOperand:
            \_operation: , line:36:18, endln:36:39
              |vpiParent:
              \_operation: , line:36:24, endln:36:38
              |vpiOpType:33
              |vpiOperand:
              \_part_select: i (work@dut.i), line:36:25, endln:36:31
                |vpiParent:
                \_operation: , line:36:18, endln:36:39
                |vpiName:i
                |vpiFullName:work@dut.i
                |vpiDefName:i
                |vpiConstantSelect:1
                |vpiLeftRange:
                \_constant: , line:36:27, endln:36:28
                  |vpiDecompile:7
                  |vpiSize:64
                  |UINT:7
                  |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:36:29, endln:36:30
                  |vpiDecompile:4
                  |vpiSize:64
                  |UINT:4
                  |vpiConstType:9
              |vpiOperand:
              \_constant: , line:36:33, endln:36:37
                |vpiDecompile:4'h1
                |vpiSize:4
                |HEX:1
                |vpiConstType:5
          |vpiLhs:
          \_part_select: o3_8 (work@dut.o3_8), line:36:5, endln:36:15
            |vpiParent:
            \_assignment: , line:36:5, endln:36:39
            |vpiName:o3_8
            |vpiFullName:work@dut.o3_8
            |vpiDefName:o3_8
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:36:10, endln:36:12
              |vpiDecompile:15
              |vpiSize:64
              |UINT:15
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:36:13, endln:36:14
              |vpiDecompile:8
              |vpiSize:64
              |UINT:8
              |vpiConstType:9
        |vpiStmt:
        \_assignment: , line:37:5, endln:37:39
          |vpiParent:
          \_begin: (work@dut), line:34:25, endln:38:6
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:37:24, endln:37:38
            |vpiParent:
            \_assignment: , line:37:5, endln:37:39
            |vpiOpType:72
            |vpiOperand:
            \_constant: , line:37:22, endln:37:23
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiOperand:
            \_operation: , line:37:18, endln:37:39
              |vpiParent:
              \_operation: , line:37:24, endln:37:38
              |vpiOpType:33
              |vpiOperand:
              \_part_select: i (work@dut.i), line:37:25, endln:37:31
                |vpiParent:
                \_operation: , line:37:18, endln:37:39
                |vpiName:i
                |vpiFullName:work@dut.i
                |vpiDefName:i
                |vpiConstantSelect:1
                |vpiLeftRange:
                \_constant: , line:37:27, endln:37:28
                  |vpiDecompile:3
                  |vpiSize:64
                  |UINT:3
                  |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:37:29, endln:37:30
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
              |vpiOperand:
              \_constant: , line:37:33, endln:37:37
                |vpiDecompile:4'h1
                |vpiSize:4
                |HEX:1
                |vpiConstType:5
          |vpiLhs:
          \_part_select: o3_8 (work@dut.o3_8), line:37:5, endln:37:14
            |vpiParent:
            \_assignment: , line:37:5, endln:37:39
            |vpiName:o3_8
            |vpiFullName:work@dut.o3_8
            |vpiDefName:o3_8
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:37:10, endln:37:11
              |vpiDecompile:7
              |vpiSize:64
              |UINT:7
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:37:12, endln:37:13
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:41:3, endln:42:29
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiStmt:
    \_event_control: , line:41:10, endln:41:24
      |vpiParent:
      \_always: , line:41:3, endln:42:29
      |vpiCondition:
      \_operation: , line:41:12, endln:41:23
        |vpiParent:
        \_event_control: , line:41:10, endln:41:24
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@dut.clk), line:41:20, endln:41:23
          |vpiParent:
          \_operation: , line:41:12, endln:41:23
          |vpiName:clk
          |vpiFullName:work@dut.clk
          |vpiActual:
          \_logic_net: (work@dut.clk), line:2:9, endln:2:12
      |vpiStmt:
      \_assignment: , line:42:5, endln:42:28
        |vpiParent:
        \_event_control: , line:41:10, endln:41:24
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:42:18, endln:42:27
          |vpiParent:
          \_assignment: , line:42:5, endln:42:28
          |vpiOpType:72
          |vpiOperand:
          \_constant: , line:42:16, endln:42:17
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_operation: , line:42:12, endln:42:28
            |vpiParent:
            \_operation: , line:42:18, endln:42:27
            |vpiOpType:33
            |vpiOperand:
            \_ref_obj: (work@dut.i), line:42:19, endln:42:20
              |vpiParent:
              \_operation: , line:42:12, endln:42:28
              |vpiName:i
              |vpiFullName:work@dut.i
              |vpiActual:
              \_logic_net: (work@dut.i), line:3:15, endln:3:16
            |vpiOperand:
            \_constant: , line:42:22, endln:42:26
              |vpiDecompile:4'h1
              |vpiSize:4
              |HEX:1
              |vpiConstType:5
        |vpiLhs:
        \_ref_obj: (work@dut.o4_4), line:42:5, endln:42:9
          |vpiParent:
          \_assignment: , line:42:5, endln:42:28
          |vpiName:o4_4
          |vpiFullName:work@dut.o4_4
          |vpiActual:
          \_logic_net: (work@dut.o4_4), line:7:16, endln:7:20
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:43:3, endln:44:40
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiStmt:
    \_event_control: , line:43:10, endln:43:24
      |vpiParent:
      \_always: , line:43:3, endln:44:40
      |vpiCondition:
      \_operation: , line:43:12, endln:43:23
        |vpiParent:
        \_event_control: , line:43:10, endln:43:24
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@dut.clk), line:43:20, endln:43:23
          |vpiParent:
          \_operation: , line:43:12, endln:43:23
          |vpiName:clk
          |vpiFullName:work@dut.clk
          |vpiActual:
          \_logic_net: (work@dut.clk), line:2:9, endln:2:12
      |vpiStmt:
      \_assignment: , line:44:5, endln:44:39
        |vpiParent:
        \_event_control: , line:43:10, endln:43:24
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:44:24, endln:44:38
          |vpiParent:
          \_assignment: , line:44:5, endln:44:39
          |vpiOpType:72
          |vpiOperand:
          \_constant: , line:44:22, endln:44:23
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_operation: , line:44:18, endln:44:39
            |vpiParent:
            \_operation: , line:44:24, endln:44:38
            |vpiOpType:33
            |vpiOperand:
            \_part_select: i (work@dut.i), line:44:25, endln:44:31
              |vpiParent:
              \_operation: , line:44:18, endln:44:39
              |vpiName:i
              |vpiFullName:work@dut.i
              |vpiDefName:i
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_constant: , line:44:27, endln:44:28
                |vpiDecompile:7
                |vpiSize:64
                |UINT:7
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:44:29, endln:44:30
                |vpiDecompile:4
                |vpiSize:64
                |UINT:4
                |vpiConstType:9
            |vpiOperand:
            \_constant: , line:44:33, endln:44:37
              |vpiDecompile:4'h1
              |vpiSize:4
              |HEX:1
              |vpiConstType:5
        |vpiLhs:
        \_part_select: o4_8 (work@dut.o4_8), line:44:5, endln:44:15
          |vpiParent:
          \_assignment: , line:44:5, endln:44:39
          |vpiName:o4_8
          |vpiFullName:work@dut.o4_8
          |vpiDefName:o4_8
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_constant: , line:44:10, endln:44:12
            |vpiDecompile:15
            |vpiSize:64
            |UINT:15
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:44:13, endln:44:14
            |vpiDecompile:8
            |vpiSize:64
            |UINT:8
            |vpiConstType:9
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:45:3, endln:46:40
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiStmt:
    \_event_control: , line:45:10, endln:45:24
      |vpiParent:
      \_always: , line:45:3, endln:46:40
      |vpiCondition:
      \_operation: , line:45:12, endln:45:23
        |vpiParent:
        \_event_control: , line:45:10, endln:45:24
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@dut.clk), line:45:20, endln:45:23
          |vpiParent:
          \_operation: , line:45:12, endln:45:23
          |vpiName:clk
          |vpiFullName:work@dut.clk
          |vpiActual:
          \_logic_net: (work@dut.clk), line:2:9, endln:2:12
      |vpiStmt:
      \_assignment: , line:46:5, endln:46:39
        |vpiParent:
        \_event_control: , line:45:10, endln:45:24
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:46:24, endln:46:38
          |vpiParent:
          \_assignment: , line:46:5, endln:46:39
          |vpiOpType:72
          |vpiOperand:
          \_constant: , line:46:22, endln:46:23
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_operation: , line:46:18, endln:46:39
            |vpiParent:
            \_operation: , line:46:24, endln:46:38
            |vpiOpType:33
            |vpiOperand:
            \_part_select: i (work@dut.i), line:46:25, endln:46:31
              |vpiParent:
              \_operation: , line:46:18, endln:46:39
              |vpiName:i
              |vpiFullName:work@dut.i
              |vpiDefName:i
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_constant: , line:46:27, endln:46:28
                |vpiDecompile:3
                |vpiSize:64
                |UINT:3
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:46:29, endln:46:30
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiOperand:
            \_constant: , line:46:33, endln:46:37
              |vpiDecompile:4'h1
              |vpiSize:4
              |HEX:1
              |vpiConstType:5
        |vpiLhs:
        \_part_select: o4_8 (work@dut.o4_8), line:46:5, endln:46:14
          |vpiParent:
          \_assignment: , line:46:5, endln:46:39
          |vpiName:o4_8
          |vpiFullName:work@dut.o4_8
          |vpiDefName:o4_8
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_constant: , line:46:10, endln:46:11
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:46:12, endln:46:13
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:49:3, endln:53:6
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiStmt:
    \_begin: (work@dut), line:49:10, endln:53:6
      |vpiParent:
      \_always: , line:49:3, endln:53:6
      |vpiFullName:work@dut
      |vpiStmt:
      \_assignment: , line:50:5, endln:50:28
        |vpiParent:
        \_begin: (work@dut), line:49:10, endln:53:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:50:18, endln:50:27
          |vpiParent:
          \_assignment: , line:50:5, endln:50:28
          |vpiOpType:72
          |vpiOperand:
          \_constant: , line:50:16, endln:50:17
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_operation: , line:50:12, endln:50:28
            |vpiParent:
            \_operation: , line:50:18, endln:50:27
            |vpiOpType:33
            |vpiOperand:
            \_ref_obj: (work@dut.i), line:50:19, endln:50:20
              |vpiParent:
              \_operation: , line:50:12, endln:50:28
              |vpiName:i
              |vpiFullName:work@dut.i
              |vpiActual:
              \_logic_net: (work@dut.i), line:3:15, endln:3:16
            |vpiOperand:
            \_constant: , line:50:22, endln:50:26
              |vpiDecompile:4'h1
              |vpiSize:4
              |HEX:1
              |vpiConstType:5
        |vpiLhs:
        \_ref_obj: (work@dut.o5_4), line:50:5, endln:50:9
          |vpiParent:
          \_assignment: , line:50:5, endln:50:28
          |vpiName:o5_4
          |vpiFullName:work@dut.o5_4
          |vpiActual:
          \_logic_net: (work@dut.o5_4), line:8:16, endln:8:20
      |vpiStmt:
      \_assignment: , line:51:5, endln:51:39
        |vpiParent:
        \_begin: (work@dut), line:49:10, endln:53:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:51:24, endln:51:38
          |vpiParent:
          \_assignment: , line:51:5, endln:51:39
          |vpiOpType:72
          |vpiOperand:
          \_constant: , line:51:22, endln:51:23
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_operation: , line:51:18, endln:51:39
            |vpiParent:
            \_operation: , line:51:24, endln:51:38
            |vpiOpType:33
            |vpiOperand:
            \_part_select: i (work@dut.i), line:51:25, endln:51:31
              |vpiParent:
              \_operation: , line:51:18, endln:51:39
              |vpiName:i
              |vpiFullName:work@dut.i
              |vpiDefName:i
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_constant: , line:51:27, endln:51:28
                |vpiDecompile:7
                |vpiSize:64
                |UINT:7
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:51:29, endln:51:30
                |vpiDecompile:4
                |vpiSize:64
                |UINT:4
                |vpiConstType:9
            |vpiOperand:
            \_constant: , line:51:33, endln:51:37
              |vpiDecompile:4'h1
              |vpiSize:4
              |HEX:1
              |vpiConstType:5
        |vpiLhs:
        \_part_select: o5_8 (work@dut.o5_8), line:51:5, endln:51:15
          |vpiParent:
          \_assignment: , line:51:5, endln:51:39
          |vpiName:o5_8
          |vpiFullName:work@dut.o5_8
          |vpiDefName:o5_8
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_constant: , line:51:10, endln:51:12
            |vpiDecompile:15
            |vpiSize:64
            |UINT:15
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:51:13, endln:51:14
            |vpiDecompile:8
            |vpiSize:64
            |UINT:8
            |vpiConstType:9
      |vpiStmt:
      \_assignment: , line:52:5, endln:52:39
        |vpiParent:
        \_begin: (work@dut), line:49:10, endln:53:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:52:24, endln:52:38
          |vpiParent:
          \_assignment: , line:52:5, endln:52:39
          |vpiOpType:72
          |vpiOperand:
          \_constant: , line:52:22, endln:52:23
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_operation: , line:52:18, endln:52:39
            |vpiParent:
            \_operation: , line:52:24, endln:52:38
            |vpiOpType:33
            |vpiOperand:
            \_part_select: i (work@dut.i), line:52:25, endln:52:31
              |vpiParent:
              \_operation: , line:52:18, endln:52:39
              |vpiName:i
              |vpiFullName:work@dut.i
              |vpiDefName:i
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_constant: , line:52:27, endln:52:28
                |vpiDecompile:3
                |vpiSize:64
                |UINT:3
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:52:29, endln:52:30
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiOperand:
            \_constant: , line:52:33, endln:52:37
              |vpiDecompile:4'h1
              |vpiSize:4
              |HEX:1
              |vpiConstType:5
        |vpiLhs:
        \_part_select: o5_8 (work@dut.o5_8), line:52:5, endln:52:14
          |vpiParent:
          \_assignment: , line:52:5, endln:52:39
          |vpiName:o5_8
          |vpiFullName:work@dut.o5_8
          |vpiDefName:o5_8
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_constant: , line:52:10, endln:52:11
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:52:12, endln:52:13
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:56:3, endln:57:29
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiStmt:
    \_assignment: , line:57:5, endln:57:28
      |vpiParent:
      \_always: , line:56:3, endln:57:29
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_operation: , line:57:18, endln:57:27
        |vpiParent:
        \_assignment: , line:57:5, endln:57:28
        |vpiOpType:72
        |vpiOperand:
        \_constant: , line:57:16, endln:57:17
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_operation: , line:57:12, endln:57:28
          |vpiParent:
          \_operation: , line:57:18, endln:57:27
          |vpiOpType:33
          |vpiOperand:
          \_ref_obj: (work@dut.i), line:57:19, endln:57:20
            |vpiParent:
            \_operation: , line:57:12, endln:57:28
            |vpiName:i
            |vpiFullName:work@dut.i
            |vpiActual:
            \_logic_net: (work@dut.i), line:3:15, endln:3:16
          |vpiOperand:
          \_constant: , line:57:22, endln:57:26
            |vpiDecompile:4'h1
            |vpiSize:4
            |HEX:1
            |vpiConstType:5
      |vpiLhs:
      \_ref_obj: (work@dut.o6_4), line:57:5, endln:57:9
        |vpiParent:
        \_assignment: , line:57:5, endln:57:28
        |vpiName:o6_4
        |vpiFullName:work@dut.o6_4
        |vpiActual:
        \_logic_net: (work@dut.o6_4), line:9:16, endln:9:20
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:58:3, endln:59:40
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiStmt:
    \_assignment: , line:59:5, endln:59:39
      |vpiParent:
      \_always: , line:58:3, endln:59:40
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_operation: , line:59:24, endln:59:38
        |vpiParent:
        \_assignment: , line:59:5, endln:59:39
        |vpiOpType:72
        |vpiOperand:
        \_constant: , line:59:22, endln:59:23
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_operation: , line:59:18, endln:59:39
          |vpiParent:
          \_operation: , line:59:24, endln:59:38
          |vpiOpType:33
          |vpiOperand:
          \_part_select: i (work@dut.i), line:59:25, endln:59:31
            |vpiParent:
            \_operation: , line:59:18, endln:59:39
            |vpiName:i
            |vpiFullName:work@dut.i
            |vpiDefName:i
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:59:27, endln:59:28
              |vpiDecompile:7
              |vpiSize:64
              |UINT:7
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:59:29, endln:59:30
              |vpiDecompile:4
              |vpiSize:64
              |UINT:4
              |vpiConstType:9
          |vpiOperand:
          \_constant: , line:59:33, endln:59:37
            |vpiDecompile:4'h1
            |vpiSize:4
            |HEX:1
            |vpiConstType:5
      |vpiLhs:
      \_part_select: o6_8 (work@dut.o6_8), line:59:5, endln:59:15
        |vpiParent:
        \_assignment: , line:59:5, endln:59:39
        |vpiName:o6_8
        |vpiFullName:work@dut.o6_8
        |vpiDefName:o6_8
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:59:10, endln:59:12
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:59:13, endln:59:14
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:60:3, endln:61:40
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiStmt:
    \_assignment: , line:61:5, endln:61:39
      |vpiParent:
      \_always: , line:60:3, endln:61:40
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_operation: , line:61:24, endln:61:38
        |vpiParent:
        \_assignment: , line:61:5, endln:61:39
        |vpiOpType:72
        |vpiOperand:
        \_constant: , line:61:22, endln:61:23
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_operation: , line:61:18, endln:61:39
          |vpiParent:
          \_operation: , line:61:24, endln:61:38
          |vpiOpType:33
          |vpiOperand:
          \_part_select: i (work@dut.i), line:61:25, endln:61:31
            |vpiParent:
            \_operation: , line:61:18, endln:61:39
            |vpiName:i
            |vpiFullName:work@dut.i
            |vpiDefName:i
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:61:27, endln:61:28
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:61:29, endln:61:30
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
          |vpiOperand:
          \_constant: , line:61:33, endln:61:37
            |vpiDecompile:4'h1
            |vpiSize:4
            |HEX:1
            |vpiConstType:5
      |vpiLhs:
      \_part_select: o6_8 (work@dut.o6_8), line:61:5, endln:61:14
        |vpiParent:
        \_assignment: , line:61:5, endln:61:39
        |vpiName:o6_8
        |vpiFullName:work@dut.o6_8
        |vpiDefName:o6_8
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:61:10, endln:61:11
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:61:12, endln:61:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiAlwaysType:1
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.clk), line:2:9, endln:2:12
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiTypespec:
    \_logic_typespec: , line:2:9, endln:2:9
      |vpiParent:
      \_logic_net: (work@dut.clk), line:2:9, endln:2:12
    |vpiName:clk
    |vpiFullName:work@dut.clk
  |vpiNet:
  \_logic_net: (work@dut.i), line:3:15, endln:3:16
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiTypespec:
    \_logic_typespec: , line:3:9, endln:3:14
      |vpiParent:
      \_logic_net: (work@dut.i), line:3:15, endln:3:16
      |vpiRange:
      \_range: , line:3:9, endln:3:14
        |vpiParent:
        \_logic_typespec: , line:3:9, endln:3:14
        |vpiLeftRange:
        \_constant: , line:3:10, endln:3:11
          |vpiParent:
          \_range: , line:3:9, endln:3:14
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:12, endln:3:13
          |vpiParent:
          \_range: , line:3:9, endln:3:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:i
    |vpiFullName:work@dut.i
  |vpiNet:
  \_logic_net: (work@dut.o1_4), line:4:16, endln:4:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiTypespec:
    \_logic_typespec: , line:4:10, endln:4:15
      |vpiParent:
      \_logic_net: (work@dut.o1_4), line:4:16, endln:4:20
      |vpiRange:
      \_range: , line:4:10, endln:4:15
        |vpiParent:
        \_logic_typespec: , line:4:10, endln:4:15
        |vpiLeftRange:
        \_constant: , line:4:11, endln:4:12
          |vpiParent:
          \_range: , line:4:10, endln:4:15
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:13, endln:4:14
          |vpiParent:
          \_range: , line:4:10, endln:4:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o1_4
    |vpiFullName:work@dut.o1_4
  |vpiNet:
  \_logic_net: (work@dut.o2_4), line:5:16, endln:5:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiTypespec:
    \_logic_typespec: , line:5:10, endln:5:15
      |vpiParent:
      \_logic_net: (work@dut.o2_4), line:5:16, endln:5:20
      |vpiRange:
      \_range: , line:5:10, endln:5:15
        |vpiParent:
        \_logic_typespec: , line:5:10, endln:5:15
        |vpiLeftRange:
        \_constant: , line:5:11, endln:5:12
          |vpiParent:
          \_range: , line:5:10, endln:5:15
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:13, endln:5:14
          |vpiParent:
          \_range: , line:5:10, endln:5:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o2_4
    |vpiFullName:work@dut.o2_4
  |vpiNet:
  \_logic_net: (work@dut.o3_4), line:6:16, endln:6:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiTypespec:
    \_logic_typespec: , line:6:10, endln:6:15
      |vpiParent:
      \_logic_net: (work@dut.o3_4), line:6:16, endln:6:20
      |vpiRange:
      \_range: , line:6:10, endln:6:15
        |vpiParent:
        \_logic_typespec: , line:6:10, endln:6:15
        |vpiLeftRange:
        \_constant: , line:6:11, endln:6:12
          |vpiParent:
          \_range: , line:6:10, endln:6:15
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:13, endln:6:14
          |vpiParent:
          \_range: , line:6:10, endln:6:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o3_4
    |vpiFullName:work@dut.o3_4
  |vpiNet:
  \_logic_net: (work@dut.o4_4), line:7:16, endln:7:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiTypespec:
    \_logic_typespec: , line:7:10, endln:7:15
      |vpiParent:
      \_logic_net: (work@dut.o4_4), line:7:16, endln:7:20
      |vpiRange:
      \_range: , line:7:10, endln:7:15
        |vpiParent:
        \_logic_typespec: , line:7:10, endln:7:15
        |vpiLeftRange:
        \_constant: , line:7:11, endln:7:12
          |vpiParent:
          \_range: , line:7:10, endln:7:15
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:13, endln:7:14
          |vpiParent:
          \_range: , line:7:10, endln:7:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o4_4
    |vpiFullName:work@dut.o4_4
  |vpiNet:
  \_logic_net: (work@dut.o5_4), line:8:16, endln:8:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiTypespec:
    \_logic_typespec: , line:8:10, endln:8:15
      |vpiParent:
      \_logic_net: (work@dut.o5_4), line:8:16, endln:8:20
      |vpiRange:
      \_range: , line:8:10, endln:8:15
        |vpiParent:
        \_logic_typespec: , line:8:10, endln:8:15
        |vpiLeftRange:
        \_constant: , line:8:11, endln:8:12
          |vpiParent:
          \_range: , line:8:10, endln:8:15
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:8:13, endln:8:14
          |vpiParent:
          \_range: , line:8:10, endln:8:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o5_4
    |vpiFullName:work@dut.o5_4
  |vpiNet:
  \_logic_net: (work@dut.o6_4), line:9:16, endln:9:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiTypespec:
    \_logic_typespec: , line:9:10, endln:9:15
      |vpiParent:
      \_logic_net: (work@dut.o6_4), line:9:16, endln:9:20
      |vpiRange:
      \_range: , line:9:10, endln:9:15
        |vpiParent:
        \_logic_typespec: , line:9:10, endln:9:15
        |vpiLeftRange:
        \_constant: , line:9:11, endln:9:12
          |vpiParent:
          \_range: , line:9:10, endln:9:15
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:9:13, endln:9:14
          |vpiParent:
          \_range: , line:9:10, endln:9:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o6_4
    |vpiFullName:work@dut.o6_4
  |vpiNet:
  \_logic_net: (work@dut.o1_8), line:10:17, endln:10:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiTypespec:
    \_logic_typespec: , line:10:10, endln:10:16
      |vpiParent:
      \_logic_net: (work@dut.o1_8), line:10:17, endln:10:21
      |vpiRange:
      \_range: , line:10:10, endln:10:16
        |vpiParent:
        \_logic_typespec: , line:10:10, endln:10:16
        |vpiLeftRange:
        \_constant: , line:10:11, endln:10:13
          |vpiParent:
          \_range: , line:10:10, endln:10:16
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:10:14, endln:10:15
          |vpiParent:
          \_range: , line:10:10, endln:10:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o1_8
    |vpiFullName:work@dut.o1_8
  |vpiNet:
  \_logic_net: (work@dut.o2_8), line:11:17, endln:11:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiTypespec:
    \_logic_typespec: , line:11:10, endln:11:16
      |vpiParent:
      \_logic_net: (work@dut.o2_8), line:11:17, endln:11:21
      |vpiRange:
      \_range: , line:11:10, endln:11:16
        |vpiParent:
        \_logic_typespec: , line:11:10, endln:11:16
        |vpiLeftRange:
        \_constant: , line:11:11, endln:11:13
          |vpiParent:
          \_range: , line:11:10, endln:11:16
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:11:14, endln:11:15
          |vpiParent:
          \_range: , line:11:10, endln:11:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o2_8
    |vpiFullName:work@dut.o2_8
  |vpiNet:
  \_logic_net: (work@dut.o3_8), line:12:17, endln:12:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiTypespec:
    \_logic_typespec: , line:12:10, endln:12:16
      |vpiParent:
      \_logic_net: (work@dut.o3_8), line:12:17, endln:12:21
      |vpiRange:
      \_range: , line:12:10, endln:12:16
        |vpiParent:
        \_logic_typespec: , line:12:10, endln:12:16
        |vpiLeftRange:
        \_constant: , line:12:11, endln:12:13
          |vpiParent:
          \_range: , line:12:10, endln:12:16
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:12:14, endln:12:15
          |vpiParent:
          \_range: , line:12:10, endln:12:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o3_8
    |vpiFullName:work@dut.o3_8
  |vpiNet:
  \_logic_net: (work@dut.o4_8), line:13:17, endln:13:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiTypespec:
    \_logic_typespec: , line:13:10, endln:13:16
      |vpiParent:
      \_logic_net: (work@dut.o4_8), line:13:17, endln:13:21
      |vpiRange:
      \_range: , line:13:10, endln:13:16
        |vpiParent:
        \_logic_typespec: , line:13:10, endln:13:16
        |vpiLeftRange:
        \_constant: , line:13:11, endln:13:13
          |vpiParent:
          \_range: , line:13:10, endln:13:16
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:13:14, endln:13:15
          |vpiParent:
          \_range: , line:13:10, endln:13:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o4_8
    |vpiFullName:work@dut.o4_8
  |vpiNet:
  \_logic_net: (work@dut.o5_8), line:14:17, endln:14:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiTypespec:
    \_logic_typespec: , line:14:10, endln:14:16
      |vpiParent:
      \_logic_net: (work@dut.o5_8), line:14:17, endln:14:21
      |vpiRange:
      \_range: , line:14:10, endln:14:16
        |vpiParent:
        \_logic_typespec: , line:14:10, endln:14:16
        |vpiLeftRange:
        \_constant: , line:14:11, endln:14:13
          |vpiParent:
          \_range: , line:14:10, endln:14:16
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:14:14, endln:14:15
          |vpiParent:
          \_range: , line:14:10, endln:14:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o5_8
    |vpiFullName:work@dut.o5_8
  |vpiNet:
  \_logic_net: (work@dut.o6_8), line:15:17, endln:15:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiTypespec:
    \_logic_typespec: , line:15:10, endln:15:16
      |vpiParent:
      \_logic_net: (work@dut.o6_8), line:15:17, endln:15:21
      |vpiRange:
      \_range: , line:15:10, endln:15:16
        |vpiParent:
        \_logic_typespec: , line:15:10, endln:15:16
        |vpiLeftRange:
        \_constant: , line:15:11, endln:15:13
          |vpiParent:
          \_range: , line:15:10, endln:15:16
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:15:14, endln:15:15
          |vpiParent:
          \_range: , line:15:10, endln:15:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o6_8
    |vpiFullName:work@dut.o6_8
  |vpiTopModule:1
  |vpiPort:
  \_port: (clk), line:2:9, endln:2:12
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.clk), line:2:9, endln:2:12
      |vpiParent:
      \_port: (clk), line:2:9, endln:2:12
      |vpiName:clk
      |vpiFullName:work@dut.clk
      |vpiActual:
      \_logic_net: (work@dut.clk), line:2:9, endln:2:12
    |vpiTypedef:
    \_logic_typespec: , line:2:9, endln:2:9
  |vpiPort:
  \_port: (i), line:3:15, endln:3:16
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.i), line:3:15, endln:3:16
      |vpiParent:
      \_port: (i), line:3:15, endln:3:16
      |vpiName:i
      |vpiFullName:work@dut.i
      |vpiActual:
      \_logic_net: (work@dut.i), line:3:15, endln:3:16
    |vpiTypedef:
    \_logic_typespec: , line:3:9, endln:3:14
      |vpiRange:
      \_range: , line:3:9, endln:3:14
        |vpiParent:
        \_logic_typespec: , line:3:9, endln:3:14
        |vpiLeftRange:
        \_constant: , line:3:10, endln:3:11
          |vpiParent:
          \_range: , line:3:9, endln:3:14
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:12, endln:3:13
          |vpiParent:
          \_range: , line:3:9, endln:3:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o1_4), line:4:16, endln:4:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o1_4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o1_4), line:4:16, endln:4:20
      |vpiParent:
      \_port: (o1_4), line:4:16, endln:4:20
      |vpiName:o1_4
      |vpiFullName:work@dut.o1_4
      |vpiActual:
      \_logic_net: (work@dut.o1_4), line:4:16, endln:4:20
    |vpiTypedef:
    \_logic_typespec: , line:4:10, endln:4:15
      |vpiRange:
      \_range: , line:4:10, endln:4:15
        |vpiParent:
        \_logic_typespec: , line:4:10, endln:4:15
        |vpiLeftRange:
        \_constant: , line:4:11, endln:4:12
          |vpiParent:
          \_range: , line:4:10, endln:4:15
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:13, endln:4:14
          |vpiParent:
          \_range: , line:4:10, endln:4:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o2_4), line:5:16, endln:5:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o2_4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o2_4), line:5:16, endln:5:20
      |vpiParent:
      \_port: (o2_4), line:5:16, endln:5:20
      |vpiName:o2_4
      |vpiFullName:work@dut.o2_4
      |vpiActual:
      \_logic_net: (work@dut.o2_4), line:5:16, endln:5:20
    |vpiTypedef:
    \_logic_typespec: , line:5:10, endln:5:15
      |vpiRange:
      \_range: , line:5:10, endln:5:15
        |vpiParent:
        \_logic_typespec: , line:5:10, endln:5:15
        |vpiLeftRange:
        \_constant: , line:5:11, endln:5:12
          |vpiParent:
          \_range: , line:5:10, endln:5:15
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:13, endln:5:14
          |vpiParent:
          \_range: , line:5:10, endln:5:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o3_4), line:6:16, endln:6:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o3_4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o3_4), line:6:16, endln:6:20
      |vpiParent:
      \_port: (o3_4), line:6:16, endln:6:20
      |vpiName:o3_4
      |vpiFullName:work@dut.o3_4
      |vpiActual:
      \_logic_net: (work@dut.o3_4), line:6:16, endln:6:20
    |vpiTypedef:
    \_logic_typespec: , line:6:10, endln:6:15
      |vpiRange:
      \_range: , line:6:10, endln:6:15
        |vpiParent:
        \_logic_typespec: , line:6:10, endln:6:15
        |vpiLeftRange:
        \_constant: , line:6:11, endln:6:12
          |vpiParent:
          \_range: , line:6:10, endln:6:15
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:13, endln:6:14
          |vpiParent:
          \_range: , line:6:10, endln:6:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o4_4), line:7:16, endln:7:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o4_4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o4_4), line:7:16, endln:7:20
      |vpiParent:
      \_port: (o4_4), line:7:16, endln:7:20
      |vpiName:o4_4
      |vpiFullName:work@dut.o4_4
      |vpiActual:
      \_logic_net: (work@dut.o4_4), line:7:16, endln:7:20
    |vpiTypedef:
    \_logic_typespec: , line:7:10, endln:7:15
      |vpiRange:
      \_range: , line:7:10, endln:7:15
        |vpiParent:
        \_logic_typespec: , line:7:10, endln:7:15
        |vpiLeftRange:
        \_constant: , line:7:11, endln:7:12
          |vpiParent:
          \_range: , line:7:10, endln:7:15
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:13, endln:7:14
          |vpiParent:
          \_range: , line:7:10, endln:7:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o5_4), line:8:16, endln:8:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o5_4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o5_4), line:8:16, endln:8:20
      |vpiParent:
      \_port: (o5_4), line:8:16, endln:8:20
      |vpiName:o5_4
      |vpiFullName:work@dut.o5_4
      |vpiActual:
      \_logic_net: (work@dut.o5_4), line:8:16, endln:8:20
    |vpiTypedef:
    \_logic_typespec: , line:8:10, endln:8:15
      |vpiRange:
      \_range: , line:8:10, endln:8:15
        |vpiParent:
        \_logic_typespec: , line:8:10, endln:8:15
        |vpiLeftRange:
        \_constant: , line:8:11, endln:8:12
          |vpiParent:
          \_range: , line:8:10, endln:8:15
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:8:13, endln:8:14
          |vpiParent:
          \_range: , line:8:10, endln:8:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o6_4), line:9:16, endln:9:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o6_4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o6_4), line:9:16, endln:9:20
      |vpiParent:
      \_port: (o6_4), line:9:16, endln:9:20
      |vpiName:o6_4
      |vpiFullName:work@dut.o6_4
      |vpiActual:
      \_logic_net: (work@dut.o6_4), line:9:16, endln:9:20
    |vpiTypedef:
    \_logic_typespec: , line:9:10, endln:9:15
      |vpiRange:
      \_range: , line:9:10, endln:9:15
        |vpiParent:
        \_logic_typespec: , line:9:10, endln:9:15
        |vpiLeftRange:
        \_constant: , line:9:11, endln:9:12
          |vpiParent:
          \_range: , line:9:10, endln:9:15
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:9:13, endln:9:14
          |vpiParent:
          \_range: , line:9:10, endln:9:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o1_8), line:10:17, endln:10:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o1_8
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o1_8), line:10:17, endln:10:21
      |vpiParent:
      \_port: (o1_8), line:10:17, endln:10:21
      |vpiName:o1_8
      |vpiFullName:work@dut.o1_8
      |vpiActual:
      \_logic_net: (work@dut.o1_8), line:10:17, endln:10:21
    |vpiTypedef:
    \_logic_typespec: , line:10:10, endln:10:16
      |vpiRange:
      \_range: , line:10:10, endln:10:16
        |vpiParent:
        \_logic_typespec: , line:10:10, endln:10:16
        |vpiLeftRange:
        \_constant: , line:10:11, endln:10:13
          |vpiParent:
          \_range: , line:10:10, endln:10:16
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:10:14, endln:10:15
          |vpiParent:
          \_range: , line:10:10, endln:10:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o2_8), line:11:17, endln:11:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o2_8
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o2_8), line:11:17, endln:11:21
      |vpiParent:
      \_port: (o2_8), line:11:17, endln:11:21
      |vpiName:o2_8
      |vpiFullName:work@dut.o2_8
      |vpiActual:
      \_logic_net: (work@dut.o2_8), line:11:17, endln:11:21
    |vpiTypedef:
    \_logic_typespec: , line:11:10, endln:11:16
      |vpiRange:
      \_range: , line:11:10, endln:11:16
        |vpiParent:
        \_logic_typespec: , line:11:10, endln:11:16
        |vpiLeftRange:
        \_constant: , line:11:11, endln:11:13
          |vpiParent:
          \_range: , line:11:10, endln:11:16
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:11:14, endln:11:15
          |vpiParent:
          \_range: , line:11:10, endln:11:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o3_8), line:12:17, endln:12:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o3_8
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o3_8), line:12:17, endln:12:21
      |vpiParent:
      \_port: (o3_8), line:12:17, endln:12:21
      |vpiName:o3_8
      |vpiFullName:work@dut.o3_8
      |vpiActual:
      \_logic_net: (work@dut.o3_8), line:12:17, endln:12:21
    |vpiTypedef:
    \_logic_typespec: , line:12:10, endln:12:16
      |vpiRange:
      \_range: , line:12:10, endln:12:16
        |vpiParent:
        \_logic_typespec: , line:12:10, endln:12:16
        |vpiLeftRange:
        \_constant: , line:12:11, endln:12:13
          |vpiParent:
          \_range: , line:12:10, endln:12:16
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:12:14, endln:12:15
          |vpiParent:
          \_range: , line:12:10, endln:12:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o4_8), line:13:17, endln:13:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o4_8
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o4_8), line:13:17, endln:13:21
      |vpiParent:
      \_port: (o4_8), line:13:17, endln:13:21
      |vpiName:o4_8
      |vpiFullName:work@dut.o4_8
      |vpiActual:
      \_logic_net: (work@dut.o4_8), line:13:17, endln:13:21
    |vpiTypedef:
    \_logic_typespec: , line:13:10, endln:13:16
      |vpiRange:
      \_range: , line:13:10, endln:13:16
        |vpiParent:
        \_logic_typespec: , line:13:10, endln:13:16
        |vpiLeftRange:
        \_constant: , line:13:11, endln:13:13
          |vpiParent:
          \_range: , line:13:10, endln:13:16
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:13:14, endln:13:15
          |vpiParent:
          \_range: , line:13:10, endln:13:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o5_8), line:14:17, endln:14:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o5_8
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o5_8), line:14:17, endln:14:21
      |vpiParent:
      \_port: (o5_8), line:14:17, endln:14:21
      |vpiName:o5_8
      |vpiFullName:work@dut.o5_8
      |vpiActual:
      \_logic_net: (work@dut.o5_8), line:14:17, endln:14:21
    |vpiTypedef:
    \_logic_typespec: , line:14:10, endln:14:16
      |vpiRange:
      \_range: , line:14:10, endln:14:16
        |vpiParent:
        \_logic_typespec: , line:14:10, endln:14:16
        |vpiLeftRange:
        \_constant: , line:14:11, endln:14:13
          |vpiParent:
          \_range: , line:14:10, endln:14:16
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:14:14, endln:14:15
          |vpiParent:
          \_range: , line:14:10, endln:14:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o6_8), line:15:17, endln:15:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv, line:1:1, endln:63:10
    |vpiName:o6_8
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o6_8), line:15:17, endln:15:21
      |vpiParent:
      \_port: (o6_8), line:15:17, endln:15:21
      |vpiName:o6_8
      |vpiFullName:work@dut.o6_8
      |vpiActual:
      \_logic_net: (work@dut.o6_8), line:15:17, endln:15:21
    |vpiTypedef:
    \_logic_typespec: , line:15:10, endln:15:16
      |vpiRange:
      \_range: , line:15:10, endln:15:16
        |vpiParent:
        \_logic_typespec: , line:15:10, endln:15:16
        |vpiLeftRange:
        \_constant: , line:15:11, endln:15:13
          |vpiParent:
          \_range: , line:15:10, endln:15:16
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:15:14, endln:15:15
          |vpiParent:
          \_range: , line:15:10, endln:15:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiProcess:
  \_initial: , line:19:3, endln:23:6
  |vpiProcess:
  \_initial: , line:26:3, endln:27:29
  |vpiProcess:
  \_initial: , line:28:3, endln:29:40
  |vpiProcess:
  \_initial: , line:30:3, endln:31:40
  |vpiProcess:
  \_always: , line:34:3, endln:38:6
  |vpiProcess:
  \_always: , line:41:3, endln:42:29
  |vpiProcess:
  \_always: , line:43:3, endln:44:40
  |vpiProcess:
  \_always: , line:45:3, endln:46:40
  |vpiProcess:
  \_always: , line:49:3, endln:53:6
  |vpiProcess:
  \_always: , line:56:3, endln:57:29
  |vpiProcess:
  \_always: , line:58:3, endln:59:40
  |vpiProcess:
  \_always: , line:60:3, endln:61:40
Object 'work@dut' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'clk' of type 'logic_net'
    Object 'i' of type 'logic_net'
    Object 'o1_4' of type 'logic_net'
    Object 'o2_4' of type 'logic_net'
    Object 'o3_4' of type 'logic_net'
    Object 'o4_4' of type 'logic_net'
    Object 'o5_4' of type 'logic_net'
    Object 'o6_4' of type 'logic_net'
    Object 'o1_8' of type 'logic_net'
    Object 'o2_8' of type 'logic_net'
    Object 'o3_8' of type 'logic_net'
    Object 'o4_8' of type 'logic_net'
    Object 'o5_8' of type 'logic_net'
    Object 'o6_8' of type 'logic_net'
    Object '' of type 'initial'
      Object '' of type 'begin'
        Object '' of type 'assignment'
          Object 'o1_4' of type 'ref_obj'
          Object '' of type 'operation'
            Object '' of type 'constant'
            Object '' of type 'operation'
              Object 'i' of type 'ref_obj'
              Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'o1_8' of type 'part_select'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object '' of type 'operation'
            Object '' of type 'constant'
            Object '' of type 'operation'
              Object 'i' of type 'part_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'o1_8' of type 'part_select'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object '' of type 'operation'
            Object '' of type 'constant'
            Object '' of type 'operation'
              Object 'i' of type 'part_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object '' of type 'constant'
    Object '' of type 'initial'
      Object '' of type 'assignment'
        Object 'o2_4' of type 'ref_obj'
        Object '' of type 'operation'
          Object '' of type 'constant'
          Object '' of type 'operation'
            Object 'i' of type 'ref_obj'
            Object '' of type 'constant'
    Object '' of type 'initial'
      Object '' of type 'assignment'
        Object 'o2_8' of type 'part_select'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'operation'
          Object '' of type 'constant'
          Object '' of type 'operation'
            Object 'i' of type 'part_select'
              Object '' of type 'constant'
              Object '' of type 'constant'
            Object '' of type 'constant'
    Object '' of type 'initial'
      Object '' of type 'assignment'
        Object 'o2_8' of type 'part_select'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'operation'
          Object '' of type 'constant'
          Object '' of type 'operation'
            Object 'i' of type 'part_select'
              Object '' of type 'constant'
              Object '' of type 'constant'
            Object '' of type 'constant'
    Object '' of type 'always'
      Object '' of type 'event_control'
        Object '' of type 'operation'
          Object 'clk' of type 'ref_obj'
        Object '' of type 'begin'
          Object '' of type 'assignment'
            Object 'o3_4' of type 'ref_obj'
            Object '' of type 'operation'
              Object '' of type 'constant'
              Object '' of type 'operation'
                Object 'i' of type 'ref_obj'
                Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'o3_8' of type 'part_select'
              Object '' of type 'constant'
              Object '' of type 'constant'
            Object '' of type 'operation'
              Object '' of type 'constant'
              Object '' of type 'operation'
                Object 'i' of type 'part_select'
                  Object '' of type 'constant'
                  Object '' of type 'constant'
                Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'o3_8' of type 'part_select'
              Object '' of type 'constant'
              Object '' of type 'constant'
            Object '' of type 'operation'
              Object '' of type 'constant'
              Object '' of type 'operation'
                Object 'i' of type 'part_select'
                  Object '' of type 'constant'
                  Object '' of type 'constant'
                Object '' of type 'constant'
    Object '' of type 'always'
      Object '' of type 'event_control'
        Object '' of type 'operation'
          Object 'clk' of type 'ref_obj'
        Object '' of type 'assignment'
          Object 'o4_4' of type 'ref_obj'
          Object '' of type 'operation'
            Object '' of type 'constant'
            Object '' of type 'operation'
              Object 'i' of type 'ref_obj'
              Object '' of type 'constant'
    Object '' of type 'always'
      Object '' of type 'event_control'
        Object '' of type 'operation'
          Object 'clk' of type 'ref_obj'
        Object '' of type 'assignment'
          Object 'o4_8' of type 'part_select'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object '' of type 'operation'
            Object '' of type 'constant'
            Object '' of type 'operation'
              Object 'i' of type 'part_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object '' of type 'constant'
    Object '' of type 'always'
      Object '' of type 'event_control'
        Object '' of type 'operation'
          Object 'clk' of type 'ref_obj'
        Object '' of type 'assignment'
          Object 'o4_8' of type 'part_select'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object '' of type 'operation'
            Object '' of type 'constant'
            Object '' of type 'operation'
              Object 'i' of type 'part_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object '' of type 'constant'
    Object '' of type 'always'
      Object '' of type 'begin'
        Object '' of type 'assignment'
          Object 'o5_4' of type 'ref_obj'
          Object '' of type 'operation'
            Object '' of type 'constant'
            Object '' of type 'operation'
              Object 'i' of type 'ref_obj'
              Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'o5_8' of type 'part_select'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object '' of type 'operation'
            Object '' of type 'constant'
            Object '' of type 'operation'
              Object 'i' of type 'part_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'o5_8' of type 'part_select'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object '' of type 'operation'
            Object '' of type 'constant'
            Object '' of type 'operation'
              Object 'i' of type 'part_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object '' of type 'constant'
    Object '' of type 'always'
      Object '' of type 'assignment'
        Object 'o6_4' of type 'ref_obj'
        Object '' of type 'operation'
          Object '' of type 'constant'
          Object '' of type 'operation'
            Object 'i' of type 'ref_obj'
            Object '' of type 'constant'
    Object '' of type 'always'
      Object '' of type 'assignment'
        Object 'o6_8' of type 'part_select'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'operation'
          Object '' of type 'constant'
          Object '' of type 'operation'
            Object 'i' of type 'part_select'
              Object '' of type 'constant'
              Object '' of type 'constant'
            Object '' of type 'constant'
    Object '' of type 'always'
      Object '' of type 'assignment'
        Object 'o6_8' of type 'part_select'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'operation'
          Object '' of type 'constant'
          Object '' of type 'operation'
            Object 'i' of type 'part_select'
              Object '' of type 'constant'
              Object '' of type 'constant'
            Object '' of type 'constant'
  Object 'work@dut' of type 'module_inst'
    Object 'clk' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'i' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o1_4' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o2_4' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o3_4' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o4_4' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o5_4' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o6_4' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o1_8' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o2_8' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o3_8' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o4_8' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o5_8' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o6_8' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'clk' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'i' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'o1_4' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'o2_4' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'o3_4' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'o4_4' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'o5_4' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'o6_4' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'o1_8' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'o2_8' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'o3_8' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'o4_8' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'o5_8' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'o6_8' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
Generating RTLIL representation for module `\dut'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:1.1-63.10> str='\dut'
      AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:2.9-2.12> str='\clk' input logic port=1 range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:3.15-3.16> str='\i' input logic port=2 multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:3.9-3.14> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:4.16-4.20> str='\o1_4' output logic port=3 multirange=[ 0 8 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:4.10-4.15> basic_prep range=[7:0]
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed basic_prep range=[31:0] int=7
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:5.16-5.20> str='\o2_4' output logic port=4 multirange=[ 0 8 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:5.10-5.15> basic_prep range=[7:0]
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed basic_prep range=[31:0] int=7
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:6.16-6.20> str='\o3_4' output logic port=5 multirange=[ 0 8 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:6.10-6.15> basic_prep range=[7:0]
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed basic_prep range=[31:0] int=7
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:7.16-7.20> str='\o4_4' output logic port=6 multirange=[ 0 8 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:7.10-7.15> basic_prep range=[7:0]
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed basic_prep range=[31:0] int=7
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:8.16-8.20> str='\o5_4' output logic port=7 multirange=[ 0 8 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:8.10-8.15> basic_prep range=[7:0]
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed basic_prep range=[31:0] int=7
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:9.16-9.20> str='\o6_4' output logic port=8 multirange=[ 0 8 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:9.10-9.15> basic_prep range=[7:0]
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed basic_prep range=[31:0] int=7
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:10.17-10.21> str='\o1_8' output logic port=9 multirange=[ 0 16 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:10.10-10.16> basic_prep range=[15:0]
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000001111'(32) signed basic_prep range=[31:0] int=15
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:11.17-11.21> str='\o2_8' output logic port=10 multirange=[ 0 16 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:11.10-11.16> basic_prep range=[15:0]
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000001111'(32) signed basic_prep range=[31:0] int=15
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:12.17-12.21> str='\o3_8' output logic port=11 multirange=[ 0 16 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:12.10-12.16> basic_prep range=[15:0]
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000001111'(32) signed basic_prep range=[31:0] int=15
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:13.17-13.21> str='\o4_8' output logic port=12 multirange=[ 0 16 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:13.10-13.16> basic_prep range=[15:0]
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000001111'(32) signed basic_prep range=[31:0] int=15
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:14.17-14.21> str='\o5_8' output logic port=13 multirange=[ 0 16 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:14.10-14.16> basic_prep range=[15:0]
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000001111'(32) signed basic_prep range=[31:0] int=15
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:15.17-15.21> str='\o6_8' output logic port=14 multirange=[ 0 16 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:15.10-15.16> basic_prep range=[15:0]
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000001111'(32) signed basic_prep range=[31:0] int=15
          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_INITIAL <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:19.3-23.6>
        AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:19.11-23.6>
          AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='$systemverilog_plugin$stream_op_0_impl'
            AST_LOCALPARAM <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='$systemverilog_plugin$stream_op_0_width' range=[0:0]
              AST_FCALL <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='\$bits'
                AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.12-20.28>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.19-20.20> str='\i'
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='$systemverilog_plugin$stream_op_0_src' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='$systemverilog_plugin$stream_op_0_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='$systemverilog_plugin$stream_op_0_dst' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='$systemverilog_plugin$stream_op_0_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='$systemverilog_plugin$stream_op_0_src'
              AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.12-20.28>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.19-20.20> str='\i'
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='$systemverilog_plugin$stream_op_0_counter' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_FOR <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='$systemverilog_plugin$stream_op_0_counter'
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_LT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='$systemverilog_plugin$stream_op_0_counter'
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='$systemverilog_plugin$stream_op_0_width'
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='$systemverilog_plugin$stream_op_0_counter'
                AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='$systemverilog_plugin$stream_op_0_counter'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='$systemverilog_plugin$stream_op_0_loop_body'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='$systemverilog_plugin$stream_op_0_dst'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='$systemverilog_plugin$stream_op_0_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='$systemverilog_plugin$stream_op_0_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='$systemverilog_plugin$stream_op_0_src'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='$systemverilog_plugin$stream_op_0_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='$systemverilog_plugin$stream_op_0_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.5-20.28>
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.5-20.9> str='\o1_4'
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:20.18-20.27> str='$systemverilog_plugin$stream_op_0_impl.$systemverilog_plugin$stream_op_0_dst'
          AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='$systemverilog_plugin$stream_op_1_impl'
            AST_LOCALPARAM <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='$systemverilog_plugin$stream_op_1_width' range=[0:0]
              AST_FCALL <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='\$bits'
                AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.18-21.39>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.25-21.31>
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.25-21.31>
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='$systemverilog_plugin$stream_op_1_src' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='$systemverilog_plugin$stream_op_1_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='$systemverilog_plugin$stream_op_1_dst' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='$systemverilog_plugin$stream_op_1_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='$systemverilog_plugin$stream_op_1_src'
              AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.18-21.39>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.25-21.31>
                  AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.25-21.31>
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='$systemverilog_plugin$stream_op_1_counter' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_FOR <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='$systemverilog_plugin$stream_op_1_counter'
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_LT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='$systemverilog_plugin$stream_op_1_counter'
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='$systemverilog_plugin$stream_op_1_width'
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='$systemverilog_plugin$stream_op_1_counter'
                AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='$systemverilog_plugin$stream_op_1_counter'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='$systemverilog_plugin$stream_op_1_loop_body'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='$systemverilog_plugin$stream_op_1_dst'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='$systemverilog_plugin$stream_op_1_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='$systemverilog_plugin$stream_op_1_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='$systemverilog_plugin$stream_op_1_src'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='$systemverilog_plugin$stream_op_1_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='$systemverilog_plugin$stream_op_1_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.5-21.39>
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.5-21.15>
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.5-21.15>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000001111'(32) signed range=[31:0] int=15
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) signed range=[31:0] int=8
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:21.24-21.38> str='$systemverilog_plugin$stream_op_1_impl.$systemverilog_plugin$stream_op_1_dst'
          AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='$systemverilog_plugin$stream_op_2_impl'
            AST_LOCALPARAM <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='$systemverilog_plugin$stream_op_2_width' range=[0:0]
              AST_FCALL <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='\$bits'
                AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.18-22.39>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.25-22.31>
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.25-22.31>
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='$systemverilog_plugin$stream_op_2_src' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='$systemverilog_plugin$stream_op_2_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='$systemverilog_plugin$stream_op_2_dst' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='$systemverilog_plugin$stream_op_2_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='$systemverilog_plugin$stream_op_2_src'
              AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.18-22.39>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.25-22.31>
                  AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.25-22.31>
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='$systemverilog_plugin$stream_op_2_counter' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_FOR <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='$systemverilog_plugin$stream_op_2_counter'
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_LT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='$systemverilog_plugin$stream_op_2_counter'
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='$systemverilog_plugin$stream_op_2_width'
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='$systemverilog_plugin$stream_op_2_counter'
                AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='$systemverilog_plugin$stream_op_2_counter'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='$systemverilog_plugin$stream_op_2_loop_body'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='$systemverilog_plugin$stream_op_2_dst'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='$systemverilog_plugin$stream_op_2_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='$systemverilog_plugin$stream_op_2_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='$systemverilog_plugin$stream_op_2_src'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='$systemverilog_plugin$stream_op_2_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='$systemverilog_plugin$stream_op_2_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.5-22.39>
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.5-22.14>
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.5-22.14>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:22.24-22.38> str='$systemverilog_plugin$stream_op_2_impl.$systemverilog_plugin$stream_op_2_dst'
          AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='$systemverilog_plugin$stream_op_3_impl'
            AST_LOCALPARAM <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='$systemverilog_plugin$stream_op_3_width' range=[0:0]
              AST_FCALL <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='\$bits'
                AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.12-27.28>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.19-27.20> str='\i'
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='$systemverilog_plugin$stream_op_3_src' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='$systemverilog_plugin$stream_op_3_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='$systemverilog_plugin$stream_op_3_dst' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='$systemverilog_plugin$stream_op_3_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='$systemverilog_plugin$stream_op_3_src'
              AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.12-27.28>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.19-27.20> str='\i'
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='$systemverilog_plugin$stream_op_3_counter' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_FOR <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='$systemverilog_plugin$stream_op_3_counter'
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_LT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='$systemverilog_plugin$stream_op_3_counter'
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='$systemverilog_plugin$stream_op_3_width'
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='$systemverilog_plugin$stream_op_3_counter'
                AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='$systemverilog_plugin$stream_op_3_counter'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='$systemverilog_plugin$stream_op_3_loop_body'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='$systemverilog_plugin$stream_op_3_dst'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='$systemverilog_plugin$stream_op_3_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='$systemverilog_plugin$stream_op_3_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='$systemverilog_plugin$stream_op_3_src'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='$systemverilog_plugin$stream_op_3_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='$systemverilog_plugin$stream_op_3_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.5-27.28>
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.5-27.9> str='\o2_4'
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:27.18-27.27> str='$systemverilog_plugin$stream_op_3_impl.$systemverilog_plugin$stream_op_3_dst'
          AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='$systemverilog_plugin$stream_op_4_impl'
            AST_LOCALPARAM <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='$systemverilog_plugin$stream_op_4_width' range=[0:0]
              AST_FCALL <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='\$bits'
                AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.18-29.39>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.25-29.31>
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.25-29.31>
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='$systemverilog_plugin$stream_op_4_src' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='$systemverilog_plugin$stream_op_4_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='$systemverilog_plugin$stream_op_4_dst' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='$systemverilog_plugin$stream_op_4_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='$systemverilog_plugin$stream_op_4_src'
              AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.18-29.39>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.25-29.31>
                  AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.25-29.31>
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='$systemverilog_plugin$stream_op_4_counter' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_FOR <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='$systemverilog_plugin$stream_op_4_counter'
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_LT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='$systemverilog_plugin$stream_op_4_counter'
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='$systemverilog_plugin$stream_op_4_width'
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='$systemverilog_plugin$stream_op_4_counter'
                AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='$systemverilog_plugin$stream_op_4_counter'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='$systemverilog_plugin$stream_op_4_loop_body'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='$systemverilog_plugin$stream_op_4_dst'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='$systemverilog_plugin$stream_op_4_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='$systemverilog_plugin$stream_op_4_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='$systemverilog_plugin$stream_op_4_src'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='$systemverilog_plugin$stream_op_4_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='$systemverilog_plugin$stream_op_4_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.5-29.39>
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.5-29.15>
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.5-29.15>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000001111'(32) signed range=[31:0] int=15
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) signed range=[31:0] int=8
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:29.24-29.38> str='$systemverilog_plugin$stream_op_4_impl.$systemverilog_plugin$stream_op_4_dst'
          AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='$systemverilog_plugin$stream_op_5_impl'
            AST_LOCALPARAM <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='$systemverilog_plugin$stream_op_5_width' range=[0:0]
              AST_FCALL <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='\$bits'
                AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.18-31.39>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.25-31.31>
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.25-31.31>
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='$systemverilog_plugin$stream_op_5_src' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='$systemverilog_plugin$stream_op_5_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='$systemverilog_plugin$stream_op_5_dst' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='$systemverilog_plugin$stream_op_5_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='$systemverilog_plugin$stream_op_5_src'
              AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.18-31.39>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.25-31.31>
                  AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.25-31.31>
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='$systemverilog_plugin$stream_op_5_counter' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_FOR <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='$systemverilog_plugin$stream_op_5_counter'
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_LT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='$systemverilog_plugin$stream_op_5_counter'
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='$systemverilog_plugin$stream_op_5_width'
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='$systemverilog_plugin$stream_op_5_counter'
                AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='$systemverilog_plugin$stream_op_5_counter'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='$systemverilog_plugin$stream_op_5_loop_body'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='$systemverilog_plugin$stream_op_5_dst'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='$systemverilog_plugin$stream_op_5_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='$systemverilog_plugin$stream_op_5_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='$systemverilog_plugin$stream_op_5_src'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='$systemverilog_plugin$stream_op_5_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='$systemverilog_plugin$stream_op_5_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.5-31.39>
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.5-31.14>
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.5-31.14>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:31.24-31.38> str='$systemverilog_plugin$stream_op_5_impl.$systemverilog_plugin$stream_op_5_dst'
      AST_ALWAYS <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:34.3-38.6>
        AST_POSEDGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:34.12-34.23>
          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:34.20-34.23> str='\clk'
        AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:34.10-34.24>
          AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:34.25-38.6>
            AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='$systemverilog_plugin$stream_op_6_impl'
              AST_LOCALPARAM <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='$systemverilog_plugin$stream_op_6_width' range=[0:0]
                AST_FCALL <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='\$bits'
                  AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.12-35.28>
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                    AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.19-35.20> str='\i'
                AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='$systemverilog_plugin$stream_op_6_src' reg range=[0:0]
                AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='$systemverilog_plugin$stream_op_6_width'
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='$systemverilog_plugin$stream_op_6_dst' reg range=[0:0]
                AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                  AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='$systemverilog_plugin$stream_op_6_width'
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='$systemverilog_plugin$stream_op_6_src'
                AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.12-35.28>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.19-35.20> str='\i'
              AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='$systemverilog_plugin$stream_op_6_counter' reg range=[0:0]
                AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_FOR <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='$systemverilog_plugin$stream_op_6_counter'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_LT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='$systemverilog_plugin$stream_op_6_counter'
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='$systemverilog_plugin$stream_op_6_width'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='$systemverilog_plugin$stream_op_6_counter'
                  AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='$systemverilog_plugin$stream_op_6_counter'
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='$systemverilog_plugin$stream_op_6_loop_body'
                  AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='$systemverilog_plugin$stream_op_6_dst'
                      AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                        AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                          AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                            AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='$systemverilog_plugin$stream_op_6_counter'
                            AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='$systemverilog_plugin$stream_op_6_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='$systemverilog_plugin$stream_op_6_src'
                      AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                        AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                          AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                            AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='$systemverilog_plugin$stream_op_6_counter'
                            AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='$systemverilog_plugin$stream_op_6_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.5-35.28>
              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.5-35.9> str='\o3_4'
              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:35.18-35.27> str='$systemverilog_plugin$stream_op_6_impl.$systemverilog_plugin$stream_op_6_dst'
            AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='$systemverilog_plugin$stream_op_7_impl'
              AST_LOCALPARAM <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='$systemverilog_plugin$stream_op_7_width' range=[0:0]
                AST_FCALL <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='\$bits'
                  AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.18-36.39>
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                    AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.25-36.31>
                      AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.25-36.31>
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
                AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='$systemverilog_plugin$stream_op_7_src' reg range=[0:0]
                AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='$systemverilog_plugin$stream_op_7_width'
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='$systemverilog_plugin$stream_op_7_dst' reg range=[0:0]
                AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                  AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='$systemverilog_plugin$stream_op_7_width'
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='$systemverilog_plugin$stream_op_7_src'
                AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.18-36.39>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.25-36.31>
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.25-36.31>
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
              AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='$systemverilog_plugin$stream_op_7_counter' reg range=[0:0]
                AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_FOR <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='$systemverilog_plugin$stream_op_7_counter'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_LT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='$systemverilog_plugin$stream_op_7_counter'
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='$systemverilog_plugin$stream_op_7_width'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='$systemverilog_plugin$stream_op_7_counter'
                  AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='$systemverilog_plugin$stream_op_7_counter'
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='$systemverilog_plugin$stream_op_7_loop_body'
                  AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='$systemverilog_plugin$stream_op_7_dst'
                      AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                        AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                          AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                            AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='$systemverilog_plugin$stream_op_7_counter'
                            AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='$systemverilog_plugin$stream_op_7_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='$systemverilog_plugin$stream_op_7_src'
                      AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                        AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                          AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                            AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='$systemverilog_plugin$stream_op_7_counter'
                            AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='$systemverilog_plugin$stream_op_7_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.5-36.39>
              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.5-36.15>
                AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.5-36.15>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000001111'(32) signed range=[31:0] int=15
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) signed range=[31:0] int=8
              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:36.24-36.38> str='$systemverilog_plugin$stream_op_7_impl.$systemverilog_plugin$stream_op_7_dst'
            AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='$systemverilog_plugin$stream_op_8_impl'
              AST_LOCALPARAM <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='$systemverilog_plugin$stream_op_8_width' range=[0:0]
                AST_FCALL <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='\$bits'
                  AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.18-37.39>
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                    AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.25-37.31>
                      AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.25-37.31>
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='$systemverilog_plugin$stream_op_8_src' reg range=[0:0]
                AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='$systemverilog_plugin$stream_op_8_width'
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='$systemverilog_plugin$stream_op_8_dst' reg range=[0:0]
                AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                  AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='$systemverilog_plugin$stream_op_8_width'
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='$systemverilog_plugin$stream_op_8_src'
                AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.18-37.39>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.25-37.31>
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.25-37.31>
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='$systemverilog_plugin$stream_op_8_counter' reg range=[0:0]
                AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_FOR <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='$systemverilog_plugin$stream_op_8_counter'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_LT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='$systemverilog_plugin$stream_op_8_counter'
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='$systemverilog_plugin$stream_op_8_width'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='$systemverilog_plugin$stream_op_8_counter'
                  AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='$systemverilog_plugin$stream_op_8_counter'
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='$systemverilog_plugin$stream_op_8_loop_body'
                  AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='$systemverilog_plugin$stream_op_8_dst'
                      AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                        AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                          AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                            AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='$systemverilog_plugin$stream_op_8_counter'
                            AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='$systemverilog_plugin$stream_op_8_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='$systemverilog_plugin$stream_op_8_src'
                      AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                        AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                          AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                            AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='$systemverilog_plugin$stream_op_8_counter'
                            AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='$systemverilog_plugin$stream_op_8_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.5-37.39>
              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.5-37.14>
                AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.5-37.14>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:37.24-37.38> str='$systemverilog_plugin$stream_op_8_impl.$systemverilog_plugin$stream_op_8_dst'
      AST_ALWAYS <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:41.3-42.29>
        AST_POSEDGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:41.12-41.23>
          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:41.20-41.23> str='\clk'
        AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:41.10-41.24>
          AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='$systemverilog_plugin$stream_op_9_impl'
            AST_LOCALPARAM <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='$systemverilog_plugin$stream_op_9_width' range=[0:0]
              AST_FCALL <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='\$bits'
                AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.12-42.28>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.19-42.20> str='\i'
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='$systemverilog_plugin$stream_op_9_src' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='$systemverilog_plugin$stream_op_9_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='$systemverilog_plugin$stream_op_9_dst' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='$systemverilog_plugin$stream_op_9_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='$systemverilog_plugin$stream_op_9_src'
              AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.12-42.28>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.19-42.20> str='\i'
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='$systemverilog_plugin$stream_op_9_counter' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_FOR <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='$systemverilog_plugin$stream_op_9_counter'
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_LT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='$systemverilog_plugin$stream_op_9_counter'
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='$systemverilog_plugin$stream_op_9_width'
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='$systemverilog_plugin$stream_op_9_counter'
                AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='$systemverilog_plugin$stream_op_9_counter'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='$systemverilog_plugin$stream_op_9_loop_body'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='$systemverilog_plugin$stream_op_9_dst'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='$systemverilog_plugin$stream_op_9_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='$systemverilog_plugin$stream_op_9_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='$systemverilog_plugin$stream_op_9_src'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='$systemverilog_plugin$stream_op_9_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='$systemverilog_plugin$stream_op_9_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.5-42.28>
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.5-42.9> str='\o4_4'
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:42.18-42.27> str='$systemverilog_plugin$stream_op_9_impl.$systemverilog_plugin$stream_op_9_dst'
      AST_ALWAYS <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:43.3-44.40>
        AST_POSEDGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:43.12-43.23>
          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:43.20-43.23> str='\clk'
        AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:43.10-43.24>
          AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='$systemverilog_plugin$stream_op_10_impl'
            AST_LOCALPARAM <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='$systemverilog_plugin$stream_op_10_width' range=[0:0]
              AST_FCALL <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='\$bits'
                AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.18-44.39>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.25-44.31>
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.25-44.31>
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='$systemverilog_plugin$stream_op_10_src' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='$systemverilog_plugin$stream_op_10_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='$systemverilog_plugin$stream_op_10_dst' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='$systemverilog_plugin$stream_op_10_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='$systemverilog_plugin$stream_op_10_src'
              AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.18-44.39>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.25-44.31>
                  AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.25-44.31>
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='$systemverilog_plugin$stream_op_10_counter' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_FOR <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='$systemverilog_plugin$stream_op_10_counter'
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_LT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='$systemverilog_plugin$stream_op_10_counter'
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='$systemverilog_plugin$stream_op_10_width'
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='$systemverilog_plugin$stream_op_10_counter'
                AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='$systemverilog_plugin$stream_op_10_counter'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='$systemverilog_plugin$stream_op_10_loop_body'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='$systemverilog_plugin$stream_op_10_dst'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='$systemverilog_plugin$stream_op_10_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='$systemverilog_plugin$stream_op_10_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='$systemverilog_plugin$stream_op_10_src'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='$systemverilog_plugin$stream_op_10_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='$systemverilog_plugin$stream_op_10_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.5-44.39>
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.5-44.15>
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.5-44.15>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000001111'(32) signed range=[31:0] int=15
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) signed range=[31:0] int=8
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:44.24-44.38> str='$systemverilog_plugin$stream_op_10_impl.$systemverilog_plugin$stream_op_10_dst'
      AST_ALWAYS <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:45.3-46.40>
        AST_POSEDGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:45.12-45.23>
          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:45.20-45.23> str='\clk'
        AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:45.10-45.24>
          AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='$systemverilog_plugin$stream_op_11_impl'
            AST_LOCALPARAM <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='$systemverilog_plugin$stream_op_11_width' range=[0:0]
              AST_FCALL <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='\$bits'
                AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.18-46.39>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.25-46.31>
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.25-46.31>
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='$systemverilog_plugin$stream_op_11_src' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='$systemverilog_plugin$stream_op_11_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='$systemverilog_plugin$stream_op_11_dst' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='$systemverilog_plugin$stream_op_11_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='$systemverilog_plugin$stream_op_11_src'
              AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.18-46.39>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.25-46.31>
                  AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.25-46.31>
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='$systemverilog_plugin$stream_op_11_counter' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_FOR <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='$systemverilog_plugin$stream_op_11_counter'
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_LT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='$systemverilog_plugin$stream_op_11_counter'
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='$systemverilog_plugin$stream_op_11_width'
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='$systemverilog_plugin$stream_op_11_counter'
                AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='$systemverilog_plugin$stream_op_11_counter'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='$systemverilog_plugin$stream_op_11_loop_body'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='$systemverilog_plugin$stream_op_11_dst'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='$systemverilog_plugin$stream_op_11_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='$systemverilog_plugin$stream_op_11_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='$systemverilog_plugin$stream_op_11_src'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='$systemverilog_plugin$stream_op_11_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='$systemverilog_plugin$stream_op_11_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.5-46.39>
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.5-46.14>
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.5-46.14>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:46.24-46.38> str='$systemverilog_plugin$stream_op_11_impl.$systemverilog_plugin$stream_op_11_dst'
      AST_ALWAYS <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:49.3-53.6>
        AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:49.10-53.6>
          AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='$systemverilog_plugin$stream_op_12_impl'
            AST_LOCALPARAM <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='$systemverilog_plugin$stream_op_12_width' range=[0:0]
              AST_FCALL <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='\$bits'
                AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.12-50.28>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.19-50.20> str='\i'
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='$systemverilog_plugin$stream_op_12_src' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='$systemverilog_plugin$stream_op_12_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='$systemverilog_plugin$stream_op_12_dst' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='$systemverilog_plugin$stream_op_12_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='$systemverilog_plugin$stream_op_12_src'
              AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.12-50.28>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.19-50.20> str='\i'
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='$systemverilog_plugin$stream_op_12_counter' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_FOR <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='$systemverilog_plugin$stream_op_12_counter'
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_LT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='$systemverilog_plugin$stream_op_12_counter'
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='$systemverilog_plugin$stream_op_12_width'
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='$systemverilog_plugin$stream_op_12_counter'
                AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='$systemverilog_plugin$stream_op_12_counter'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='$systemverilog_plugin$stream_op_12_loop_body'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='$systemverilog_plugin$stream_op_12_dst'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='$systemverilog_plugin$stream_op_12_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='$systemverilog_plugin$stream_op_12_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='$systemverilog_plugin$stream_op_12_src'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='$systemverilog_plugin$stream_op_12_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='$systemverilog_plugin$stream_op_12_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.5-50.28>
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.5-50.9> str='\o5_4'
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:50.18-50.27> str='$systemverilog_plugin$stream_op_12_impl.$systemverilog_plugin$stream_op_12_dst'
          AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='$systemverilog_plugin$stream_op_13_impl'
            AST_LOCALPARAM <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='$systemverilog_plugin$stream_op_13_width' range=[0:0]
              AST_FCALL <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='\$bits'
                AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.18-51.39>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.25-51.31>
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.25-51.31>
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='$systemverilog_plugin$stream_op_13_src' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='$systemverilog_plugin$stream_op_13_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='$systemverilog_plugin$stream_op_13_dst' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='$systemverilog_plugin$stream_op_13_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='$systemverilog_plugin$stream_op_13_src'
              AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.18-51.39>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.25-51.31>
                  AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.25-51.31>
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='$systemverilog_plugin$stream_op_13_counter' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_FOR <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='$systemverilog_plugin$stream_op_13_counter'
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_LT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='$systemverilog_plugin$stream_op_13_counter'
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='$systemverilog_plugin$stream_op_13_width'
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='$systemverilog_plugin$stream_op_13_counter'
                AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='$systemverilog_plugin$stream_op_13_counter'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='$systemverilog_plugin$stream_op_13_loop_body'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='$systemverilog_plugin$stream_op_13_dst'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='$systemverilog_plugin$stream_op_13_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='$systemverilog_plugin$stream_op_13_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='$systemverilog_plugin$stream_op_13_src'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='$systemverilog_plugin$stream_op_13_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='$systemverilog_plugin$stream_op_13_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.5-51.39>
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.5-51.15>
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.5-51.15>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000001111'(32) signed range=[31:0] int=15
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) signed range=[31:0] int=8
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:51.24-51.38> str='$systemverilog_plugin$stream_op_13_impl.$systemverilog_plugin$stream_op_13_dst'
          AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='$systemverilog_plugin$stream_op_14_impl'
            AST_LOCALPARAM <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='$systemverilog_plugin$stream_op_14_width' range=[0:0]
              AST_FCALL <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='\$bits'
                AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.18-52.39>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.25-52.31>
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.25-52.31>
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='$systemverilog_plugin$stream_op_14_src' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='$systemverilog_plugin$stream_op_14_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='$systemverilog_plugin$stream_op_14_dst' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='$systemverilog_plugin$stream_op_14_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='$systemverilog_plugin$stream_op_14_src'
              AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.18-52.39>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.25-52.31>
                  AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.25-52.31>
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='$systemverilog_plugin$stream_op_14_counter' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_FOR <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='$systemverilog_plugin$stream_op_14_counter'
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_LT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='$systemverilog_plugin$stream_op_14_counter'
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='$systemverilog_plugin$stream_op_14_width'
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='$systemverilog_plugin$stream_op_14_counter'
                AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='$systemverilog_plugin$stream_op_14_counter'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='$systemverilog_plugin$stream_op_14_loop_body'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='$systemverilog_plugin$stream_op_14_dst'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='$systemverilog_plugin$stream_op_14_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='$systemverilog_plugin$stream_op_14_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='$systemverilog_plugin$stream_op_14_src'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='$systemverilog_plugin$stream_op_14_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='$systemverilog_plugin$stream_op_14_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.5-52.39>
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.5-52.14>
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.5-52.14>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:52.24-52.38> str='$systemverilog_plugin$stream_op_14_impl.$systemverilog_plugin$stream_op_14_dst'
      AST_ALWAYS <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:56.3-57.29>
        AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:56.3-57.29>
          AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='$systemverilog_plugin$stream_op_15_impl'
            AST_LOCALPARAM <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='$systemverilog_plugin$stream_op_15_width' range=[0:0]
              AST_FCALL <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='\$bits'
                AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.12-57.28>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.19-57.20> str='\i'
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='$systemverilog_plugin$stream_op_15_src' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='$systemverilog_plugin$stream_op_15_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='$systemverilog_plugin$stream_op_15_dst' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='$systemverilog_plugin$stream_op_15_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='$systemverilog_plugin$stream_op_15_src'
              AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.12-57.28>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.19-57.20> str='\i'
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='$systemverilog_plugin$stream_op_15_counter' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_FOR <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='$systemverilog_plugin$stream_op_15_counter'
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_LT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='$systemverilog_plugin$stream_op_15_counter'
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='$systemverilog_plugin$stream_op_15_width'
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='$systemverilog_plugin$stream_op_15_counter'
                AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='$systemverilog_plugin$stream_op_15_counter'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='$systemverilog_plugin$stream_op_15_loop_body'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='$systemverilog_plugin$stream_op_15_dst'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='$systemverilog_plugin$stream_op_15_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='$systemverilog_plugin$stream_op_15_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='$systemverilog_plugin$stream_op_15_src'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='$systemverilog_plugin$stream_op_15_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='$systemverilog_plugin$stream_op_15_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.5-57.28>
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.5-57.9> str='\o6_4'
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:57.18-57.27> str='$systemverilog_plugin$stream_op_15_impl.$systemverilog_plugin$stream_op_15_dst'
      AST_ALWAYS <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:58.3-59.40>
        AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:58.3-59.40>
          AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='$systemverilog_plugin$stream_op_16_impl'
            AST_LOCALPARAM <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='$systemverilog_plugin$stream_op_16_width' range=[0:0]
              AST_FCALL <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='\$bits'
                AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.18-59.39>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.25-59.31>
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.25-59.31>
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='$systemverilog_plugin$stream_op_16_src' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='$systemverilog_plugin$stream_op_16_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='$systemverilog_plugin$stream_op_16_dst' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='$systemverilog_plugin$stream_op_16_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='$systemverilog_plugin$stream_op_16_src'
              AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.18-59.39>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.25-59.31>
                  AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.25-59.31>
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='$systemverilog_plugin$stream_op_16_counter' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_FOR <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='$systemverilog_plugin$stream_op_16_counter'
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_LT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='$systemverilog_plugin$stream_op_16_counter'
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='$systemverilog_plugin$stream_op_16_width'
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='$systemverilog_plugin$stream_op_16_counter'
                AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='$systemverilog_plugin$stream_op_16_counter'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='$systemverilog_plugin$stream_op_16_loop_body'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='$systemverilog_plugin$stream_op_16_dst'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='$systemverilog_plugin$stream_op_16_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='$systemverilog_plugin$stream_op_16_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='$systemverilog_plugin$stream_op_16_src'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='$systemverilog_plugin$stream_op_16_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='$systemverilog_plugin$stream_op_16_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.5-59.39>
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.5-59.15>
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.5-59.15>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000001111'(32) signed range=[31:0] int=15
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) signed range=[31:0] int=8
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:59.24-59.38> str='$systemverilog_plugin$stream_op_16_impl.$systemverilog_plugin$stream_op_16_dst'
      AST_ALWAYS <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:60.3-61.40>
        AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:60.3-61.40>
          AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='$systemverilog_plugin$stream_op_17_impl'
            AST_LOCALPARAM <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='$systemverilog_plugin$stream_op_17_width' range=[0:0]
              AST_FCALL <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='\$bits'
                AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.18-61.39>
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.25-61.31>
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.25-61.31>
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                      AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='$systemverilog_plugin$stream_op_17_src' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='$systemverilog_plugin$stream_op_17_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='$systemverilog_plugin$stream_op_17_dst' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
                AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='$systemverilog_plugin$stream_op_17_width'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
              AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='$systemverilog_plugin$stream_op_17_src'
              AST_CONCAT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.18-61.39>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='0001'(4) range=[3:0] int=1
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.25-61.31>
                  AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.25-61.31>
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                    AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='$systemverilog_plugin$stream_op_17_counter' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> signed range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_FOR <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='$systemverilog_plugin$stream_op_17_counter'
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_LT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='$systemverilog_plugin$stream_op_17_counter'
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='$systemverilog_plugin$stream_op_17_width'
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
                AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='$systemverilog_plugin$stream_op_17_counter'
                AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='$systemverilog_plugin$stream_op_17_counter'
                  AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='$systemverilog_plugin$stream_op_17_loop_body'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='$systemverilog_plugin$stream_op_17_dst'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='$systemverilog_plugin$stream_op_17_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='$systemverilog_plugin$stream_op_17_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='$systemverilog_plugin$stream_op_17_src'
                    AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
                      AST_SUB <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
                        AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
                          AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='$systemverilog_plugin$stream_op_17_counter'
                          AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_ADD <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
                        AST_SELFSZ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='$systemverilog_plugin$stream_op_17_counter'
                        AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.5-61.39>
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.5-61.14>
              AST_RANGE <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.5-61.14>
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
                AST_CONSTANT <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_IDENTIFIER <UHDM-integration-tests/tests/StreamOpInitialAlways/dut.sv:61.24-61.38> str='$systemverilog_plugin$stream_op_17_impl.$systemverilog_plugin$stream_op_17_dst'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module dut(clk, i, o1_4, o2_4, o3_4, o4_4, o5_4, o6_4, o1_8, o2_8, o3_8, o4_8, o5_8, o6_8);
      input clk;
      input [3:0] i;
      output [7:0] o1_4;
      output [7:0] o2_4;
      output [7:0] o3_4;
      output [7:0] o4_4;
      output [7:0] o5_4;
      output [7:0] o6_4;
      output [15:0] o1_8;
      output [15:0] o2_8;
      output [15:0] o3_8;
      output [15:0] o4_8;
      output [15:0] o5_8;
      output [15:0] o6_8;
      initial
        begin
          begin
            /** AST_LOCALPARAM **/
            reg [0:(\$systemverilog_plugin$stream_op_0_width )-(1)] \$systemverilog_plugin$stream_op_0_src ;
            reg [(\$systemverilog_plugin$stream_op_0_width )-(1):0] \$systemverilog_plugin$stream_op_0_dst ;
            \$systemverilog_plugin$stream_op_0_src  = {i, 4'b 0001};
            reg [31:0] \$systemverilog_plugin$stream_op_0_counter ;
            /** AST_FOR **/
          end
          o1_4 = \$systemverilog_plugin$stream_op_0_impl.$systemverilog_plugin$stream_op_0_dst ;
          begin
            /** AST_LOCALPARAM **/
            reg [0:(\$systemverilog_plugin$stream_op_1_width )-(1)] \$systemverilog_plugin$stream_op_1_src ;
            reg [(\$systemverilog_plugin$stream_op_1_width )-(1):0] \$systemverilog_plugin$stream_op_1_dst ;
            \$systemverilog_plugin$stream_op_1_src  = {[7:4], 4'b 0001};
            reg [31:0] \$systemverilog_plugin$stream_op_1_counter ;
            /** AST_FOR **/
          end
          [15:8] = \$systemverilog_plugin$stream_op_1_impl.$systemverilog_plugin$stream_op_1_dst ;
          begin
            /** AST_LOCALPARAM **/
            reg [0:(\$systemverilog_plugin$stream_op_2_width )-(1)] \$systemverilog_plugin$stream_op_2_src ;
            reg [(\$systemverilog_plugin$stream_op_2_width )-(1):0] \$systemverilog_plugin$stream_op_2_dst ;
            \$systemverilog_plugin$stream_op_2_src  = {[3:0], 4'b 0001};
            reg [31:0] \$systemverilog_plugin$stream_op_2_counter ;
            /** AST_FOR **/
          end
          [7:0] = \$systemverilog_plugin$stream_op_2_impl.$systemverilog_plugin$stream_op_2_dst ;
          begin
            /** AST_LOCALPARAM **/
            reg [0:(\$systemverilog_plugin$stream_op_3_width )-(1)] \$systemverilog_plugin$stream_op_3_src ;
            reg [(\$systemverilog_plugin$stream_op_3_width )-(1):0] \$systemverilog_plugin$stream_op_3_dst ;
            \$systemverilog_plugin$stream_op_3_src  = {i, 4'b 0001};
            reg [31:0] \$systemverilog_plugin$stream_op_3_counter ;
            /** AST_FOR **/
          end
          o2_4 = \$systemverilog_plugin$stream_op_3_impl.$systemverilog_plugin$stream_op_3_dst ;
          begin
            /** AST_LOCALPARAM **/
            reg [0:(\$systemverilog_plugin$stream_op_4_width )-(1)] \$systemverilog_plugin$stream_op_4_src ;
            reg [(\$systemverilog_plugin$stream_op_4_width )-(1):0] \$systemverilog_plugin$stream_op_4_dst ;
            \$systemverilog_plugin$stream_op_4_src  = {[7:4], 4'b 0001};
            reg [31:0] \$systemverilog_plugin$stream_op_4_counter ;
            /** AST_FOR **/
          end
          [15:8] = \$systemverilog_plugin$stream_op_4_impl.$systemverilog_plugin$stream_op_4_dst ;
          begin
            /** AST_LOCALPARAM **/
            reg [0:(\$systemverilog_plugin$stream_op_5_width )-(1)] \$systemverilog_plugin$stream_op_5_src ;
            reg [(\$systemverilog_plugin$stream_op_5_width )-(1):0] \$systemverilog_plugin$stream_op_5_dst ;
            \$systemverilog_plugin$stream_op_5_src  = {[3:0], 4'b 0001};
            reg [31:0] \$systemverilog_plugin$stream_op_5_counter ;
            /** AST_FOR **/
          end
          [7:0] = \$systemverilog_plugin$stream_op_5_impl.$systemverilog_plugin$stream_op_5_dst ;
        end
      always @(posedge clk)
        begin
          begin
            /** AST_LOCALPARAM **/
            reg [0:(\$systemverilog_plugin$stream_op_6_width )-(1)] \$systemverilog_plugin$stream_op_6_src ;
            reg [(\$systemverilog_plugin$stream_op_6_width )-(1):0] \$systemverilog_plugin$stream_op_6_dst ;
            \$systemverilog_plugin$stream_op_6_src  = {i, 4'b 0001};
            reg [31:0] \$systemverilog_plugin$stream_op_6_counter ;
            /** AST_FOR **/
          end
          o3_4 = \$systemverilog_plugin$stream_op_6_impl.$systemverilog_plugin$stream_op_6_dst ;
          begin
            /** AST_LOCALPARAM **/
            reg [0:(\$systemverilog_plugin$stream_op_7_width )-(1)] \$systemverilog_plugin$stream_op_7_src ;
            reg [(\$systemverilog_plugin$stream_op_7_width )-(1):0] \$systemverilog_plugin$stream_op_7_dst ;
            \$systemverilog_plugin$stream_op_7_src  = {[7:4], 4'b 0001};
            reg [31:0] \$systemverilog_plugin$stream_op_7_counter ;
            /** AST_FOR **/
          end
          [15:8] = \$systemverilog_plugin$stream_op_7_impl.$systemverilog_plugin$stream_op_7_dst ;
          begin
            /** AST_LOCALPARAM **/
            reg [0:(\$systemverilog_plugin$stream_op_8_width )-(1)] \$systemverilog_plugin$stream_op_8_src ;
            reg [(\$systemverilog_plugin$stream_op_8_width )-(1):0] \$systemverilog_plugin$stream_op_8_dst ;
            \$systemverilog_plugin$stream_op_8_src  = {[3:0], 4'b 0001};
            reg [31:0] \$systemverilog_plugin$stream_op_8_counter ;
            /** AST_FOR **/
          end
          [7:0] = \$systemverilog_plugin$stream_op_8_impl.$systemverilog_plugin$stream_op_8_dst ;
        end
      always @(posedge clk)
        begin
          begin
            /** AST_LOCALPARAM **/
            reg [0:(\$systemverilog_plugin$stream_op_9_width )-(1)] \$systemverilog_plugin$stream_op_9_src ;
            reg [(\$systemverilog_plugin$stream_op_9_width )-(1):0] \$systemverilog_plugin$stream_op_9_dst ;
            \$systemverilog_plugin$stream_op_9_src  = {i, 4'b 0001};
            reg [31:0] \$systemverilog_plugin$stream_op_9_counter ;
            /** AST_FOR **/
          end
          o4_4 = \$systemverilog_plugin$stream_op_9_impl.$systemverilog_plugin$stream_op_9_dst ;
        end
      always @(posedge clk)
        begin
          begin
            /** AST_LOCALPARAM **/
            reg [0:(\$systemverilog_plugin$stream_op_10_width )-(1)] \$systemverilog_plugin$stream_op_10_src ;
            reg [(\$systemverilog_plugin$stream_op_10_width )-(1):0] \$systemverilog_plugin$stream_op_10_dst ;
            \$systemverilog_plugin$stream_op_10_src  = {[7:4], 4'b 0001};
            reg [31:0] \$systemverilog_plugin$stream_op_10_counter ;
            /** AST_FOR **/
          end
          [15:8] = \$systemverilog_plugin$stream_op_10_impl.$systemverilog_plugin$stream_op_10_dst ;
        end
      always @(posedge clk)
        begin
          begin
            /** AST_LOCALPARAM **/
            reg [0:(\$systemverilog_plugin$stream_op_11_width )-(1)] \$systemverilog_plugin$stream_op_11_src ;
            reg [(\$systemverilog_plugin$stream_op_11_width )-(1):0] \$systemverilog_plugin$stream_op_11_dst ;
            \$systemverilog_plugin$stream_op_11_src  = {[3:0], 4'b 0001};
            reg [31:0] \$systemverilog_plugin$stream_op_11_counter ;
            /** AST_FOR **/
          end
          [7:0] = \$systemverilog_plugin$stream_op_11_impl.$systemverilog_plugin$stream_op_11_dst ;
        end
      always @*
        begin
          begin
            /** AST_LOCALPARAM **/
            reg [0:(\$systemverilog_plugin$stream_op_12_width )-(1)] \$systemverilog_plugin$stream_op_12_src ;
            reg [(\$systemverilog_plugin$stream_op_12_width )-(1):0] \$systemverilog_plugin$stream_op_12_dst ;
            \$systemverilog_plugin$stream_op_12_src  = {i, 4'b 0001};
            reg [31:0] \$systemverilog_plugin$stream_op_12_counter ;
            /** AST_FOR **/
          end
          o5_4 = \$systemverilog_plugin$stream_op_12_impl.$systemverilog_plugin$stream_op_12_dst ;
          begin
            /** AST_LOCALPARAM **/
            reg [0:(\$systemverilog_plugin$stream_op_13_width )-(1)] \$systemverilog_plugin$stream_op_13_src ;
            reg [(\$systemverilog_plugin$stream_op_13_width )-(1):0] \$systemverilog_plugin$stream_op_13_dst ;
            \$systemverilog_plugin$stream_op_13_src  = {[7:4], 4'b 0001};
            reg [31:0] \$systemverilog_plugin$stream_op_13_counter ;
            /** AST_FOR **/
          end
          [15:8] = \$systemverilog_plugin$stream_op_13_impl.$systemverilog_plugin$stream_op_13_dst ;
          begin
            /** AST_LOCALPARAM **/
            reg [0:(\$systemverilog_plugin$stream_op_14_width )-(1)] \$systemverilog_plugin$stream_op_14_src ;
            reg [(\$systemverilog_plugin$stream_op_14_width )-(1):0] \$systemverilog_plugin$stream_op_14_dst ;
            \$systemverilog_plugin$stream_op_14_src  = {[3:0], 4'b 0001};
            reg [31:0] \$systemverilog_plugin$stream_op_14_counter ;
            /** AST_FOR **/
          end
          [7:0] = \$systemverilog_plugin$stream_op_14_impl.$systemverilog_plugin$stream_op_14_dst ;
        end
      always @*
        begin
          begin
            /** AST_LOCALPARAM **/
            reg [0:(\$systemverilog_plugin$stream_op_15_width )-(1)] \$systemverilog_plugin$stream_op_15_src ;
            reg [(\$systemverilog_plugin$stream_op_15_width )-(1):0] \$systemverilog_plugin$stream_op_15_dst ;
            \$systemverilog_plugin$stream_op_15_src  = {i, 4'b 0001};
            reg [31:0] \$systemverilog_plugin$stream_op_15_counter ;
            /** AST_FOR **/
          end
          o6_4 = \$systemverilog_plugin$stream_op_15_impl.$systemverilog_plugin$stream_op_15_dst ;
        end
      always @*
        begin
          begin
            /** AST_LOCALPARAM **/
            reg [0:(\$systemverilog_plugin$stream_op_16_width )-(1)] \$systemverilog_plugin$stream_op_16_src ;
            reg [(\$systemverilog_plugin$stream_op_16_width )-(1):0] \$systemverilog_plugin$stream_op_16_dst ;
            \$systemverilog_plugin$stream_op_16_src  = {[7:4], 4'b 0001};
            reg [31:0] \$systemverilog_plugin$stream_op_16_counter ;
            /** AST_FOR **/
          end
          [15:8] = \$systemverilog_plugin$stream_op_16_impl.$systemverilog_plugin$stream_op_16_dst ;
        end
      always @*
        begin
          begin
            /** AST_LOCALPARAM **/
            reg [0:(\$systemverilog_plugin$stream_op_17_width )-(1)] \$systemverilog_plugin$stream_op_17_src ;
            reg [(\$systemverilog_plugin$stream_op_17_width )-(1):0] \$systemverilog_plugin$stream_op_17_dst ;
            \$systemverilog_plugin$stream_op_17_src  = {[3:0], 4'b 0001};
            reg [31:0] \$systemverilog_plugin$stream_op_17_counter ;
            /** AST_FOR **/
          end
          [7:0] = \$systemverilog_plugin$stream_op_17_impl.$systemverilog_plugin$stream_op_17_dst ;
        end
    endmodule
