<profile>

<section name = "Vitis HLS Report for 'op_data_exe_wb_Pipeline_exe'" level="0">
<item name = "Date">Sun Jun  9 09:50:16 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">alv_VHDL</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.912 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">89, 89, 0.890 us, 0.890 us, 89, 89, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- exe">87, 87, 39, 1, 1, 50, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 414, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 2448, 1788, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 128, -</column>
<column name="Register">-, -, 513, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, 2, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_32s_32_2_1_U12">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="sdiv_32s_32s_32_36_1_U13">sdiv_32s_32s_32_36_1, 0, 0, 2283, 1738, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln134_fu_121_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln147_fu_274_p2">+, 0, 0, 39, 32, 5</column>
<column name="add_ln151_fu_268_p2">+, 0, 0, 39, 32, 5</column>
<column name="add_ln172_fu_175_p2">+, 0, 0, 39, 32, 32</column>
<column name="sub_ln164_1_fu_228_p2">-, 0, 0, 39, 1, 32</column>
<column name="sub_ln164_fu_155_p2">-, 0, 0, 39, 1, 32</column>
<column name="sub_ln168_1_fu_190_p2">-, 0, 0, 39, 1, 32</column>
<column name="sub_ln168_fu_140_p2">-, 0, 0, 39, 1, 32</column>
<column name="sub_ln176_fu_170_p2">-, 0, 0, 39, 32, 32</column>
<column name="ap_predicate_op144_write_state39">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln134_fu_115_p2">icmp, 0, 0, 14, 6, 5</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state39_pp0_stage0_iter38">or, 0, 0, 2, 1, 1</column>
<column name="select_ln164_fu_247_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln168_fu_209_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 6, 12</column>
<column name="data_a_blk_n">9, 2, 1, 2</column>
<column name="data_b_blk_n">9, 2, 1, 2</column>
<column name="data_result_blk_n">9, 2, 1, 2</column>
<column name="data_result_din">65, 12, 32, 384</column>
<column name="i_5_fu_66">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ALU_operation_MEM_load_reg_327">32, 0, 32, 0</column>
<column name="a_reg_296">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter30">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter31">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter32">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter33">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter34">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter35">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter36">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter37">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter38">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter18_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter19_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter20_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter21_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter22_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter23_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter24_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter25_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter26_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter27_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter28_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter29_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter30_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter31_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter32_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter33_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter34_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter35_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter36_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter37_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="ap_predicate_pred254_state39">1, 0, 1, 0</column>
<column name="ap_predicate_pred261_state39">1, 0, 1, 0</column>
<column name="ap_predicate_pred266_state39">1, 0, 1, 0</column>
<column name="ap_predicate_pred271_state39">1, 0, 1, 0</column>
<column name="ap_predicate_pred276_state39">1, 0, 1, 0</column>
<column name="ap_predicate_pred281_state39">1, 0, 1, 0</column>
<column name="ap_predicate_pred286_state39">1, 0, 1, 0</column>
<column name="ap_predicate_pred291_state39">1, 0, 1, 0</column>
<column name="ap_predicate_pred296_state39">1, 0, 1, 0</column>
<column name="ap_predicate_pred301_state39">1, 0, 1, 0</column>
<column name="b_reg_309">32, 0, 32, 0</column>
<column name="i_5_fu_66">6, 0, 6, 0</column>
<column name="i_reg_287">6, 0, 6, 0</column>
<column name="lshr_ln164_1_reg_346">31, 0, 31, 0</column>
<column name="lshr_ln168_1_reg_341">31, 0, 31, 0</column>
<column name="mul_ln180_reg_336">32, 0, 32, 0</column>
<column name="sdiv_ln184_reg_331">32, 0, 32, 0</column>
<column name="ALU_operation_MEM_load_reg_327">64, 32, 32, 0</column>
<column name="a_reg_296">64, 32, 32, 0</column>
<column name="b_reg_309">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, op_data_exe_wb_Pipeline_exe, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, op_data_exe_wb_Pipeline_exe, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, op_data_exe_wb_Pipeline_exe, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, op_data_exe_wb_Pipeline_exe, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, op_data_exe_wb_Pipeline_exe, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, op_data_exe_wb_Pipeline_exe, return value</column>
<column name="data_a_dout">in, 32, ap_fifo, data_a, pointer</column>
<column name="data_a_empty_n">in, 1, ap_fifo, data_a, pointer</column>
<column name="data_a_read">out, 1, ap_fifo, data_a, pointer</column>
<column name="data_b_dout">in, 32, ap_fifo, data_b, pointer</column>
<column name="data_b_empty_n">in, 1, ap_fifo, data_b, pointer</column>
<column name="data_b_read">out, 1, ap_fifo, data_b, pointer</column>
<column name="data_result_din">out, 32, ap_fifo, data_result, pointer</column>
<column name="data_result_full_n">in, 1, ap_fifo, data_result, pointer</column>
<column name="data_result_write">out, 1, ap_fifo, data_result, pointer</column>
<column name="ALU_operation_MEM_address0">out, 6, ap_memory, ALU_operation_MEM, array</column>
<column name="ALU_operation_MEM_ce0">out, 1, ap_memory, ALU_operation_MEM, array</column>
<column name="ALU_operation_MEM_q0">in, 32, ap_memory, ALU_operation_MEM, array</column>
</table>
</item>
</section>
</profile>
