ARM GAS  /tmp/ccDGn3t6.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_TIM1_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_TIM1_Init
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_TIM1_Init:
  25              	.LFB40:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM1 init function */
  30:Core/Src/tim.c **** void MX_TIM1_Init(void)
  31:Core/Src/tim.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  /tmp/ccDGn3t6.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 37 3 view .LVU1
  39              		.loc 1 37 26 is_stmt 0 view .LVU2
  40 0004 1022     		movs	r2, #16
  41 0006 0021     		movs	r1, #0
  42 0008 02A8     		add	r0, sp, #8
  43 000a FFF7FEFF 		bl	memset
  44              	.LVL0:
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 38 3 is_stmt 1 view .LVU3
  46              		.loc 1 38 27 is_stmt 0 view .LVU4
  47 000e 0822     		movs	r2, #8
  48 0010 0021     		movs	r1, #0
  49 0012 6846     		mov	r0, sp
  50 0014 FFF7FEFF 		bl	memset
  51              	.LVL1:
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  43:Core/Src/tim.c ****   htim1.Instance = TIM1;
  52              		.loc 1 43 3 is_stmt 1 view .LVU5
  53              		.loc 1 43 18 is_stmt 0 view .LVU6
  54 0018 1648     		ldr	r0, .L8
  55 001a 174B     		ldr	r3, .L8+4
  56 001c 0360     		str	r3, [r0]
  44:Core/Src/tim.c ****   htim1.Init.Prescaler = 159;
  57              		.loc 1 44 3 is_stmt 1 view .LVU7
  58              		.loc 1 44 24 is_stmt 0 view .LVU8
  59 001e 9F23     		movs	r3, #159
  60 0020 4360     		str	r3, [r0, #4]
  45:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  61              		.loc 1 45 3 is_stmt 1 view .LVU9
  62              		.loc 1 45 26 is_stmt 0 view .LVU10
  63 0022 0023     		movs	r3, #0
  64 0024 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim1.Init.Period = 25000;
  65              		.loc 1 46 3 is_stmt 1 view .LVU11
  66              		.loc 1 46 21 is_stmt 0 view .LVU12
  67 0026 154A     		ldr	r2, .L8+8
  68 0028 C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  /tmp/ccDGn3t6.s 			page 3


  69              		.loc 1 47 3 is_stmt 1 view .LVU13
  70              		.loc 1 47 28 is_stmt 0 view .LVU14
  71 002a 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  72              		.loc 1 48 3 is_stmt 1 view .LVU15
  73              		.loc 1 48 32 is_stmt 0 view .LVU16
  74 002c 4361     		str	r3, [r0, #20]
  49:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  75              		.loc 1 49 3 is_stmt 1 view .LVU17
  76              		.loc 1 49 32 is_stmt 0 view .LVU18
  77 002e 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  78              		.loc 1 50 3 is_stmt 1 view .LVU19
  79              		.loc 1 50 7 is_stmt 0 view .LVU20
  80 0030 FFF7FEFF 		bl	HAL_TIM_Base_Init
  81              	.LVL2:
  82              		.loc 1 50 6 view .LVU21
  83 0034 0028     		cmp	r0, #0
  84 0036 13D1     		bne	.L5
  85              	.L2:
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  86              		.loc 1 54 3 is_stmt 1 view .LVU22
  87              		.loc 1 54 34 is_stmt 0 view .LVU23
  88 0038 8023     		movs	r3, #128
  89 003a 5B01     		lsls	r3, r3, #5
  90 003c 0293     		str	r3, [sp, #8]
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  91              		.loc 1 55 3 is_stmt 1 view .LVU24
  92              		.loc 1 55 7 is_stmt 0 view .LVU25
  93 003e 02A9     		add	r1, sp, #8
  94 0040 0C48     		ldr	r0, .L8
  95 0042 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  96              	.LVL3:
  97              		.loc 1 55 6 view .LVU26
  98 0046 0028     		cmp	r0, #0
  99 0048 0DD1     		bne	.L6
 100              	.L3:
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 101              		.loc 1 59 3 is_stmt 1 view .LVU27
 102              		.loc 1 59 37 is_stmt 0 view .LVU28
 103 004a 0023     		movs	r3, #0
 104 004c 0093     		str	r3, [sp]
  60:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 105              		.loc 1 60 3 is_stmt 1 view .LVU29
 106              		.loc 1 60 33 is_stmt 0 view .LVU30
 107 004e 0193     		str	r3, [sp, #4]
  61:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 108              		.loc 1 61 3 is_stmt 1 view .LVU31
 109              		.loc 1 61 7 is_stmt 0 view .LVU32
 110 0050 6946     		mov	r1, sp
 111 0052 0848     		ldr	r0, .L8
ARM GAS  /tmp/ccDGn3t6.s 			page 4


 112 0054 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 113              	.LVL4:
 114              		.loc 1 61 6 view .LVU33
 115 0058 0028     		cmp	r0, #0
 116 005a 07D1     		bne	.L7
 117              	.L1:
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  66:Core/Src/tim.c **** 
  67:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c **** }
 118              		.loc 1 69 1 view .LVU34
 119 005c 07B0     		add	sp, sp, #28
 120              		@ sp needed
 121 005e 00BD     		pop	{pc}
 122              	.L5:
  52:Core/Src/tim.c ****   }
 123              		.loc 1 52 5 is_stmt 1 view .LVU35
 124 0060 FFF7FEFF 		bl	Error_Handler
 125              	.LVL5:
 126 0064 E8E7     		b	.L2
 127              	.L6:
  57:Core/Src/tim.c ****   }
 128              		.loc 1 57 5 view .LVU36
 129 0066 FFF7FEFF 		bl	Error_Handler
 130              	.LVL6:
 131 006a EEE7     		b	.L3
 132              	.L7:
  63:Core/Src/tim.c ****   }
 133              		.loc 1 63 5 view .LVU37
 134 006c FFF7FEFF 		bl	Error_Handler
 135              	.LVL7:
 136              		.loc 1 69 1 is_stmt 0 view .LVU38
 137 0070 F4E7     		b	.L1
 138              	.L9:
 139 0072 C046     		.align	2
 140              	.L8:
 141 0074 00000000 		.word	.LANCHOR0
 142 0078 002C0140 		.word	1073818624
 143 007c A8610000 		.word	25000
 144              		.cfi_endproc
 145              	.LFE40:
 147              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 148              		.align	1
 149              		.global	HAL_TIM_Base_MspInit
 150              		.syntax unified
 151              		.code	16
 152              		.thumb_func
 153              		.fpu softvfp
 155              	HAL_TIM_Base_MspInit:
 156              	.LVL8:
 157              	.LFB41:
  70:Core/Src/tim.c **** 
  71:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
ARM GAS  /tmp/ccDGn3t6.s 			page 5


  72:Core/Src/tim.c **** {
 158              		.loc 1 72 1 is_stmt 1 view -0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 8
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162              		.loc 1 72 1 is_stmt 0 view .LVU40
 163 0000 00B5     		push	{lr}
 164              	.LCFI2:
 165              		.cfi_def_cfa_offset 4
 166              		.cfi_offset 14, -4
 167 0002 83B0     		sub	sp, sp, #12
 168              	.LCFI3:
 169              		.cfi_def_cfa_offset 16
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 170              		.loc 1 74 3 is_stmt 1 view .LVU41
 171              		.loc 1 74 20 is_stmt 0 view .LVU42
 172 0004 0268     		ldr	r2, [r0]
 173              		.loc 1 74 5 view .LVU43
 174 0006 0C4B     		ldr	r3, .L13
 175 0008 9A42     		cmp	r2, r3
 176 000a 01D0     		beq	.L12
 177              	.LVL9:
 178              	.L10:
  75:Core/Src/tim.c ****   {
  76:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
  79:Core/Src/tim.c ****     /* TIM1 clock enable */
  80:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****     /* TIM1 interrupt Init */
  83:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
  84:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
  85:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  86:Core/Src/tim.c **** 
  87:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
  88:Core/Src/tim.c ****   }
  89:Core/Src/tim.c **** }
 179              		.loc 1 89 1 view .LVU44
 180 000c 03B0     		add	sp, sp, #12
 181              		@ sp needed
 182 000e 00BD     		pop	{pc}
 183              	.LVL10:
 184              	.L12:
  80:Core/Src/tim.c **** 
 185              		.loc 1 80 5 is_stmt 1 view .LVU45
 186              	.LBB2:
  80:Core/Src/tim.c **** 
 187              		.loc 1 80 5 view .LVU46
  80:Core/Src/tim.c **** 
 188              		.loc 1 80 5 view .LVU47
 189 0010 0A4A     		ldr	r2, .L13+4
 190 0012 9169     		ldr	r1, [r2, #24]
 191 0014 8020     		movs	r0, #128
 192              	.LVL11:
  80:Core/Src/tim.c **** 
ARM GAS  /tmp/ccDGn3t6.s 			page 6


 193              		.loc 1 80 5 is_stmt 0 view .LVU48
 194 0016 0001     		lsls	r0, r0, #4
 195 0018 0143     		orrs	r1, r0
 196 001a 9161     		str	r1, [r2, #24]
  80:Core/Src/tim.c **** 
 197              		.loc 1 80 5 is_stmt 1 view .LVU49
 198 001c 9369     		ldr	r3, [r2, #24]
 199 001e 0340     		ands	r3, r0
 200 0020 0193     		str	r3, [sp, #4]
  80:Core/Src/tim.c **** 
 201              		.loc 1 80 5 view .LVU50
 202 0022 019B     		ldr	r3, [sp, #4]
 203              	.LBE2:
  80:Core/Src/tim.c **** 
 204              		.loc 1 80 5 view .LVU51
  83:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 205              		.loc 1 83 5 view .LVU52
 206 0024 0022     		movs	r2, #0
 207 0026 0021     		movs	r1, #0
 208 0028 0D20     		movs	r0, #13
 209 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 210              	.LVL12:
  84:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 211              		.loc 1 84 5 view .LVU53
 212 002e 0D20     		movs	r0, #13
 213 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 214              	.LVL13:
 215              		.loc 1 89 1 is_stmt 0 view .LVU54
 216 0034 EAE7     		b	.L10
 217              	.L14:
 218 0036 C046     		.align	2
 219              	.L13:
 220 0038 002C0140 		.word	1073818624
 221 003c 00100240 		.word	1073876992
 222              		.cfi_endproc
 223              	.LFE41:
 225              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 226              		.align	1
 227              		.global	HAL_TIM_Base_MspDeInit
 228              		.syntax unified
 229              		.code	16
 230              		.thumb_func
 231              		.fpu softvfp
 233              	HAL_TIM_Base_MspDeInit:
 234              	.LVL14:
 235              	.LFB42:
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  92:Core/Src/tim.c **** {
 236              		.loc 1 92 1 is_stmt 1 view -0
 237              		.cfi_startproc
 238              		@ args = 0, pretend = 0, frame = 0
 239              		@ frame_needed = 0, uses_anonymous_args = 0
 240              		.loc 1 92 1 is_stmt 0 view .LVU56
 241 0000 10B5     		push	{r4, lr}
 242              	.LCFI4:
 243              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccDGn3t6.s 			page 7


 244              		.cfi_offset 4, -8
 245              		.cfi_offset 14, -4
  93:Core/Src/tim.c **** 
  94:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 246              		.loc 1 94 3 is_stmt 1 view .LVU57
 247              		.loc 1 94 20 is_stmt 0 view .LVU58
 248 0002 0268     		ldr	r2, [r0]
 249              		.loc 1 94 5 view .LVU59
 250 0004 064B     		ldr	r3, .L18
 251 0006 9A42     		cmp	r2, r3
 252 0008 00D0     		beq	.L17
 253              	.LVL15:
 254              	.L15:
  95:Core/Src/tim.c ****   {
  96:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
  99:Core/Src/tim.c ****     /* Peripheral clock disable */
 100:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 101:Core/Src/tim.c **** 
 102:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 103:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 104:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 105:Core/Src/tim.c **** 
 106:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 107:Core/Src/tim.c ****   }
 108:Core/Src/tim.c **** }
 255              		.loc 1 108 1 view .LVU60
 256              		@ sp needed
 257 000a 10BD     		pop	{r4, pc}
 258              	.LVL16:
 259              	.L17:
 100:Core/Src/tim.c **** 
 260              		.loc 1 100 5 is_stmt 1 view .LVU61
 261 000c 054A     		ldr	r2, .L18+4
 262 000e 9369     		ldr	r3, [r2, #24]
 263 0010 0549     		ldr	r1, .L18+8
 264 0012 0B40     		ands	r3, r1
 265 0014 9361     		str	r3, [r2, #24]
 103:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 266              		.loc 1 103 5 view .LVU62
 267 0016 0D20     		movs	r0, #13
 268              	.LVL17:
 103:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 269              		.loc 1 103 5 is_stmt 0 view .LVU63
 270 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 271              	.LVL18:
 272              		.loc 1 108 1 view .LVU64
 273 001c F5E7     		b	.L15
 274              	.L19:
 275 001e C046     		.align	2
 276              	.L18:
 277 0020 002C0140 		.word	1073818624
 278 0024 00100240 		.word	1073876992
 279 0028 FFF7FFFF 		.word	-2049
 280              		.cfi_endproc
 281              	.LFE42:
ARM GAS  /tmp/ccDGn3t6.s 			page 8


 283              		.global	htim1
 284              		.section	.bss.htim1,"aw",%nobits
 285              		.align	2
 286              		.set	.LANCHOR0,. + 0
 289              	htim1:
 290 0000 00000000 		.space	72
 290      00000000 
 290      00000000 
 290      00000000 
 290      00000000 
 291              		.text
 292              	.Letext0:
 293              		.file 2 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h"
 294              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 295              		.file 4 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 296              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 297              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 298              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 299              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim_ex.h"
 300              		.file 9 "Core/Inc/main.h"
 301              		.file 10 "Core/Inc/tim.h"
 302              		.file 11 "<built-in>"
ARM GAS  /tmp/ccDGn3t6.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccDGn3t6.s:16     .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/ccDGn3t6.s:24     .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/ccDGn3t6.s:141    .text.MX_TIM1_Init:0000000000000074 $d
     /tmp/ccDGn3t6.s:148    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccDGn3t6.s:155    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccDGn3t6.s:220    .text.HAL_TIM_Base_MspInit:0000000000000038 $d
     /tmp/ccDGn3t6.s:226    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccDGn3t6.s:233    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccDGn3t6.s:277    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
     /tmp/ccDGn3t6.s:289    .bss.htim1:0000000000000000 htim1
     /tmp/ccDGn3t6.s:285    .bss.htim1:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
