cocci_test_suite() {
	const struct cyclecounter *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 69 */;
	unsigned long cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 612 */;
	enum{MLX5_MTPPS_FS_ENABLE=BIT(0x0), MLX5_MTPPS_FS_PATTERN=BIT(0x2), MLX5_MTPPS_FS_PIN_MODE=BIT(0x3), MLX5_MTPPS_FS_TIME_STAMP=BIT(0x4), MLX5_MTPPS_FS_OUT_PULSE_DURATION=BIT(0x5), MLX5_MTPPS_FS_ENH_OUT_PER_ADJ=BIT(0x7),} cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 60 */;
	struct mlx5_clock *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 597 */;
	struct mlx5_core_dev *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 595 */;
	void cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 595 */;
	struct mlx5_ib_clock_info *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 556 */;
	enum{MLX5_EVENT_MODE_DISABLE=0x0, MLX5_EVENT_MODE_REPETETIVE=0x1, MLX5_EVENT_MODE_ONCE_TILL_ARM=0x2,} cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 54 */;
	u64 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 518 */;
	enum{MLX5_OUT_PATTERN_PULSE=0x0, MLX5_OUT_PATTERN_PERIODIC=0x1,} cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 49 */;
	struct mlx5_eqe *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 472 */;
	struct ptp_clock_event cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 469 */;
	void *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 465 */;
	struct notifier_block *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 464 */;
	enum{MLX5_PIN_MODE_IN=0x0, MLX5_PIN_MODE_OUT=0x1,} cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 44 */;
	enum{MLX5_CYCLES_SHIFT=23,} cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 40 */;
	const struct ptp_clock_info cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 397 */;
	enum ptp_pin_function cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 392 */;
	unsigned int cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 391 */;
	s64 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 301 */;
	struct timespec64 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 294 */;
	u8 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 231 */;
	u32 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 230 */;
	u32 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 229 */[MLX5_ST_SZ_DW(mtpps_reg)];
	struct mlx5_core_dev cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 228 */;
	struct mlx5_clock cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 226 */;
	struct ptp_clock_request *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 222 */;
	struct ptp_clock_info *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 221 */;
	int cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 221 */;
	s32 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 193 */;
	struct ptp_system_timestamp *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 160 */;
	struct timespec64 *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 159 */;
	const struct timespec64 *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 144 */;
	struct delayed_work *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 131 */;
	struct mlx5_pps cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 102 */;
	struct mlx5_pps *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 102 */;
	struct work_struct *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/lib/clock.c 100 */;
}
