
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017277                       # Number of seconds simulated
sim_ticks                                 17277411055                       # Number of ticks simulated
final_tick                                17277411055                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  70611                       # Simulator instruction rate (inst/s)
host_op_rate                                   116064                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               98468912                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677616                       # Number of bytes of host memory used
host_seconds                                   175.46                       # Real time elapsed on the host
sim_insts                                    12389443                       # Number of instructions simulated
sim_ops                                      20364675                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17277411055                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          69376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1152832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1222208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        69376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         69376                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           18013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19097                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           4015416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          66724812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              70740228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      4015416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4015416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4015416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         66724812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             70740228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38487                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19097                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19097                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1222208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1222208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   17277307670                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19097                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    721.588652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   529.256405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.091945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          202     11.94%     11.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          145      8.57%     20.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           93      5.50%     26.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           75      4.43%     30.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           45      2.66%     33.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           55      3.25%     36.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          164      9.69%     46.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           37      2.19%     48.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          876     51.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1692                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        69376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1152832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 4015416.417375965510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 66724811.740030683577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1084                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        18013                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     35404150                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    526099210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32660.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29206.64                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    203434610                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               561503360                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   95485000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10652.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29402.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        70.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     70.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17400                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     904713.18                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6190380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3286470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                66609060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         99571680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            129038880                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              5329920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       404958780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        30838080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3849549180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4595372430                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            265.975754                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          16980465311                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      5409341                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      42120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  16012172194                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     80301644                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     249366859                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    888041017                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5926200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3134670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                69743520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         105103440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            134290860                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6158880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       440050260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        25155840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3829140120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4618703790                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            267.326151                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          16966747182                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6953286                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      44460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  15936340824                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     65507293                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     259089911                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    965059741                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  17277411055                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2356960                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2356960                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8345                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2338161                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2042                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                421                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2338161                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2293651                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            44510                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4724                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17277411055                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      193314                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2212693                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2436                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         41088                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  17277411055                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  17277411055                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      171780                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           158                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     17277411055                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         25903166                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             202171                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12676481                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2356960                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2295693                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      25629555                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16842                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        127                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           423                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    171717                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2353                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           25840818                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.808917                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.355926                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 23003007     89.02%     89.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8494      0.03%     89.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3618      0.01%     89.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    70389      0.27%     89.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   283090      1.10%     90.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    69339      0.27%     90.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    10199      0.04%     90.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5517      0.02%     90.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2387165      9.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             25840818                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.090991                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.489380                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   901700                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              22302752                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    719360                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1908585                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8421                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               20812484                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8421                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1352655                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6870767                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2415                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2159395                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              15447165                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20770969                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1971                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  57530                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    324                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               14935261                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            30058468                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              51396045                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         28135881                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4392726                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              29547072                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   511396                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 93                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             65                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9464245                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               205172                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2217649                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1030                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              185                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   20700130                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 124                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20595801                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2781                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          335578                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       478379                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             80                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      25840818                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.797026                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.802491                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20531511     79.45%     79.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              870984      3.37%     82.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1027956      3.98%     86.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              226237      0.88%     87.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              655097      2.54%     90.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1080016      4.18%     94.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1234859      4.78%     99.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              152692      0.59%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               61466      0.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        25840818                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   37581     14.58%     14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     14.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  78096     30.29%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     44.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  78116     30.30%     75.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 62492     24.24%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1006      0.39%     99.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   472      0.18%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                26      0.01%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               43      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3971      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16673975     80.96%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1265      0.01%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1202      0.01%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 331      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               500526      2.43%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               126142      0.61%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               126318      0.61%     84.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750710      3.64%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                371      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                70231      0.34%     88.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2213153     10.75%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          127133      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            467      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20595801                       # Type of FU issued
system.cpu.iq.rate                           0.795107                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      257833                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012519                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           63059973                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          19020298                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     18556493                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4233061                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2015583                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2006372                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               18623785                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2225878                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2433                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        43791                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9070                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           303                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8421                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  356435                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               6441765                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20700254                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               351                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                205172                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2217649                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 75                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    948                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               6440576                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             52                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2225                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8548                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10773                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20576882                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                193236                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18919                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2405924                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2306517                       # Number of branches executed
system.cpu.iew.exec_stores                    2212688                       # Number of stores executed
system.cpu.iew.exec_rate                     0.794377                       # Inst execution rate
system.cpu.iew.wb_sent                       20568802                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20562865                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  11856997                       # num instructions producing a value
system.cpu.iew.wb_consumers                  17921788                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.793836                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.661597                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          336673                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8382                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     25790790                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.789610                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.860206                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     20518330     79.56%     79.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       812211      3.15%     82.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1011978      3.92%     86.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1041414      4.04%     90.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        37812      0.15%     90.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1553689      6.02%     96.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18522      0.07%     96.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1231      0.00%     96.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       795603      3.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     25790790                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12389443                       # Number of instructions committed
system.cpu.commit.committedOps               20364675                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2369960                       # Number of memory references committed
system.cpu.commit.loads                        161381                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                    2292533                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2003575                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  18486083                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  665                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1498      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16488742     80.97%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1015      0.00%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1142      0.01%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          500322      2.46%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          125493      0.62%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          125754      0.62%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         750531      3.69%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           183      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35571      0.17%     88.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2208195     10.84%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       125810      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          384      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20364675                       # Class of committed instruction
system.cpu.commit.bw_lim_events                795603                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     45696535                       # The number of ROB reads
system.cpu.rob.rob_writes                    41453290                       # The number of ROB writes
system.cpu.timesIdled                             679                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           62348                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12389443                       # Number of Instructions Simulated
system.cpu.committedOps                      20364675                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.090745                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.090745                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.478298                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.478298                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 27790098                       # number of integer regfile reads
system.cpu.int_regfile_writes                14041906                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   4384904                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2005484                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  11551915                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13741253                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7040963                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17277411055                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           850.968228                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2338310                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            781909                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.990514                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191429                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   850.968228                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.831024                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.831024                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          766                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5576375                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5576375                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  17277411055                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       111628                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          111628                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1444773                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1444773                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1556401                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1556401                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1556401                       # number of overall hits
system.cpu.dcache.overall_hits::total         1556401                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        77026                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         77026                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       763806                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       763806                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       840832                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         840832                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       840832                       # number of overall misses
system.cpu.dcache.overall_misses::total        840832                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1916731220                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1916731220                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14637243630                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14637243630                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  16553974850                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16553974850                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16553974850                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16553974850                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       188654                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       188654                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2208579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2208579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2397233                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2397233                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2397233                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2397233                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.408292                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.408292                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.345836                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.345836                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.350751                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.350751                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.350751                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.350751                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24884.210786                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24884.210786                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19163.561991                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19163.561991                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19687.612805                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19687.612805                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19687.612805                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19687.612805                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10520                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          909                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               219                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.036530                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    56.812500                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       779063                       # number of writebacks
system.cpu.dcache.writebacks::total            779063                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        58916                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        58916                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        58923                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58923                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58923                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58923                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18110                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18110                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       763799                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       763799                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       781909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       781909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       781909                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       781909                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    432486802                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    432486802                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13618005599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13618005599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  14050492401                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14050492401                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  14050492401                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14050492401                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.095996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.095996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.345833                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.345833                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.326171                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.326171                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.326171                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.326171                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23881.104473                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23881.104473                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17829.305353                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17829.305353                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17969.472664                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17969.472664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17969.472664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17969.472664                       # average overall mshr miss latency
system.cpu.dcache.replacements                 520638                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17277411055                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17277411055                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  17277411055                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           755.519321                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              171356                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1096                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            156.346715                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   755.519321                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.737812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.737812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          848                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            344530                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           344530                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  17277411055                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       170260                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          170260                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       170260                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           170260                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       170260                       # number of overall hits
system.cpu.icache.overall_hits::total          170260                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1457                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1457                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1457                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1457                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1457                       # number of overall misses
system.cpu.icache.overall_misses::total          1457                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    126078339                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    126078339                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    126078339                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    126078339                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    126078339                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    126078339                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       171717                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       171717                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       171717                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       171717                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       171717                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       171717                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008485                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008485                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008485                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008485                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008485                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008485                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86532.833905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86532.833905                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86532.833905                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86532.833905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86532.833905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86532.833905                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          567                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.700000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          361                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          361                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          361                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          361                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          361                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          361                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1096                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1096                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1096                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1096                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1096                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1096                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     96892421                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     96892421                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     96892421                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     96892421                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     96892421                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     96892421                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006383                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006383                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006383                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006383                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006383                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006383                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 88405.493613                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88405.493613                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 88405.493613                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88405.493613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 88405.493613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88405.493613                       # average overall mshr miss latency
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17277411055                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17277411055                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17277411055                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 17710.336435                       # Cycle average of tags in use
system.l2.tags.total_refs                     1564332                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19097                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     81.915065                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74704                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       857.340971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16852.995464                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.514313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.540477                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19097                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18856                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.582794                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12533753                       # Number of tag accesses
system.l2.tags.data_accesses                 12533753                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  17277411055                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       779063                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           779063                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          247                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              247                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            747729                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                747729                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         16167                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16167                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               763896                       # number of demand (read+write) hits
system.l2.demand_hits::total                   763908                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data              763896                       # number of overall hits
system.l2.overall_hits::total                  763908                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           16070                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16070                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1084                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1084                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1943                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1943                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1084                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18013                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19097                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1084                       # number of overall misses
system.l2.overall_misses::.cpu.data             18013                       # number of overall misses
system.l2.overall_misses::total                 19097                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1339702850                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1339702850                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     94505229                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94505229                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    169667458                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    169667458                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     94505229                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1509370308                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1603875537                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     94505229                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1509370308                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1603875537                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       779063                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       779063                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          247                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          247                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        763799                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            763799                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         1096                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1096                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        18110                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18110                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             1096                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           781909                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               783005                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1096                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          781909                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              783005                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.021040                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.021040                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.989051                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.989051                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.107289                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.107289                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.989051                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.023037                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024389                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.989051                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.023037                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024389                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83366.698818                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83366.698818                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87181.945572                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87181.945572                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87322.417910                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87322.417910                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 87181.945572                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83793.388553                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83985.732681                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87181.945572                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83793.388553                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83985.732681                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data        16070                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16070                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1084                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1084                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1943                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1943                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1084                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19097                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1084                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19097                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1125329050                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1125329050                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80044669                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80044669                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    143747838                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    143747838                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     80044669                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1269076888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1349121557                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80044669                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1269076888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1349121557                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.021040                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.021040                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.989051                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.989051                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.107289                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.107289                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.989051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.023037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024389                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.989051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.023037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024389                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70026.698818                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70026.698818                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73841.945572                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73841.945572                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73982.417910                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73982.417910                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73841.945572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70453.388553                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70645.732681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73841.945572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70453.388553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70645.732681                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         19097                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  17277411055                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3027                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16070                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16070                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3027                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        38194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1222208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1222208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1222208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19097                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19097    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19097                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12737699                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           74498023                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1564339                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       781337                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17277411055                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19206                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       779063                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          248                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2023                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           763799                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          763799                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1096                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18110                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2344904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2347344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        86016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     99902208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               99988224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           783005                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000013                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003574                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 782995    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             783005                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2083014987                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2195094                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1564599909                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
