
can_rx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004714  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  080048a4  080048a4  000058a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004990  08004990  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  08004990  08004990  00005990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004998  08004998  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004998  08004998  00005998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800499c  0800499c  0000599c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080049a0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006068  2**0
                  CONTENTS
 10 .bss          00000274  20000068  20000068  00006068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002dc  200002dc  00006068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ae5f  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001918  00000000  00000000  00010ef7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000848  00000000  00000000  00012810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000064b  00000000  00000000  00013058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b750  00000000  00000000  000136a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a1f7  00000000  00000000  0002edf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009efad  00000000  00000000  00038fea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000d7f97  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002940  00000000  00000000  000d7fdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000050  00000000  00000000  000da91c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800488c 	.word	0x0800488c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	0800488c 	.word	0x0800488c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <main>:
static void MX_GPIO_Init(void);
static void MX_CAN_Init(void);
static void MX_USART2_UART_Init(void);
void Filter_Init();

int main() {
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
  setbuf(stdout, NULL);
 8000274:	4b13      	ldr	r3, [pc, #76]	@ (80002c4 <main+0x54>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	689b      	ldr	r3, [r3, #8]
 800027a:	2100      	movs	r1, #0
 800027c:	4618      	mov	r0, r3
 800027e:	f003 fbe5 	bl	8003a4c <setbuf>
  HAL_Init();
 8000282:	f000 fba7 	bl	80009d4 <HAL_Init>
  SystemClock_Config();
 8000286:	f000 f8f7 	bl	8000478 <SystemClock_Config>
  MX_GPIO_Init();
 800028a:	f000 f99d 	bl	80005c8 <MX_GPIO_Init>
  MX_CAN_Init();
 800028e:	f000 f935 	bl	80004fc <MX_CAN_Init>
  MX_USART2_UART_Init();
 8000292:	f000 f969 	bl	8000568 <MX_USART2_UART_Init>
  Filter_Init();
 8000296:	f000 f831 	bl	80002fc <Filter_Init>

  printf("Start CAN Rx\r\n");
 800029a:	480b      	ldr	r0, [pc, #44]	@ (80002c8 <main+0x58>)
 800029c:	f003 fbce 	bl	8003a3c <puts>
  HAL_CAN_Start(&hcan);
 80002a0:	480a      	ldr	r0, [pc, #40]	@ (80002cc <main+0x5c>)
 80002a2:	f000 fdc2 	bl	8000e2a <HAL_CAN_Start>

  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING)) {
 80002a6:	2102      	movs	r1, #2
 80002a8:	4808      	ldr	r0, [pc, #32]	@ (80002cc <main+0x5c>)
 80002aa:	f000 ff24 	bl	80010f6 <HAL_CAN_ActivateNotification>
 80002ae:	4603      	mov	r3, r0
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d005      	beq.n	80002c0 <main+0x50>
	  printf("Error: Cant activate notification.");
 80002b4:	4806      	ldr	r0, [pc, #24]	@ (80002d0 <main+0x60>)
 80002b6:	f003 fb59 	bl	800396c <iprintf>
	  Error_Handler();
 80002ba:	f000 f9c3 	bl	8000644 <Error_Handler>
  }

  while (true) {}
 80002be:	bf00      	nop
 80002c0:	bf00      	nop
 80002c2:	e7fd      	b.n	80002c0 <main+0x50>
 80002c4:	20000018 	.word	0x20000018
 80002c8:	080048a4 	.word	0x080048a4
 80002cc:	20000084 	.word	0x20000084
 80002d0:	080048b4 	.word	0x080048b4

080002d4 <_write>:
}

int _write(int file, char *ptr, int len) {
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b084      	sub	sp, #16
 80002d8:	af00      	add	r7, sp, #0
 80002da:	60f8      	str	r0, [r7, #12]
 80002dc:	60b9      	str	r1, [r7, #8]
 80002de:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	b29a      	uxth	r2, r3
 80002e4:	230a      	movs	r3, #10
 80002e6:	68b9      	ldr	r1, [r7, #8]
 80002e8:	4803      	ldr	r0, [pc, #12]	@ (80002f8 <_write+0x24>)
 80002ea:	f002 fea1 	bl	8003030 <HAL_UART_Transmit>
  return len;
 80002ee:	687b      	ldr	r3, [r7, #4]
}
 80002f0:	4618      	mov	r0, r3
 80002f2:	3710      	adds	r7, #16
 80002f4:	46bd      	mov	sp, r7
 80002f6:	bd80      	pop	{r7, pc}
 80002f8:	200000ac 	.word	0x200000ac

080002fc <Filter_Init>:

void Filter_Init() {
 80002fc:	b580      	push	{r7, lr}
 80002fe:	af00      	add	r7, sp, #0
	filter.FilterIdHigh         = 0;
 8000300:	4b11      	ldr	r3, [pc, #68]	@ (8000348 <Filter_Init+0x4c>)
 8000302:	2200      	movs	r2, #0
 8000304:	601a      	str	r2, [r3, #0]
	filter.FilterIdLow          = 0;
 8000306:	4b10      	ldr	r3, [pc, #64]	@ (8000348 <Filter_Init+0x4c>)
 8000308:	2200      	movs	r2, #0
 800030a:	605a      	str	r2, [r3, #4]
	filter.FilterMaskIdHigh     = 0;
 800030c:	4b0e      	ldr	r3, [pc, #56]	@ (8000348 <Filter_Init+0x4c>)
 800030e:	2200      	movs	r2, #0
 8000310:	609a      	str	r2, [r3, #8]
	filter.FilterMaskIdLow      = 0;
 8000312:	4b0d      	ldr	r3, [pc, #52]	@ (8000348 <Filter_Init+0x4c>)
 8000314:	2200      	movs	r2, #0
 8000316:	60da      	str	r2, [r3, #12]
	filter.FilterScale          = CAN_FILTERSCALE_32BIT;
 8000318:	4b0b      	ldr	r3, [pc, #44]	@ (8000348 <Filter_Init+0x4c>)
 800031a:	2201      	movs	r2, #1
 800031c:	61da      	str	r2, [r3, #28]
	filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800031e:	4b0a      	ldr	r3, [pc, #40]	@ (8000348 <Filter_Init+0x4c>)
 8000320:	2200      	movs	r2, #0
 8000322:	611a      	str	r2, [r3, #16]
	filter.FilterBank           = 0;
 8000324:	4b08      	ldr	r3, [pc, #32]	@ (8000348 <Filter_Init+0x4c>)
 8000326:	2200      	movs	r2, #0
 8000328:	615a      	str	r2, [r3, #20]
	filter.FilterMode           = CAN_FILTERMODE_IDMASK;
 800032a:	4b07      	ldr	r3, [pc, #28]	@ (8000348 <Filter_Init+0x4c>)
 800032c:	2200      	movs	r2, #0
 800032e:	619a      	str	r2, [r3, #24]
	filter.SlaveStartFilterBank = 14;
 8000330:	4b05      	ldr	r3, [pc, #20]	@ (8000348 <Filter_Init+0x4c>)
 8000332:	220e      	movs	r2, #14
 8000334:	625a      	str	r2, [r3, #36]	@ 0x24
	filter.FilterActivation     = ENABLE;
 8000336:	4b04      	ldr	r3, [pc, #16]	@ (8000348 <Filter_Init+0x4c>)
 8000338:	2201      	movs	r2, #1
 800033a:	621a      	str	r2, [r3, #32]
	HAL_CAN_ConfigFilter(&hcan, &filter);
 800033c:	4902      	ldr	r1, [pc, #8]	@ (8000348 <Filter_Init+0x4c>)
 800033e:	4803      	ldr	r0, [pc, #12]	@ (800034c <Filter_Init+0x50>)
 8000340:	f000 fca9 	bl	8000c96 <HAL_CAN_ConfigFilter>
}
 8000344:	bf00      	nop
 8000346:	bd80      	pop	{r7, pc}
 8000348:	20000134 	.word	0x20000134
 800034c:	20000084 	.word	0x20000084

08000350 <HAL_CAN_RxFifo0MsgPendingCallback>:


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000350:	b580      	push	{r7, lr}
 8000352:	b084      	sub	sp, #16
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]
	printf("Run: Interrupt.");
 8000358:	483a      	ldr	r0, [pc, #232]	@ (8000444 <HAL_CAN_RxFifo0MsgPendingCallback+0xf4>)
 800035a:	f003 fb07 	bl	800396c <iprintf>
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 800035e:	4b3a      	ldr	r3, [pc, #232]	@ (8000448 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>)
 8000360:	4a3a      	ldr	r2, [pc, #232]	@ (800044c <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>)
 8000362:	2100      	movs	r1, #0
 8000364:	6878      	ldr	r0, [r7, #4]
 8000366:	f000 fda4 	bl	8000eb2 <HAL_CAN_GetRxMessage>
 800036a:	4603      	mov	r3, r0
 800036c:	2b00      	cmp	r3, #0
 800036e:	d165      	bne.n	800043c <HAL_CAN_RxFifo0MsgPendingCallback+0xec>
        id = (RxHeader.IDE == CAN_ID_STD) ? RxHeader.StdId : RxHeader.ExtId;
 8000370:	4b36      	ldr	r3, [pc, #216]	@ (800044c <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>)
 8000372:	689b      	ldr	r3, [r3, #8]
 8000374:	2b00      	cmp	r3, #0
 8000376:	d102      	bne.n	800037e <HAL_CAN_RxFifo0MsgPendingCallback+0x2e>
 8000378:	4b34      	ldr	r3, [pc, #208]	@ (800044c <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	e001      	b.n	8000382 <HAL_CAN_RxFifo0MsgPendingCallback+0x32>
 800037e:	4b33      	ldr	r3, [pc, #204]	@ (800044c <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>)
 8000380:	685b      	ldr	r3, [r3, #4]
 8000382:	4a33      	ldr	r2, [pc, #204]	@ (8000450 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 8000384:	6013      	str	r3, [r2, #0]
        dlc = RxHeader.DLC;
 8000386:	4b31      	ldr	r3, [pc, #196]	@ (800044c <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>)
 8000388:	691b      	ldr	r3, [r3, #16]
 800038a:	4a32      	ldr	r2, [pc, #200]	@ (8000454 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 800038c:	6013      	str	r3, [r2, #0]
        count = 0;
 800038e:	4b32      	ldr	r3, [pc, #200]	@ (8000458 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8000390:	2200      	movs	r2, #0
 8000392:	601a      	str	r2, [r3, #0]
        for (uint8_t i = 0; i < 4; i++) {
 8000394:	2300      	movs	r3, #0
 8000396:	73fb      	strb	r3, [r7, #15]
 8000398:	e010      	b.n	80003bc <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>
        	count |= (uint32_t)RxData[i] << (24 - 8 * i);
 800039a:	7bfb      	ldrb	r3, [r7, #15]
 800039c:	4a2a      	ldr	r2, [pc, #168]	@ (8000448 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>)
 800039e:	5cd3      	ldrb	r3, [r2, r3]
 80003a0:	461a      	mov	r2, r3
 80003a2:	7bfb      	ldrb	r3, [r7, #15]
 80003a4:	f1c3 0303 	rsb	r3, r3, #3
 80003a8:	00db      	lsls	r3, r3, #3
 80003aa:	409a      	lsls	r2, r3
 80003ac:	4b2a      	ldr	r3, [pc, #168]	@ (8000458 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	4313      	orrs	r3, r2
 80003b2:	4a29      	ldr	r2, [pc, #164]	@ (8000458 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 80003b4:	6013      	str	r3, [r2, #0]
        for (uint8_t i = 0; i < 4; i++) {
 80003b6:	7bfb      	ldrb	r3, [r7, #15]
 80003b8:	3301      	adds	r3, #1
 80003ba:	73fb      	strb	r3, [r7, #15]
 80003bc:	7bfb      	ldrb	r3, [r7, #15]
 80003be:	2b03      	cmp	r3, #3
 80003c0:	d9eb      	bls.n	800039a <HAL_CAN_RxFifo0MsgPendingCallback+0x4a>
        }

        printf("ID: %#x\r\n", (int)id);
 80003c2:	4b23      	ldr	r3, [pc, #140]	@ (8000450 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	4619      	mov	r1, r3
 80003c8:	4824      	ldr	r0, [pc, #144]	@ (800045c <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 80003ca:	f003 facf 	bl	800396c <iprintf>
        printf("DLC: %#x\r\n", (int)dlc);
 80003ce:	4b21      	ldr	r3, [pc, #132]	@ (8000454 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	4619      	mov	r1, r3
 80003d4:	4822      	ldr	r0, [pc, #136]	@ (8000460 <HAL_CAN_RxFifo0MsgPendingCallback+0x110>)
 80003d6:	f003 fac9 	bl	800396c <iprintf>

        for (uint8_t i = 0; i < 4; i++) {
 80003da:	2300      	movs	r3, #0
 80003dc:	73bb      	strb	r3, [r7, #14]
 80003de:	e00a      	b.n	80003f6 <HAL_CAN_RxFifo0MsgPendingCallback+0xa6>
        	printf("RxData[%d]: %#x ", i, RxData[i]);
 80003e0:	7bb9      	ldrb	r1, [r7, #14]
 80003e2:	7bbb      	ldrb	r3, [r7, #14]
 80003e4:	4a18      	ldr	r2, [pc, #96]	@ (8000448 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>)
 80003e6:	5cd3      	ldrb	r3, [r2, r3]
 80003e8:	461a      	mov	r2, r3
 80003ea:	481e      	ldr	r0, [pc, #120]	@ (8000464 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 80003ec:	f003 fabe 	bl	800396c <iprintf>
        for (uint8_t i = 0; i < 4; i++) {
 80003f0:	7bbb      	ldrb	r3, [r7, #14]
 80003f2:	3301      	adds	r3, #1
 80003f4:	73bb      	strb	r3, [r7, #14]
 80003f6:	7bbb      	ldrb	r3, [r7, #14]
 80003f8:	2b03      	cmp	r3, #3
 80003fa:	d9f1      	bls.n	80003e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>
        }
        printf("\r\n");
 80003fc:	481a      	ldr	r0, [pc, #104]	@ (8000468 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>)
 80003fe:	f003 fb1d 	bl	8003a3c <puts>

        printf("count: %d\r\n", count);
 8000402:	4b15      	ldr	r3, [pc, #84]	@ (8000458 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	4619      	mov	r1, r3
 8000408:	4818      	ldr	r0, [pc, #96]	@ (800046c <HAL_CAN_RxFifo0MsgPendingCallback+0x11c>)
 800040a:	f003 faaf 	bl	800396c <iprintf>

        if (count % 3 == 0) {
 800040e:	4b12      	ldr	r3, [pc, #72]	@ (8000458 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8000410:	6819      	ldr	r1, [r3, #0]
 8000412:	4b17      	ldr	r3, [pc, #92]	@ (8000470 <HAL_CAN_RxFifo0MsgPendingCallback+0x120>)
 8000414:	fba3 2301 	umull	r2, r3, r3, r1
 8000418:	085a      	lsrs	r2, r3, #1
 800041a:	4613      	mov	r3, r2
 800041c:	005b      	lsls	r3, r3, #1
 800041e:	4413      	add	r3, r2
 8000420:	1aca      	subs	r2, r1, r3
 8000422:	2a00      	cmp	r2, #0
 8000424:	d105      	bne.n	8000432 <HAL_CAN_RxFifo0MsgPendingCallback+0xe2>
        	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000426:	2201      	movs	r2, #1
 8000428:	2108      	movs	r1, #8
 800042a:	4812      	ldr	r0, [pc, #72]	@ (8000474 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 800042c:	f001 fb3c 	bl	8001aa8 <HAL_GPIO_WritePin>
        } else {
        	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
        }
    }
}
 8000430:	e004      	b.n	800043c <HAL_CAN_RxFifo0MsgPendingCallback+0xec>
        	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000432:	2200      	movs	r2, #0
 8000434:	2108      	movs	r1, #8
 8000436:	480f      	ldr	r0, [pc, #60]	@ (8000474 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 8000438:	f001 fb36 	bl	8001aa8 <HAL_GPIO_WritePin>
}
 800043c:	bf00      	nop
 800043e:	3710      	adds	r7, #16
 8000440:	46bd      	mov	sp, r7
 8000442:	bd80      	pop	{r7, pc}
 8000444:	080048d8 	.word	0x080048d8
 8000448:	20000178 	.word	0x20000178
 800044c:	2000015c 	.word	0x2000015c
 8000450:	2000017c 	.word	0x2000017c
 8000454:	20000180 	.word	0x20000180
 8000458:	20000184 	.word	0x20000184
 800045c:	080048e8 	.word	0x080048e8
 8000460:	080048f4 	.word	0x080048f4
 8000464:	08004900 	.word	0x08004900
 8000468:	08004914 	.word	0x08004914
 800046c:	08004918 	.word	0x08004918
 8000470:	aaaaaaab 	.word	0xaaaaaaab
 8000474:	48000400 	.word	0x48000400

08000478 <SystemClock_Config>:

/** ここより下は自動生成されたコードなので無視してOK */

void SystemClock_Config() {
 8000478:	b580      	push	{r7, lr}
 800047a:	b090      	sub	sp, #64	@ 0x40
 800047c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800047e:	f107 0318 	add.w	r3, r7, #24
 8000482:	2228      	movs	r2, #40	@ 0x28
 8000484:	2100      	movs	r1, #0
 8000486:	4618      	mov	r0, r3
 8000488:	f003 fc74 	bl	8003d74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800048c:	1d3b      	adds	r3, r7, #4
 800048e:	2200      	movs	r2, #0
 8000490:	601a      	str	r2, [r3, #0]
 8000492:	605a      	str	r2, [r3, #4]
 8000494:	609a      	str	r2, [r3, #8]
 8000496:	60da      	str	r2, [r3, #12]
 8000498:	611a      	str	r2, [r3, #16]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800049a:	2302      	movs	r3, #2
 800049c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800049e:	2301      	movs	r3, #1
 80004a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004a2:	2310      	movs	r3, #16
 80004a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004a6:	2302      	movs	r3, #2
 80004a8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80004aa:	2300      	movs	r3, #0
 80004ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80004ae:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80004b2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80004b4:	f107 0318 	add.w	r3, r7, #24
 80004b8:	4618      	mov	r0, r3
 80004ba:	f001 fb0d 	bl	8001ad8 <HAL_RCC_OscConfig>
 80004be:	4603      	mov	r3, r0
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d001      	beq.n	80004c8 <SystemClock_Config+0x50>
    Error_Handler();
 80004c4:	f000 f8be 	bl	8000644 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004c8:	230f      	movs	r3, #15
 80004ca:	607b      	str	r3, [r7, #4]
                              | RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004cc:	2302      	movs	r3, #2
 80004ce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004d0:	2300      	movs	r3, #0
 80004d2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80004d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004da:	2300      	movs	r3, #0
 80004dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80004de:	1d3b      	adds	r3, r7, #4
 80004e0:	2102      	movs	r1, #2
 80004e2:	4618      	mov	r0, r3
 80004e4:	f002 fb36 	bl	8002b54 <HAL_RCC_ClockConfig>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d001      	beq.n	80004f2 <SystemClock_Config+0x7a>
    Error_Handler();
 80004ee:	f000 f8a9 	bl	8000644 <Error_Handler>
  }
}
 80004f2:	bf00      	nop
 80004f4:	3740      	adds	r7, #64	@ 0x40
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bd80      	pop	{r7, pc}
	...

080004fc <MX_CAN_Init>:

static void MX_CAN_Init() {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  hcan.Instance = CAN;
 8000500:	4b17      	ldr	r3, [pc, #92]	@ (8000560 <MX_CAN_Init+0x64>)
 8000502:	4a18      	ldr	r2, [pc, #96]	@ (8000564 <MX_CAN_Init+0x68>)
 8000504:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8000506:	4b16      	ldr	r3, [pc, #88]	@ (8000560 <MX_CAN_Init+0x64>)
 8000508:	2204      	movs	r2, #4
 800050a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800050c:	4b14      	ldr	r3, [pc, #80]	@ (8000560 <MX_CAN_Init+0x64>)
 800050e:	2200      	movs	r2, #0
 8000510:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000512:	4b13      	ldr	r3, [pc, #76]	@ (8000560 <MX_CAN_Init+0x64>)
 8000514:	2200      	movs	r2, #0
 8000516:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_11TQ;
 8000518:	4b11      	ldr	r3, [pc, #68]	@ (8000560 <MX_CAN_Init+0x64>)
 800051a:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 800051e:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 8000520:	4b0f      	ldr	r3, [pc, #60]	@ (8000560 <MX_CAN_Init+0x64>)
 8000522:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8000526:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000528:	4b0d      	ldr	r3, [pc, #52]	@ (8000560 <MX_CAN_Init+0x64>)
 800052a:	2200      	movs	r2, #0
 800052c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800052e:	4b0c      	ldr	r3, [pc, #48]	@ (8000560 <MX_CAN_Init+0x64>)
 8000530:	2200      	movs	r2, #0
 8000532:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000534:	4b0a      	ldr	r3, [pc, #40]	@ (8000560 <MX_CAN_Init+0x64>)
 8000536:	2200      	movs	r2, #0
 8000538:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800053a:	4b09      	ldr	r3, [pc, #36]	@ (8000560 <MX_CAN_Init+0x64>)
 800053c:	2200      	movs	r2, #0
 800053e:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000540:	4b07      	ldr	r3, [pc, #28]	@ (8000560 <MX_CAN_Init+0x64>)
 8000542:	2200      	movs	r2, #0
 8000544:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000546:	4b06      	ldr	r3, [pc, #24]	@ (8000560 <MX_CAN_Init+0x64>)
 8000548:	2200      	movs	r2, #0
 800054a:	775a      	strb	r2, [r3, #29]

  if (HAL_CAN_Init(&hcan) != HAL_OK) {
 800054c:	4804      	ldr	r0, [pc, #16]	@ (8000560 <MX_CAN_Init+0x64>)
 800054e:	f000 faa7 	bl	8000aa0 <HAL_CAN_Init>
 8000552:	4603      	mov	r3, r0
 8000554:	2b00      	cmp	r3, #0
 8000556:	d001      	beq.n	800055c <MX_CAN_Init+0x60>
    Error_Handler();
 8000558:	f000 f874 	bl	8000644 <Error_Handler>
  }
}
 800055c:	bf00      	nop
 800055e:	bd80      	pop	{r7, pc}
 8000560:	20000084 	.word	0x20000084
 8000564:	40006400 	.word	0x40006400

08000568 <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init() {
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 800056c:	4b14      	ldr	r3, [pc, #80]	@ (80005c0 <MX_USART2_UART_Init+0x58>)
 800056e:	4a15      	ldr	r2, [pc, #84]	@ (80005c4 <MX_USART2_UART_Init+0x5c>)
 8000570:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000572:	4b13      	ldr	r3, [pc, #76]	@ (80005c0 <MX_USART2_UART_Init+0x58>)
 8000574:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000578:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800057a:	4b11      	ldr	r3, [pc, #68]	@ (80005c0 <MX_USART2_UART_Init+0x58>)
 800057c:	2200      	movs	r2, #0
 800057e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000580:	4b0f      	ldr	r3, [pc, #60]	@ (80005c0 <MX_USART2_UART_Init+0x58>)
 8000582:	2200      	movs	r2, #0
 8000584:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000586:	4b0e      	ldr	r3, [pc, #56]	@ (80005c0 <MX_USART2_UART_Init+0x58>)
 8000588:	2200      	movs	r2, #0
 800058a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800058c:	4b0c      	ldr	r3, [pc, #48]	@ (80005c0 <MX_USART2_UART_Init+0x58>)
 800058e:	220c      	movs	r2, #12
 8000590:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000592:	4b0b      	ldr	r3, [pc, #44]	@ (80005c0 <MX_USART2_UART_Init+0x58>)
 8000594:	2200      	movs	r2, #0
 8000596:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000598:	4b09      	ldr	r3, [pc, #36]	@ (80005c0 <MX_USART2_UART_Init+0x58>)
 800059a:	2200      	movs	r2, #0
 800059c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800059e:	4b08      	ldr	r3, [pc, #32]	@ (80005c0 <MX_USART2_UART_Init+0x58>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005a4:	4b06      	ldr	r3, [pc, #24]	@ (80005c0 <MX_USART2_UART_Init+0x58>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	625a      	str	r2, [r3, #36]	@ 0x24

  if (HAL_UART_Init(&huart2) != HAL_OK) {
 80005aa:	4805      	ldr	r0, [pc, #20]	@ (80005c0 <MX_USART2_UART_Init+0x58>)
 80005ac:	f002 fcf2 	bl	8002f94 <HAL_UART_Init>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d001      	beq.n	80005ba <MX_USART2_UART_Init+0x52>
    Error_Handler();
 80005b6:	f000 f845 	bl	8000644 <Error_Handler>
  }
}
 80005ba:	bf00      	nop
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	200000ac 	.word	0x200000ac
 80005c4:	40004400 	.word	0x40004400

080005c8 <MX_GPIO_Init>:

static void MX_GPIO_Init() {
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b088      	sub	sp, #32
 80005cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ce:	f107 030c 	add.w	r3, r7, #12
 80005d2:	2200      	movs	r2, #0
 80005d4:	601a      	str	r2, [r3, #0]
 80005d6:	605a      	str	r2, [r3, #4]
 80005d8:	609a      	str	r2, [r3, #8]
 80005da:	60da      	str	r2, [r3, #12]
 80005dc:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005de:	4b17      	ldr	r3, [pc, #92]	@ (800063c <MX_GPIO_Init+0x74>)
 80005e0:	695b      	ldr	r3, [r3, #20]
 80005e2:	4a16      	ldr	r2, [pc, #88]	@ (800063c <MX_GPIO_Init+0x74>)
 80005e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005e8:	6153      	str	r3, [r2, #20]
 80005ea:	4b14      	ldr	r3, [pc, #80]	@ (800063c <MX_GPIO_Init+0x74>)
 80005ec:	695b      	ldr	r3, [r3, #20]
 80005ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005f2:	60bb      	str	r3, [r7, #8]
 80005f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005f6:	4b11      	ldr	r3, [pc, #68]	@ (800063c <MX_GPIO_Init+0x74>)
 80005f8:	695b      	ldr	r3, [r3, #20]
 80005fa:	4a10      	ldr	r2, [pc, #64]	@ (800063c <MX_GPIO_Init+0x74>)
 80005fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000600:	6153      	str	r3, [r2, #20]
 8000602:	4b0e      	ldr	r3, [pc, #56]	@ (800063c <MX_GPIO_Init+0x74>)
 8000604:	695b      	ldr	r3, [r3, #20]
 8000606:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800060a:	607b      	str	r3, [r7, #4]
 800060c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800060e:	2200      	movs	r2, #0
 8000610:	2108      	movs	r1, #8
 8000612:	480b      	ldr	r0, [pc, #44]	@ (8000640 <MX_GPIO_Init+0x78>)
 8000614:	f001 fa48 	bl	8001aa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000618:	2308      	movs	r3, #8
 800061a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800061c:	2301      	movs	r3, #1
 800061e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000620:	2300      	movs	r3, #0
 8000622:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000624:	2300      	movs	r3, #0
 8000626:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000628:	f107 030c 	add.w	r3, r7, #12
 800062c:	4619      	mov	r1, r3
 800062e:	4804      	ldr	r0, [pc, #16]	@ (8000640 <MX_GPIO_Init+0x78>)
 8000630:	f001 f8c8 	bl	80017c4 <HAL_GPIO_Init>
}
 8000634:	bf00      	nop
 8000636:	3720      	adds	r7, #32
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	40021000 	.word	0x40021000
 8000640:	48000400 	.word	0x48000400

08000644 <Error_Handler>:

void Error_Handler() {
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000648:	b672      	cpsid	i
}
 800064a:	bf00      	nop
  __disable_irq();
  while (1) {}
 800064c:	bf00      	nop
 800064e:	e7fd      	b.n	800064c <Error_Handler+0x8>

08000650 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000650:	b480      	push	{r7}
 8000652:	b083      	sub	sp, #12
 8000654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000656:	4b0f      	ldr	r3, [pc, #60]	@ (8000694 <HAL_MspInit+0x44>)
 8000658:	699b      	ldr	r3, [r3, #24]
 800065a:	4a0e      	ldr	r2, [pc, #56]	@ (8000694 <HAL_MspInit+0x44>)
 800065c:	f043 0301 	orr.w	r3, r3, #1
 8000660:	6193      	str	r3, [r2, #24]
 8000662:	4b0c      	ldr	r3, [pc, #48]	@ (8000694 <HAL_MspInit+0x44>)
 8000664:	699b      	ldr	r3, [r3, #24]
 8000666:	f003 0301 	and.w	r3, r3, #1
 800066a:	607b      	str	r3, [r7, #4]
 800066c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800066e:	4b09      	ldr	r3, [pc, #36]	@ (8000694 <HAL_MspInit+0x44>)
 8000670:	69db      	ldr	r3, [r3, #28]
 8000672:	4a08      	ldr	r2, [pc, #32]	@ (8000694 <HAL_MspInit+0x44>)
 8000674:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000678:	61d3      	str	r3, [r2, #28]
 800067a:	4b06      	ldr	r3, [pc, #24]	@ (8000694 <HAL_MspInit+0x44>)
 800067c:	69db      	ldr	r3, [r3, #28]
 800067e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000682:	603b      	str	r3, [r7, #0]
 8000684:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000686:	bf00      	nop
 8000688:	370c      	adds	r7, #12
 800068a:	46bd      	mov	sp, r7
 800068c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop
 8000694:	40021000 	.word	0x40021000

08000698 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b08a      	sub	sp, #40	@ 0x28
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a0:	f107 0314 	add.w	r3, r7, #20
 80006a4:	2200      	movs	r2, #0
 80006a6:	601a      	str	r2, [r3, #0]
 80006a8:	605a      	str	r2, [r3, #4]
 80006aa:	609a      	str	r2, [r3, #8]
 80006ac:	60da      	str	r2, [r3, #12]
 80006ae:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a20      	ldr	r2, [pc, #128]	@ (8000738 <HAL_CAN_MspInit+0xa0>)
 80006b6:	4293      	cmp	r3, r2
 80006b8:	d139      	bne.n	800072e <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80006ba:	4b20      	ldr	r3, [pc, #128]	@ (800073c <HAL_CAN_MspInit+0xa4>)
 80006bc:	69db      	ldr	r3, [r3, #28]
 80006be:	4a1f      	ldr	r2, [pc, #124]	@ (800073c <HAL_CAN_MspInit+0xa4>)
 80006c0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80006c4:	61d3      	str	r3, [r2, #28]
 80006c6:	4b1d      	ldr	r3, [pc, #116]	@ (800073c <HAL_CAN_MspInit+0xa4>)
 80006c8:	69db      	ldr	r3, [r3, #28]
 80006ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80006ce:	613b      	str	r3, [r7, #16]
 80006d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d2:	4b1a      	ldr	r3, [pc, #104]	@ (800073c <HAL_CAN_MspInit+0xa4>)
 80006d4:	695b      	ldr	r3, [r3, #20]
 80006d6:	4a19      	ldr	r2, [pc, #100]	@ (800073c <HAL_CAN_MspInit+0xa4>)
 80006d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006dc:	6153      	str	r3, [r2, #20]
 80006de:	4b17      	ldr	r3, [pc, #92]	@ (800073c <HAL_CAN_MspInit+0xa4>)
 80006e0:	695b      	ldr	r3, [r3, #20]
 80006e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80006e6:	60fb      	str	r3, [r7, #12]
 80006e8:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80006ea:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80006ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006f0:	2302      	movs	r3, #2
 80006f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f4:	2300      	movs	r3, #0
 80006f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006f8:	2303      	movs	r3, #3
 80006fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 80006fc:	2309      	movs	r3, #9
 80006fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000700:	f107 0314 	add.w	r3, r7, #20
 8000704:	4619      	mov	r1, r3
 8000706:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800070a:	f001 f85b 	bl	80017c4 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CAN_RX0_IRQn, 0, 0);
 800070e:	2200      	movs	r2, #0
 8000710:	2100      	movs	r1, #0
 8000712:	2014      	movs	r0, #20
 8000714:	f001 f81f 	bl	8001756 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 8000718:	2014      	movs	r0, #20
 800071a:	f001 f838 	bl	800178e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_RX1_IRQn, 0, 0);
 800071e:	2200      	movs	r2, #0
 8000720:	2100      	movs	r1, #0
 8000722:	2015      	movs	r0, #21
 8000724:	f001 f817 	bl	8001756 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 8000728:	2015      	movs	r0, #21
 800072a:	f001 f830 	bl	800178e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 800072e:	bf00      	nop
 8000730:	3728      	adds	r7, #40	@ 0x28
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	40006400 	.word	0x40006400
 800073c:	40021000 	.word	0x40021000

08000740 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b08a      	sub	sp, #40	@ 0x28
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000748:	f107 0314 	add.w	r3, r7, #20
 800074c:	2200      	movs	r2, #0
 800074e:	601a      	str	r2, [r3, #0]
 8000750:	605a      	str	r2, [r3, #4]
 8000752:	609a      	str	r2, [r3, #8]
 8000754:	60da      	str	r2, [r3, #12]
 8000756:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4a17      	ldr	r2, [pc, #92]	@ (80007bc <HAL_UART_MspInit+0x7c>)
 800075e:	4293      	cmp	r3, r2
 8000760:	d128      	bne.n	80007b4 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000762:	4b17      	ldr	r3, [pc, #92]	@ (80007c0 <HAL_UART_MspInit+0x80>)
 8000764:	69db      	ldr	r3, [r3, #28]
 8000766:	4a16      	ldr	r2, [pc, #88]	@ (80007c0 <HAL_UART_MspInit+0x80>)
 8000768:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800076c:	61d3      	str	r3, [r2, #28]
 800076e:	4b14      	ldr	r3, [pc, #80]	@ (80007c0 <HAL_UART_MspInit+0x80>)
 8000770:	69db      	ldr	r3, [r3, #28]
 8000772:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000776:	613b      	str	r3, [r7, #16]
 8000778:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800077a:	4b11      	ldr	r3, [pc, #68]	@ (80007c0 <HAL_UART_MspInit+0x80>)
 800077c:	695b      	ldr	r3, [r3, #20]
 800077e:	4a10      	ldr	r2, [pc, #64]	@ (80007c0 <HAL_UART_MspInit+0x80>)
 8000780:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000784:	6153      	str	r3, [r2, #20]
 8000786:	4b0e      	ldr	r3, [pc, #56]	@ (80007c0 <HAL_UART_MspInit+0x80>)
 8000788:	695b      	ldr	r3, [r3, #20]
 800078a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800078e:	60fb      	str	r3, [r7, #12]
 8000790:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000792:	230c      	movs	r3, #12
 8000794:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000796:	2302      	movs	r3, #2
 8000798:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079a:	2300      	movs	r3, #0
 800079c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800079e:	2303      	movs	r3, #3
 80007a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80007a2:	2307      	movs	r3, #7
 80007a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007a6:	f107 0314 	add.w	r3, r7, #20
 80007aa:	4619      	mov	r1, r3
 80007ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007b0:	f001 f808 	bl	80017c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80007b4:	bf00      	nop
 80007b6:	3728      	adds	r7, #40	@ 0x28
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	40004400 	.word	0x40004400
 80007c0:	40021000 	.word	0x40021000

080007c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007c8:	bf00      	nop
 80007ca:	e7fd      	b.n	80007c8 <NMI_Handler+0x4>

080007cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007d0:	bf00      	nop
 80007d2:	e7fd      	b.n	80007d0 <HardFault_Handler+0x4>

080007d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007d8:	bf00      	nop
 80007da:	e7fd      	b.n	80007d8 <MemManage_Handler+0x4>

080007dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007e0:	bf00      	nop
 80007e2:	e7fd      	b.n	80007e0 <BusFault_Handler+0x4>

080007e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007e8:	bf00      	nop
 80007ea:	e7fd      	b.n	80007e8 <UsageFault_Handler+0x4>

080007ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007f0:	bf00      	nop
 80007f2:	46bd      	mov	sp, r7
 80007f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f8:	4770      	bx	lr

080007fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007fa:	b480      	push	{r7}
 80007fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007fe:	bf00      	nop
 8000800:	46bd      	mov	sp, r7
 8000802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000806:	4770      	bx	lr

08000808 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800080c:	bf00      	nop
 800080e:	46bd      	mov	sp, r7
 8000810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000814:	4770      	bx	lr

08000816 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000816:	b580      	push	{r7, lr}
 8000818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800081a:	f000 f921 	bl	8000a60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800081e:	bf00      	nop
 8000820:	bd80      	pop	{r7, pc}
	...

08000824 <CAN_RX0_IRQHandler>:

/**
  * @brief This function handles CAN RX0 interrupt.
  */
void CAN_RX0_IRQHandler(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX0_IRQn 0 */

  /* USER CODE END CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000828:	4802      	ldr	r0, [pc, #8]	@ (8000834 <CAN_RX0_IRQHandler+0x10>)
 800082a:	f000 fc8a 	bl	8001142 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX0_IRQn 1 */

  /* USER CODE END CAN_RX0_IRQn 1 */
}
 800082e:	bf00      	nop
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	20000084 	.word	0x20000084

08000838 <CAN_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN_RX1_IRQHandler(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX1_IRQn 0 */

  /* USER CODE END CAN_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800083c:	4802      	ldr	r0, [pc, #8]	@ (8000848 <CAN_RX1_IRQHandler+0x10>)
 800083e:	f000 fc80 	bl	8001142 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX1_IRQn 1 */

  /* USER CODE END CAN_RX1_IRQn 1 */
}
 8000842:	bf00      	nop
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	20000084 	.word	0x20000084

0800084c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b086      	sub	sp, #24
 8000850:	af00      	add	r7, sp, #0
 8000852:	60f8      	str	r0, [r7, #12]
 8000854:	60b9      	str	r1, [r7, #8]
 8000856:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000858:	2300      	movs	r3, #0
 800085a:	617b      	str	r3, [r7, #20]
 800085c:	e00a      	b.n	8000874 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800085e:	f3af 8000 	nop.w
 8000862:	4601      	mov	r1, r0
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	1c5a      	adds	r2, r3, #1
 8000868:	60ba      	str	r2, [r7, #8]
 800086a:	b2ca      	uxtb	r2, r1
 800086c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800086e:	697b      	ldr	r3, [r7, #20]
 8000870:	3301      	adds	r3, #1
 8000872:	617b      	str	r3, [r7, #20]
 8000874:	697a      	ldr	r2, [r7, #20]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	429a      	cmp	r2, r3
 800087a:	dbf0      	blt.n	800085e <_read+0x12>
  }

  return len;
 800087c:	687b      	ldr	r3, [r7, #4]
}
 800087e:	4618      	mov	r0, r3
 8000880:	3718      	adds	r7, #24
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}

08000886 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000886:	b480      	push	{r7}
 8000888:	b083      	sub	sp, #12
 800088a:	af00      	add	r7, sp, #0
 800088c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800088e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000892:	4618      	mov	r0, r3
 8000894:	370c      	adds	r7, #12
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr

0800089e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800089e:	b480      	push	{r7}
 80008a0:	b083      	sub	sp, #12
 80008a2:	af00      	add	r7, sp, #0
 80008a4:	6078      	str	r0, [r7, #4]
 80008a6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80008a8:	683b      	ldr	r3, [r7, #0]
 80008aa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80008ae:	605a      	str	r2, [r3, #4]
  return 0;
 80008b0:	2300      	movs	r3, #0
}
 80008b2:	4618      	mov	r0, r3
 80008b4:	370c      	adds	r7, #12
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr

080008be <_isatty>:

int _isatty(int file)
{
 80008be:	b480      	push	{r7}
 80008c0:	b083      	sub	sp, #12
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80008c6:	2301      	movs	r3, #1
}
 80008c8:	4618      	mov	r0, r3
 80008ca:	370c      	adds	r7, #12
 80008cc:	46bd      	mov	sp, r7
 80008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d2:	4770      	bx	lr

080008d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b085      	sub	sp, #20
 80008d8:	af00      	add	r7, sp, #0
 80008da:	60f8      	str	r0, [r7, #12]
 80008dc:	60b9      	str	r1, [r7, #8]
 80008de:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80008e0:	2300      	movs	r3, #0
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3714      	adds	r7, #20
 80008e6:	46bd      	mov	sp, r7
 80008e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ec:	4770      	bx	lr
	...

080008f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b086      	sub	sp, #24
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008f8:	4a14      	ldr	r2, [pc, #80]	@ (800094c <_sbrk+0x5c>)
 80008fa:	4b15      	ldr	r3, [pc, #84]	@ (8000950 <_sbrk+0x60>)
 80008fc:	1ad3      	subs	r3, r2, r3
 80008fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000900:	697b      	ldr	r3, [r7, #20]
 8000902:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000904:	4b13      	ldr	r3, [pc, #76]	@ (8000954 <_sbrk+0x64>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	2b00      	cmp	r3, #0
 800090a:	d102      	bne.n	8000912 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800090c:	4b11      	ldr	r3, [pc, #68]	@ (8000954 <_sbrk+0x64>)
 800090e:	4a12      	ldr	r2, [pc, #72]	@ (8000958 <_sbrk+0x68>)
 8000910:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000912:	4b10      	ldr	r3, [pc, #64]	@ (8000954 <_sbrk+0x64>)
 8000914:	681a      	ldr	r2, [r3, #0]
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	4413      	add	r3, r2
 800091a:	693a      	ldr	r2, [r7, #16]
 800091c:	429a      	cmp	r2, r3
 800091e:	d207      	bcs.n	8000930 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000920:	f003 fa76 	bl	8003e10 <__errno>
 8000924:	4603      	mov	r3, r0
 8000926:	220c      	movs	r2, #12
 8000928:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800092a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800092e:	e009      	b.n	8000944 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000930:	4b08      	ldr	r3, [pc, #32]	@ (8000954 <_sbrk+0x64>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000936:	4b07      	ldr	r3, [pc, #28]	@ (8000954 <_sbrk+0x64>)
 8000938:	681a      	ldr	r2, [r3, #0]
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	4413      	add	r3, r2
 800093e:	4a05      	ldr	r2, [pc, #20]	@ (8000954 <_sbrk+0x64>)
 8000940:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000942:	68fb      	ldr	r3, [r7, #12]
}
 8000944:	4618      	mov	r0, r3
 8000946:	3718      	adds	r7, #24
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	20003000 	.word	0x20003000
 8000950:	00000400 	.word	0x00000400
 8000954:	20000188 	.word	0x20000188
 8000958:	200002e0 	.word	0x200002e0

0800095c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000960:	4b06      	ldr	r3, [pc, #24]	@ (800097c <SystemInit+0x20>)
 8000962:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000966:	4a05      	ldr	r2, [pc, #20]	@ (800097c <SystemInit+0x20>)
 8000968:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800096c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000970:	bf00      	nop
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop
 800097c:	e000ed00 	.word	0xe000ed00

08000980 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000980:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80009b8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000984:	f7ff ffea 	bl	800095c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000988:	480c      	ldr	r0, [pc, #48]	@ (80009bc <LoopForever+0x6>)
  ldr r1, =_edata
 800098a:	490d      	ldr	r1, [pc, #52]	@ (80009c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800098c:	4a0d      	ldr	r2, [pc, #52]	@ (80009c4 <LoopForever+0xe>)
  movs r3, #0
 800098e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000990:	e002      	b.n	8000998 <LoopCopyDataInit>

08000992 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000992:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000994:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000996:	3304      	adds	r3, #4

08000998 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000998:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800099a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800099c:	d3f9      	bcc.n	8000992 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800099e:	4a0a      	ldr	r2, [pc, #40]	@ (80009c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009a0:	4c0a      	ldr	r4, [pc, #40]	@ (80009cc <LoopForever+0x16>)
  movs r3, #0
 80009a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009a4:	e001      	b.n	80009aa <LoopFillZerobss>

080009a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009a8:	3204      	adds	r2, #4

080009aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009ac:	d3fb      	bcc.n	80009a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009ae:	f003 fa35 	bl	8003e1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80009b2:	f7ff fc5d 	bl	8000270 <main>

080009b6 <LoopForever>:

LoopForever:
    b LoopForever
 80009b6:	e7fe      	b.n	80009b6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80009b8:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80009bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009c0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80009c4:	080049a0 	.word	0x080049a0
  ldr r2, =_sbss
 80009c8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80009cc:	200002dc 	.word	0x200002dc

080009d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80009d0:	e7fe      	b.n	80009d0 <ADC1_2_IRQHandler>
	...

080009d4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009d8:	4b08      	ldr	r3, [pc, #32]	@ (80009fc <HAL_Init+0x28>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a07      	ldr	r2, [pc, #28]	@ (80009fc <HAL_Init+0x28>)
 80009de:	f043 0310 	orr.w	r3, r3, #16
 80009e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009e4:	2003      	movs	r0, #3
 80009e6:	f000 feab 	bl	8001740 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009ea:	200f      	movs	r0, #15
 80009ec:	f000 f808 	bl	8000a00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009f0:	f7ff fe2e 	bl	8000650 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009f4:	2300      	movs	r3, #0
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	40022000 	.word	0x40022000

08000a00 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a08:	4b12      	ldr	r3, [pc, #72]	@ (8000a54 <HAL_InitTick+0x54>)
 8000a0a:	681a      	ldr	r2, [r3, #0]
 8000a0c:	4b12      	ldr	r3, [pc, #72]	@ (8000a58 <HAL_InitTick+0x58>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	4619      	mov	r1, r3
 8000a12:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a16:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f000 fec3 	bl	80017aa <HAL_SYSTICK_Config>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	e00e      	b.n	8000a4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	2b0f      	cmp	r3, #15
 8000a32:	d80a      	bhi.n	8000a4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a34:	2200      	movs	r2, #0
 8000a36:	6879      	ldr	r1, [r7, #4]
 8000a38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a3c:	f000 fe8b 	bl	8001756 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a40:	4a06      	ldr	r2, [pc, #24]	@ (8000a5c <HAL_InitTick+0x5c>)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000a46:	2300      	movs	r3, #0
 8000a48:	e000      	b.n	8000a4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a4a:	2301      	movs	r3, #1
}
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	3708      	adds	r7, #8
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	20000000 	.word	0x20000000
 8000a58:	20000008 	.word	0x20000008
 8000a5c:	20000004 	.word	0x20000004

08000a60 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a64:	4b06      	ldr	r3, [pc, #24]	@ (8000a80 <HAL_IncTick+0x20>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	461a      	mov	r2, r3
 8000a6a:	4b06      	ldr	r3, [pc, #24]	@ (8000a84 <HAL_IncTick+0x24>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	4413      	add	r3, r2
 8000a70:	4a04      	ldr	r2, [pc, #16]	@ (8000a84 <HAL_IncTick+0x24>)
 8000a72:	6013      	str	r3, [r2, #0]
}
 8000a74:	bf00      	nop
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	20000008 	.word	0x20000008
 8000a84:	2000018c 	.word	0x2000018c

08000a88 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  return uwTick;  
 8000a8c:	4b03      	ldr	r3, [pc, #12]	@ (8000a9c <HAL_GetTick+0x14>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
}
 8000a90:	4618      	mov	r0, r3
 8000a92:	46bd      	mov	sp, r7
 8000a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	2000018c 	.word	0x2000018c

08000aa0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b084      	sub	sp, #16
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d101      	bne.n	8000ab2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	e0ed      	b.n	8000c8e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ab8:	b2db      	uxtb	r3, r3
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d102      	bne.n	8000ac4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000abe:	6878      	ldr	r0, [r7, #4]
 8000ac0:	f7ff fdea 	bl	8000698 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	681a      	ldr	r2, [r3, #0]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	f042 0201 	orr.w	r2, r2, #1
 8000ad2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000ad4:	f7ff ffd8 	bl	8000a88 <HAL_GetTick>
 8000ad8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000ada:	e012      	b.n	8000b02 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000adc:	f7ff ffd4 	bl	8000a88 <HAL_GetTick>
 8000ae0:	4602      	mov	r2, r0
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	1ad3      	subs	r3, r2, r3
 8000ae6:	2b0a      	cmp	r3, #10
 8000ae8:	d90b      	bls.n	8000b02 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000aee:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	2205      	movs	r2, #5
 8000afa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000afe:	2301      	movs	r3, #1
 8000b00:	e0c5      	b.n	8000c8e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	685b      	ldr	r3, [r3, #4]
 8000b08:	f003 0301 	and.w	r3, r3, #1
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d0e5      	beq.n	8000adc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	f022 0202 	bic.w	r2, r2, #2
 8000b1e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b20:	f7ff ffb2 	bl	8000a88 <HAL_GetTick>
 8000b24:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000b26:	e012      	b.n	8000b4e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b28:	f7ff ffae 	bl	8000a88 <HAL_GetTick>
 8000b2c:	4602      	mov	r2, r0
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	1ad3      	subs	r3, r2, r3
 8000b32:	2b0a      	cmp	r3, #10
 8000b34:	d90b      	bls.n	8000b4e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b3a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	2205      	movs	r2, #5
 8000b46:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	e09f      	b.n	8000c8e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	f003 0302 	and.w	r3, r3, #2
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d1e5      	bne.n	8000b28 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	7e1b      	ldrb	r3, [r3, #24]
 8000b60:	2b01      	cmp	r3, #1
 8000b62:	d108      	bne.n	8000b76 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	681a      	ldr	r2, [r3, #0]
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000b72:	601a      	str	r2, [r3, #0]
 8000b74:	e007      	b.n	8000b86 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000b84:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	7e5b      	ldrb	r3, [r3, #25]
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d108      	bne.n	8000ba0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	681a      	ldr	r2, [r3, #0]
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000b9c:	601a      	str	r2, [r3, #0]
 8000b9e:	e007      	b.n	8000bb0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	681a      	ldr	r2, [r3, #0]
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000bae:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	7e9b      	ldrb	r3, [r3, #26]
 8000bb4:	2b01      	cmp	r3, #1
 8000bb6:	d108      	bne.n	8000bca <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	681a      	ldr	r2, [r3, #0]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	f042 0220 	orr.w	r2, r2, #32
 8000bc6:	601a      	str	r2, [r3, #0]
 8000bc8:	e007      	b.n	8000bda <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	681a      	ldr	r2, [r3, #0]
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	f022 0220 	bic.w	r2, r2, #32
 8000bd8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	7edb      	ldrb	r3, [r3, #27]
 8000bde:	2b01      	cmp	r3, #1
 8000be0:	d108      	bne.n	8000bf4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	681a      	ldr	r2, [r3, #0]
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f022 0210 	bic.w	r2, r2, #16
 8000bf0:	601a      	str	r2, [r3, #0]
 8000bf2:	e007      	b.n	8000c04 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	681a      	ldr	r2, [r3, #0]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f042 0210 	orr.w	r2, r2, #16
 8000c02:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	7f1b      	ldrb	r3, [r3, #28]
 8000c08:	2b01      	cmp	r3, #1
 8000c0a:	d108      	bne.n	8000c1e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	f042 0208 	orr.w	r2, r2, #8
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	e007      	b.n	8000c2e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	f022 0208 	bic.w	r2, r2, #8
 8000c2c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	7f5b      	ldrb	r3, [r3, #29]
 8000c32:	2b01      	cmp	r3, #1
 8000c34:	d108      	bne.n	8000c48 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	f042 0204 	orr.w	r2, r2, #4
 8000c44:	601a      	str	r2, [r3, #0]
 8000c46:	e007      	b.n	8000c58 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	681a      	ldr	r2, [r3, #0]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	f022 0204 	bic.w	r2, r2, #4
 8000c56:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	689a      	ldr	r2, [r3, #8]
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	68db      	ldr	r3, [r3, #12]
 8000c60:	431a      	orrs	r2, r3
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	691b      	ldr	r3, [r3, #16]
 8000c66:	431a      	orrs	r2, r3
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	695b      	ldr	r3, [r3, #20]
 8000c6c:	ea42 0103 	orr.w	r1, r2, r3
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	1e5a      	subs	r2, r3, #1
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	430a      	orrs	r2, r1
 8000c7c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	2200      	movs	r2, #0
 8000c82:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	2201      	movs	r2, #1
 8000c88:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000c8c:	2300      	movs	r3, #0
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	3710      	adds	r7, #16
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}

08000c96 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000c96:	b480      	push	{r7}
 8000c98:	b087      	sub	sp, #28
 8000c9a:	af00      	add	r7, sp, #0
 8000c9c:	6078      	str	r0, [r7, #4]
 8000c9e:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000cac:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000cae:	7cfb      	ldrb	r3, [r7, #19]
 8000cb0:	2b01      	cmp	r3, #1
 8000cb2:	d003      	beq.n	8000cbc <HAL_CAN_ConfigFilter+0x26>
 8000cb4:	7cfb      	ldrb	r3, [r7, #19]
 8000cb6:	2b02      	cmp	r3, #2
 8000cb8:	f040 80aa 	bne.w	8000e10 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000cc2:	f043 0201 	orr.w	r2, r3, #1
 8000cc6:	697b      	ldr	r3, [r7, #20]
 8000cc8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	695b      	ldr	r3, [r3, #20]
 8000cd0:	f003 031f 	and.w	r3, r3, #31
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cda:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	43db      	mvns	r3, r3
 8000ce6:	401a      	ands	r2, r3
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	69db      	ldr	r3, [r3, #28]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d123      	bne.n	8000d3e <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000cf6:	697b      	ldr	r3, [r7, #20]
 8000cf8:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	43db      	mvns	r3, r3
 8000d00:	401a      	ands	r2, r3
 8000d02:	697b      	ldr	r3, [r7, #20]
 8000d04:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	68db      	ldr	r3, [r3, #12]
 8000d0c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000d14:	683a      	ldr	r2, [r7, #0]
 8000d16:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000d18:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	3248      	adds	r2, #72	@ 0x48
 8000d1e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	689b      	ldr	r3, [r3, #8]
 8000d26:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d32:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000d34:	6979      	ldr	r1, [r7, #20]
 8000d36:	3348      	adds	r3, #72	@ 0x48
 8000d38:	00db      	lsls	r3, r3, #3
 8000d3a:	440b      	add	r3, r1
 8000d3c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	69db      	ldr	r3, [r3, #28]
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d122      	bne.n	8000d8c <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	431a      	orrs	r2, r3
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000d62:	683a      	ldr	r2, [r7, #0]
 8000d64:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000d66:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	3248      	adds	r2, #72	@ 0x48
 8000d6c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	689b      	ldr	r3, [r3, #8]
 8000d74:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	68db      	ldr	r3, [r3, #12]
 8000d7a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d80:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000d82:	6979      	ldr	r1, [r7, #20]
 8000d84:	3348      	adds	r3, #72	@ 0x48
 8000d86:	00db      	lsls	r3, r3, #3
 8000d88:	440b      	add	r3, r1
 8000d8a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	699b      	ldr	r3, [r3, #24]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d109      	bne.n	8000da8 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	43db      	mvns	r3, r3
 8000d9e:	401a      	ands	r2, r3
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8000da6:	e007      	b.n	8000db8 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	431a      	orrs	r2, r3
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	691b      	ldr	r3, [r3, #16]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d109      	bne.n	8000dd4 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	43db      	mvns	r3, r3
 8000dca:	401a      	ands	r2, r3
 8000dcc:	697b      	ldr	r3, [r7, #20]
 8000dce:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8000dd2:	e007      	b.n	8000de4 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	431a      	orrs	r2, r3
 8000dde:	697b      	ldr	r3, [r7, #20]
 8000de0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	6a1b      	ldr	r3, [r3, #32]
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d107      	bne.n	8000dfc <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	431a      	orrs	r2, r3
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000e02:	f023 0201 	bic.w	r2, r3, #1
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	e006      	b.n	8000e1e <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e14:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000e1c:	2301      	movs	r3, #1
  }
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	371c      	adds	r7, #28
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr

08000e2a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	b084      	sub	sp, #16
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	2b01      	cmp	r3, #1
 8000e3c:	d12e      	bne.n	8000e9c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	2202      	movs	r2, #2
 8000e42:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	f022 0201 	bic.w	r2, r2, #1
 8000e54:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000e56:	f7ff fe17 	bl	8000a88 <HAL_GetTick>
 8000e5a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000e5c:	e012      	b.n	8000e84 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000e5e:	f7ff fe13 	bl	8000a88 <HAL_GetTick>
 8000e62:	4602      	mov	r2, r0
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	1ad3      	subs	r3, r2, r3
 8000e68:	2b0a      	cmp	r3, #10
 8000e6a:	d90b      	bls.n	8000e84 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e70:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2205      	movs	r2, #5
 8000e7c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000e80:	2301      	movs	r3, #1
 8000e82:	e012      	b.n	8000eaa <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	f003 0301 	and.w	r3, r3, #1
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d1e5      	bne.n	8000e5e <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2200      	movs	r2, #0
 8000e96:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	e006      	b.n	8000eaa <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ea0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000ea8:	2301      	movs	r3, #1
  }
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3710      	adds	r7, #16
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}

08000eb2 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000eb2:	b480      	push	{r7}
 8000eb4:	b087      	sub	sp, #28
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	60f8      	str	r0, [r7, #12]
 8000eba:	60b9      	str	r1, [r7, #8]
 8000ebc:	607a      	str	r2, [r7, #4]
 8000ebe:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ec6:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000ec8:	7dfb      	ldrb	r3, [r7, #23]
 8000eca:	2b01      	cmp	r3, #1
 8000ecc:	d003      	beq.n	8000ed6 <HAL_CAN_GetRxMessage+0x24>
 8000ece:	7dfb      	ldrb	r3, [r7, #23]
 8000ed0:	2b02      	cmp	r3, #2
 8000ed2:	f040 8103 	bne.w	80010dc <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000ed6:	68bb      	ldr	r3, [r7, #8]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d10e      	bne.n	8000efa <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	68db      	ldr	r3, [r3, #12]
 8000ee2:	f003 0303 	and.w	r3, r3, #3
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d116      	bne.n	8000f18 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eee:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	e0f7      	b.n	80010ea <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	691b      	ldr	r3, [r3, #16]
 8000f00:	f003 0303 	and.w	r3, r3, #3
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d107      	bne.n	8000f18 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f0c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8000f14:	2301      	movs	r3, #1
 8000f16:	e0e8      	b.n	80010ea <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	331b      	adds	r3, #27
 8000f20:	011b      	lsls	r3, r3, #4
 8000f22:	4413      	add	r3, r2
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f003 0204 	and.w	r2, r3, #4
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	689b      	ldr	r3, [r3, #8]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d10c      	bne.n	8000f50 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	68bb      	ldr	r3, [r7, #8]
 8000f3c:	331b      	adds	r3, #27
 8000f3e:	011b      	lsls	r3, r3, #4
 8000f40:	4413      	add	r3, r2
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	0d5b      	lsrs	r3, r3, #21
 8000f46:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	601a      	str	r2, [r3, #0]
 8000f4e:	e00b      	b.n	8000f68 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	331b      	adds	r3, #27
 8000f58:	011b      	lsls	r3, r3, #4
 8000f5a:	4413      	add	r3, r2
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	08db      	lsrs	r3, r3, #3
 8000f60:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	681a      	ldr	r2, [r3, #0]
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	331b      	adds	r3, #27
 8000f70:	011b      	lsls	r3, r3, #4
 8000f72:	4413      	add	r3, r2
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f003 0202 	and.w	r2, r3, #2
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	331b      	adds	r3, #27
 8000f86:	011b      	lsls	r3, r3, #4
 8000f88:	4413      	add	r3, r2
 8000f8a:	3304      	adds	r3, #4
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f003 0308 	and.w	r3, r3, #8
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d003      	beq.n	8000f9e <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2208      	movs	r2, #8
 8000f9a:	611a      	str	r2, [r3, #16]
 8000f9c:	e00b      	b.n	8000fb6 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	681a      	ldr	r2, [r3, #0]
 8000fa2:	68bb      	ldr	r3, [r7, #8]
 8000fa4:	331b      	adds	r3, #27
 8000fa6:	011b      	lsls	r3, r3, #4
 8000fa8:	4413      	add	r3, r2
 8000faa:	3304      	adds	r3, #4
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f003 020f 	and.w	r2, r3, #15
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	68bb      	ldr	r3, [r7, #8]
 8000fbc:	331b      	adds	r3, #27
 8000fbe:	011b      	lsls	r3, r3, #4
 8000fc0:	4413      	add	r3, r2
 8000fc2:	3304      	adds	r3, #4
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	0a1b      	lsrs	r3, r3, #8
 8000fc8:	b2da      	uxtb	r2, r3
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	331b      	adds	r3, #27
 8000fd6:	011b      	lsls	r3, r3, #4
 8000fd8:	4413      	add	r3, r2
 8000fda:	3304      	adds	r3, #4
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	0c1b      	lsrs	r3, r3, #16
 8000fe0:	b29a      	uxth	r2, r3
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	68bb      	ldr	r3, [r7, #8]
 8000fec:	011b      	lsls	r3, r3, #4
 8000fee:	4413      	add	r3, r2
 8000ff0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	b2da      	uxtb	r2, r3
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	011b      	lsls	r3, r3, #4
 8001004:	4413      	add	r3, r2
 8001006:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	0a1a      	lsrs	r2, r3, #8
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	3301      	adds	r3, #1
 8001012:	b2d2      	uxtb	r2, r2
 8001014:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	681a      	ldr	r2, [r3, #0]
 800101a:	68bb      	ldr	r3, [r7, #8]
 800101c:	011b      	lsls	r3, r3, #4
 800101e:	4413      	add	r3, r2
 8001020:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	0c1a      	lsrs	r2, r3, #16
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	3302      	adds	r3, #2
 800102c:	b2d2      	uxtb	r2, r2
 800102e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	011b      	lsls	r3, r3, #4
 8001038:	4413      	add	r3, r2
 800103a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	0e1a      	lsrs	r2, r3, #24
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	3303      	adds	r3, #3
 8001046:	b2d2      	uxtb	r2, r2
 8001048:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	011b      	lsls	r3, r3, #4
 8001052:	4413      	add	r3, r2
 8001054:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001058:	681a      	ldr	r2, [r3, #0]
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	3304      	adds	r3, #4
 800105e:	b2d2      	uxtb	r2, r2
 8001060:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	681a      	ldr	r2, [r3, #0]
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	011b      	lsls	r3, r3, #4
 800106a:	4413      	add	r3, r2
 800106c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	0a1a      	lsrs	r2, r3, #8
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	3305      	adds	r3, #5
 8001078:	b2d2      	uxtb	r2, r2
 800107a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	68bb      	ldr	r3, [r7, #8]
 8001082:	011b      	lsls	r3, r3, #4
 8001084:	4413      	add	r3, r2
 8001086:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	0c1a      	lsrs	r2, r3, #16
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	3306      	adds	r3, #6
 8001092:	b2d2      	uxtb	r2, r2
 8001094:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	681a      	ldr	r2, [r3, #0]
 800109a:	68bb      	ldr	r3, [r7, #8]
 800109c:	011b      	lsls	r3, r3, #4
 800109e:	4413      	add	r3, r2
 80010a0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	0e1a      	lsrs	r2, r3, #24
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	3307      	adds	r3, #7
 80010ac:	b2d2      	uxtb	r2, r2
 80010ae:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d108      	bne.n	80010c8 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	68da      	ldr	r2, [r3, #12]
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f042 0220 	orr.w	r2, r2, #32
 80010c4:	60da      	str	r2, [r3, #12]
 80010c6:	e007      	b.n	80010d8 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	691a      	ldr	r2, [r3, #16]
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f042 0220 	orr.w	r2, r2, #32
 80010d6:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80010d8:	2300      	movs	r3, #0
 80010da:	e006      	b.n	80010ea <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010e0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80010e8:	2301      	movs	r3, #1
  }
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	371c      	adds	r7, #28
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80010f6:	b480      	push	{r7}
 80010f8:	b085      	sub	sp, #20
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	6078      	str	r0, [r7, #4]
 80010fe:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001106:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001108:	7bfb      	ldrb	r3, [r7, #15]
 800110a:	2b01      	cmp	r3, #1
 800110c:	d002      	beq.n	8001114 <HAL_CAN_ActivateNotification+0x1e>
 800110e:	7bfb      	ldrb	r3, [r7, #15]
 8001110:	2b02      	cmp	r3, #2
 8001112:	d109      	bne.n	8001128 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	6959      	ldr	r1, [r3, #20]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	683a      	ldr	r2, [r7, #0]
 8001120:	430a      	orrs	r2, r1
 8001122:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001124:	2300      	movs	r3, #0
 8001126:	e006      	b.n	8001136 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800112c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001134:	2301      	movs	r3, #1
  }
}
 8001136:	4618      	mov	r0, r3
 8001138:	3714      	adds	r7, #20
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr

08001142 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001142:	b580      	push	{r7, lr}
 8001144:	b08a      	sub	sp, #40	@ 0x28
 8001146:	af00      	add	r7, sp, #0
 8001148:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800114a:	2300      	movs	r3, #0
 800114c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	695b      	ldr	r3, [r3, #20]
 8001154:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	691b      	ldr	r3, [r3, #16]
 8001174:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	699b      	ldr	r3, [r3, #24]
 800117c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800117e:	6a3b      	ldr	r3, [r7, #32]
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	2b00      	cmp	r3, #0
 8001186:	d07c      	beq.n	8001282 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001188:	69bb      	ldr	r3, [r7, #24]
 800118a:	f003 0301 	and.w	r3, r3, #1
 800118e:	2b00      	cmp	r3, #0
 8001190:	d023      	beq.n	80011da <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	2201      	movs	r2, #1
 8001198:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800119a:	69bb      	ldr	r3, [r7, #24]
 800119c:	f003 0302 	and.w	r3, r3, #2
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d003      	beq.n	80011ac <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80011a4:	6878      	ldr	r0, [r7, #4]
 80011a6:	f000 f983 	bl	80014b0 <HAL_CAN_TxMailbox0CompleteCallback>
 80011aa:	e016      	b.n	80011da <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80011ac:	69bb      	ldr	r3, [r7, #24]
 80011ae:	f003 0304 	and.w	r3, r3, #4
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d004      	beq.n	80011c0 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80011b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011b8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80011bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80011be:	e00c      	b.n	80011da <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80011c0:	69bb      	ldr	r3, [r7, #24]
 80011c2:	f003 0308 	and.w	r3, r3, #8
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d004      	beq.n	80011d4 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80011ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80011d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80011d2:	e002      	b.n	80011da <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f000 f989 	bl	80014ec <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80011da:	69bb      	ldr	r3, [r7, #24]
 80011dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d024      	beq.n	800122e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011ec:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80011ee:	69bb      	ldr	r3, [r7, #24]
 80011f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d003      	beq.n	8001200 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80011f8:	6878      	ldr	r0, [r7, #4]
 80011fa:	f000 f963 	bl	80014c4 <HAL_CAN_TxMailbox1CompleteCallback>
 80011fe:	e016      	b.n	800122e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001206:	2b00      	cmp	r3, #0
 8001208:	d004      	beq.n	8001214 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800120a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800120c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001210:	627b      	str	r3, [r7, #36]	@ 0x24
 8001212:	e00c      	b.n	800122e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001214:	69bb      	ldr	r3, [r7, #24]
 8001216:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800121a:	2b00      	cmp	r3, #0
 800121c:	d004      	beq.n	8001228 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800121e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001220:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001224:	627b      	str	r3, [r7, #36]	@ 0x24
 8001226:	e002      	b.n	800122e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001228:	6878      	ldr	r0, [r7, #4]
 800122a:	f000 f969 	bl	8001500 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800122e:	69bb      	ldr	r3, [r7, #24]
 8001230:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001234:	2b00      	cmp	r3, #0
 8001236:	d024      	beq.n	8001282 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001240:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001242:	69bb      	ldr	r3, [r7, #24]
 8001244:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001248:	2b00      	cmp	r3, #0
 800124a:	d003      	beq.n	8001254 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f000 f943 	bl	80014d8 <HAL_CAN_TxMailbox2CompleteCallback>
 8001252:	e016      	b.n	8001282 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001254:	69bb      	ldr	r3, [r7, #24]
 8001256:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800125a:	2b00      	cmp	r3, #0
 800125c:	d004      	beq.n	8001268 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800125e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001260:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001264:	627b      	str	r3, [r7, #36]	@ 0x24
 8001266:	e00c      	b.n	8001282 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001268:	69bb      	ldr	r3, [r7, #24]
 800126a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800126e:	2b00      	cmp	r3, #0
 8001270:	d004      	beq.n	800127c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001274:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001278:	627b      	str	r3, [r7, #36]	@ 0x24
 800127a:	e002      	b.n	8001282 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f000 f949 	bl	8001514 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001282:	6a3b      	ldr	r3, [r7, #32]
 8001284:	f003 0308 	and.w	r3, r3, #8
 8001288:	2b00      	cmp	r3, #0
 800128a:	d00c      	beq.n	80012a6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	f003 0310 	and.w	r3, r3, #16
 8001292:	2b00      	cmp	r3, #0
 8001294:	d007      	beq.n	80012a6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001298:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800129c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2210      	movs	r2, #16
 80012a4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80012a6:	6a3b      	ldr	r3, [r7, #32]
 80012a8:	f003 0304 	and.w	r3, r3, #4
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d00b      	beq.n	80012c8 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	f003 0308 	and.w	r3, r3, #8
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d006      	beq.n	80012c8 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	2208      	movs	r2, #8
 80012c0:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f000 f930 	bl	8001528 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80012c8:	6a3b      	ldr	r3, [r7, #32]
 80012ca:	f003 0302 	and.w	r3, r3, #2
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d009      	beq.n	80012e6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	f003 0303 	and.w	r3, r3, #3
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d002      	beq.n	80012e6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f7ff f835 	bl	8000350 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80012e6:	6a3b      	ldr	r3, [r7, #32]
 80012e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d00c      	beq.n	800130a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	f003 0310 	and.w	r3, r3, #16
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d007      	beq.n	800130a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80012fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012fc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001300:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	2210      	movs	r2, #16
 8001308:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800130a:	6a3b      	ldr	r3, [r7, #32]
 800130c:	f003 0320 	and.w	r3, r3, #32
 8001310:	2b00      	cmp	r3, #0
 8001312:	d00b      	beq.n	800132c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	f003 0308 	and.w	r3, r3, #8
 800131a:	2b00      	cmp	r3, #0
 800131c:	d006      	beq.n	800132c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	2208      	movs	r2, #8
 8001324:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f000 f912 	bl	8001550 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800132c:	6a3b      	ldr	r3, [r7, #32]
 800132e:	f003 0310 	and.w	r3, r3, #16
 8001332:	2b00      	cmp	r3, #0
 8001334:	d009      	beq.n	800134a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	691b      	ldr	r3, [r3, #16]
 800133c:	f003 0303 	and.w	r3, r3, #3
 8001340:	2b00      	cmp	r3, #0
 8001342:	d002      	beq.n	800134a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001344:	6878      	ldr	r0, [r7, #4]
 8001346:	f000 f8f9 	bl	800153c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800134a:	6a3b      	ldr	r3, [r7, #32]
 800134c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001350:	2b00      	cmp	r3, #0
 8001352:	d00b      	beq.n	800136c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001354:	69fb      	ldr	r3, [r7, #28]
 8001356:	f003 0310 	and.w	r3, r3, #16
 800135a:	2b00      	cmp	r3, #0
 800135c:	d006      	beq.n	800136c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	2210      	movs	r2, #16
 8001364:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f000 f8fc 	bl	8001564 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800136c:	6a3b      	ldr	r3, [r7, #32]
 800136e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001372:	2b00      	cmp	r3, #0
 8001374:	d00b      	beq.n	800138e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	f003 0308 	and.w	r3, r3, #8
 800137c:	2b00      	cmp	r3, #0
 800137e:	d006      	beq.n	800138e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2208      	movs	r2, #8
 8001386:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f000 f8f5 	bl	8001578 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800138e:	6a3b      	ldr	r3, [r7, #32]
 8001390:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001394:	2b00      	cmp	r3, #0
 8001396:	d07b      	beq.n	8001490 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001398:	69fb      	ldr	r3, [r7, #28]
 800139a:	f003 0304 	and.w	r3, r3, #4
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d072      	beq.n	8001488 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80013a2:	6a3b      	ldr	r3, [r7, #32]
 80013a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d008      	beq.n	80013be <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d003      	beq.n	80013be <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80013b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b8:	f043 0301 	orr.w	r3, r3, #1
 80013bc:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80013be:	6a3b      	ldr	r3, [r7, #32]
 80013c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d008      	beq.n	80013da <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d003      	beq.n	80013da <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80013d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013d4:	f043 0302 	orr.w	r3, r3, #2
 80013d8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80013da:	6a3b      	ldr	r3, [r7, #32]
 80013dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d008      	beq.n	80013f6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d003      	beq.n	80013f6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80013ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f0:	f043 0304 	orr.w	r3, r3, #4
 80013f4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80013f6:	6a3b      	ldr	r3, [r7, #32]
 80013f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d043      	beq.n	8001488 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001406:	2b00      	cmp	r3, #0
 8001408:	d03e      	beq.n	8001488 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001410:	2b60      	cmp	r3, #96	@ 0x60
 8001412:	d02b      	beq.n	800146c <HAL_CAN_IRQHandler+0x32a>
 8001414:	2b60      	cmp	r3, #96	@ 0x60
 8001416:	d82e      	bhi.n	8001476 <HAL_CAN_IRQHandler+0x334>
 8001418:	2b50      	cmp	r3, #80	@ 0x50
 800141a:	d022      	beq.n	8001462 <HAL_CAN_IRQHandler+0x320>
 800141c:	2b50      	cmp	r3, #80	@ 0x50
 800141e:	d82a      	bhi.n	8001476 <HAL_CAN_IRQHandler+0x334>
 8001420:	2b40      	cmp	r3, #64	@ 0x40
 8001422:	d019      	beq.n	8001458 <HAL_CAN_IRQHandler+0x316>
 8001424:	2b40      	cmp	r3, #64	@ 0x40
 8001426:	d826      	bhi.n	8001476 <HAL_CAN_IRQHandler+0x334>
 8001428:	2b30      	cmp	r3, #48	@ 0x30
 800142a:	d010      	beq.n	800144e <HAL_CAN_IRQHandler+0x30c>
 800142c:	2b30      	cmp	r3, #48	@ 0x30
 800142e:	d822      	bhi.n	8001476 <HAL_CAN_IRQHandler+0x334>
 8001430:	2b10      	cmp	r3, #16
 8001432:	d002      	beq.n	800143a <HAL_CAN_IRQHandler+0x2f8>
 8001434:	2b20      	cmp	r3, #32
 8001436:	d005      	beq.n	8001444 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001438:	e01d      	b.n	8001476 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800143a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800143c:	f043 0308 	orr.w	r3, r3, #8
 8001440:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001442:	e019      	b.n	8001478 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001446:	f043 0310 	orr.w	r3, r3, #16
 800144a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800144c:	e014      	b.n	8001478 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800144e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001450:	f043 0320 	orr.w	r3, r3, #32
 8001454:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001456:	e00f      	b.n	8001478 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800145a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800145e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001460:	e00a      	b.n	8001478 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001464:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001468:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800146a:	e005      	b.n	8001478 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800146c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800146e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001472:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001474:	e000      	b.n	8001478 <HAL_CAN_IRQHandler+0x336>
            break;
 8001476:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	699a      	ldr	r2, [r3, #24]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001486:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	2204      	movs	r2, #4
 800148e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001492:	2b00      	cmp	r3, #0
 8001494:	d008      	beq.n	80014a8 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800149a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800149c:	431a      	orrs	r2, r3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f000 f872 	bl	800158c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80014a8:	bf00      	nop
 80014aa:	3728      	adds	r7, #40	@ 0x28
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80014b8:	bf00      	nop
 80014ba:	370c      	adds	r7, #12
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr

080014c4 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80014cc:	bf00      	nop
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr

080014d8 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80014e0:	bf00      	nop
 80014e2:	370c      	adds	r7, #12
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr

080014ec <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80014f4:	bf00      	nop
 80014f6:	370c      	adds	r7, #12
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr

08001500 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001508:	bf00      	nop
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800151c:	bf00      	nop
 800151e:	370c      	adds	r7, #12
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr

08001528 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001530:	bf00      	nop
 8001532:	370c      	adds	r7, #12
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr

0800153c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001544:	bf00      	nop
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr

08001550 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001558:	bf00      	nop
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr

08001564 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800156c:	bf00      	nop
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001580:	bf00      	nop
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr

0800158c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001594:	bf00      	nop
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr

080015a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b085      	sub	sp, #20
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f003 0307 	and.w	r3, r3, #7
 80015ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015b0:	4b0c      	ldr	r3, [pc, #48]	@ (80015e4 <__NVIC_SetPriorityGrouping+0x44>)
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015b6:	68ba      	ldr	r2, [r7, #8]
 80015b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015bc:	4013      	ands	r3, r2
 80015be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015d2:	4a04      	ldr	r2, [pc, #16]	@ (80015e4 <__NVIC_SetPriorityGrouping+0x44>)
 80015d4:	68bb      	ldr	r3, [r7, #8]
 80015d6:	60d3      	str	r3, [r2, #12]
}
 80015d8:	bf00      	nop
 80015da:	3714      	adds	r7, #20
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	e000ed00 	.word	0xe000ed00

080015e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015ec:	4b04      	ldr	r3, [pc, #16]	@ (8001600 <__NVIC_GetPriorityGrouping+0x18>)
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	0a1b      	lsrs	r3, r3, #8
 80015f2:	f003 0307 	and.w	r3, r3, #7
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr
 8001600:	e000ed00 	.word	0xe000ed00

08001604 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	4603      	mov	r3, r0
 800160c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800160e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001612:	2b00      	cmp	r3, #0
 8001614:	db0b      	blt.n	800162e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001616:	79fb      	ldrb	r3, [r7, #7]
 8001618:	f003 021f 	and.w	r2, r3, #31
 800161c:	4907      	ldr	r1, [pc, #28]	@ (800163c <__NVIC_EnableIRQ+0x38>)
 800161e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001622:	095b      	lsrs	r3, r3, #5
 8001624:	2001      	movs	r0, #1
 8001626:	fa00 f202 	lsl.w	r2, r0, r2
 800162a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800162e:	bf00      	nop
 8001630:	370c      	adds	r7, #12
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	e000e100 	.word	0xe000e100

08001640 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	6039      	str	r1, [r7, #0]
 800164a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800164c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001650:	2b00      	cmp	r3, #0
 8001652:	db0a      	blt.n	800166a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	b2da      	uxtb	r2, r3
 8001658:	490c      	ldr	r1, [pc, #48]	@ (800168c <__NVIC_SetPriority+0x4c>)
 800165a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800165e:	0112      	lsls	r2, r2, #4
 8001660:	b2d2      	uxtb	r2, r2
 8001662:	440b      	add	r3, r1
 8001664:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001668:	e00a      	b.n	8001680 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	b2da      	uxtb	r2, r3
 800166e:	4908      	ldr	r1, [pc, #32]	@ (8001690 <__NVIC_SetPriority+0x50>)
 8001670:	79fb      	ldrb	r3, [r7, #7]
 8001672:	f003 030f 	and.w	r3, r3, #15
 8001676:	3b04      	subs	r3, #4
 8001678:	0112      	lsls	r2, r2, #4
 800167a:	b2d2      	uxtb	r2, r2
 800167c:	440b      	add	r3, r1
 800167e:	761a      	strb	r2, [r3, #24]
}
 8001680:	bf00      	nop
 8001682:	370c      	adds	r7, #12
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr
 800168c:	e000e100 	.word	0xe000e100
 8001690:	e000ed00 	.word	0xe000ed00

08001694 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001694:	b480      	push	{r7}
 8001696:	b089      	sub	sp, #36	@ 0x24
 8001698:	af00      	add	r7, sp, #0
 800169a:	60f8      	str	r0, [r7, #12]
 800169c:	60b9      	str	r1, [r7, #8]
 800169e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	f003 0307 	and.w	r3, r3, #7
 80016a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016a8:	69fb      	ldr	r3, [r7, #28]
 80016aa:	f1c3 0307 	rsb	r3, r3, #7
 80016ae:	2b04      	cmp	r3, #4
 80016b0:	bf28      	it	cs
 80016b2:	2304      	movcs	r3, #4
 80016b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	3304      	adds	r3, #4
 80016ba:	2b06      	cmp	r3, #6
 80016bc:	d902      	bls.n	80016c4 <NVIC_EncodePriority+0x30>
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	3b03      	subs	r3, #3
 80016c2:	e000      	b.n	80016c6 <NVIC_EncodePriority+0x32>
 80016c4:	2300      	movs	r3, #0
 80016c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016c8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80016cc:	69bb      	ldr	r3, [r7, #24]
 80016ce:	fa02 f303 	lsl.w	r3, r2, r3
 80016d2:	43da      	mvns	r2, r3
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	401a      	ands	r2, r3
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016dc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	fa01 f303 	lsl.w	r3, r1, r3
 80016e6:	43d9      	mvns	r1, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016ec:	4313      	orrs	r3, r2
         );
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3724      	adds	r7, #36	@ 0x24
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
	...

080016fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	3b01      	subs	r3, #1
 8001708:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800170c:	d301      	bcc.n	8001712 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800170e:	2301      	movs	r3, #1
 8001710:	e00f      	b.n	8001732 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001712:	4a0a      	ldr	r2, [pc, #40]	@ (800173c <SysTick_Config+0x40>)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	3b01      	subs	r3, #1
 8001718:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800171a:	210f      	movs	r1, #15
 800171c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001720:	f7ff ff8e 	bl	8001640 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001724:	4b05      	ldr	r3, [pc, #20]	@ (800173c <SysTick_Config+0x40>)
 8001726:	2200      	movs	r2, #0
 8001728:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800172a:	4b04      	ldr	r3, [pc, #16]	@ (800173c <SysTick_Config+0x40>)
 800172c:	2207      	movs	r2, #7
 800172e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001730:	2300      	movs	r3, #0
}
 8001732:	4618      	mov	r0, r3
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	e000e010 	.word	0xe000e010

08001740 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f7ff ff29 	bl	80015a0 <__NVIC_SetPriorityGrouping>
}
 800174e:	bf00      	nop
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}

08001756 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001756:	b580      	push	{r7, lr}
 8001758:	b086      	sub	sp, #24
 800175a:	af00      	add	r7, sp, #0
 800175c:	4603      	mov	r3, r0
 800175e:	60b9      	str	r1, [r7, #8]
 8001760:	607a      	str	r2, [r7, #4]
 8001762:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001764:	2300      	movs	r3, #0
 8001766:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001768:	f7ff ff3e 	bl	80015e8 <__NVIC_GetPriorityGrouping>
 800176c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	68b9      	ldr	r1, [r7, #8]
 8001772:	6978      	ldr	r0, [r7, #20]
 8001774:	f7ff ff8e 	bl	8001694 <NVIC_EncodePriority>
 8001778:	4602      	mov	r2, r0
 800177a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800177e:	4611      	mov	r1, r2
 8001780:	4618      	mov	r0, r3
 8001782:	f7ff ff5d 	bl	8001640 <__NVIC_SetPriority>
}
 8001786:	bf00      	nop
 8001788:	3718      	adds	r7, #24
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}

0800178e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800178e:	b580      	push	{r7, lr}
 8001790:	b082      	sub	sp, #8
 8001792:	af00      	add	r7, sp, #0
 8001794:	4603      	mov	r3, r0
 8001796:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001798:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff ff31 	bl	8001604 <__NVIC_EnableIRQ>
}
 80017a2:	bf00      	nop
 80017a4:	3708      	adds	r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}

080017aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b082      	sub	sp, #8
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f7ff ffa2 	bl	80016fc <SysTick_Config>
 80017b8:	4603      	mov	r3, r0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
	...

080017c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b087      	sub	sp, #28
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017ce:	2300      	movs	r3, #0
 80017d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017d2:	e14e      	b.n	8001a72 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	2101      	movs	r1, #1
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	fa01 f303 	lsl.w	r3, r1, r3
 80017e0:	4013      	ands	r3, r2
 80017e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	f000 8140 	beq.w	8001a6c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f003 0303 	and.w	r3, r3, #3
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	d005      	beq.n	8001804 <HAL_GPIO_Init+0x40>
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f003 0303 	and.w	r3, r3, #3
 8001800:	2b02      	cmp	r3, #2
 8001802:	d130      	bne.n	8001866 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	689b      	ldr	r3, [r3, #8]
 8001808:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	005b      	lsls	r3, r3, #1
 800180e:	2203      	movs	r2, #3
 8001810:	fa02 f303 	lsl.w	r3, r2, r3
 8001814:	43db      	mvns	r3, r3
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	4013      	ands	r3, r2
 800181a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	68da      	ldr	r2, [r3, #12]
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	005b      	lsls	r3, r3, #1
 8001824:	fa02 f303 	lsl.w	r3, r2, r3
 8001828:	693a      	ldr	r2, [r7, #16]
 800182a:	4313      	orrs	r3, r2
 800182c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	693a      	ldr	r2, [r7, #16]
 8001832:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800183a:	2201      	movs	r2, #1
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	fa02 f303 	lsl.w	r3, r2, r3
 8001842:	43db      	mvns	r3, r3
 8001844:	693a      	ldr	r2, [r7, #16]
 8001846:	4013      	ands	r3, r2
 8001848:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	091b      	lsrs	r3, r3, #4
 8001850:	f003 0201 	and.w	r2, r3, #1
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	fa02 f303 	lsl.w	r3, r2, r3
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	4313      	orrs	r3, r2
 800185e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	f003 0303 	and.w	r3, r3, #3
 800186e:	2b03      	cmp	r3, #3
 8001870:	d017      	beq.n	80018a2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	68db      	ldr	r3, [r3, #12]
 8001876:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	005b      	lsls	r3, r3, #1
 800187c:	2203      	movs	r2, #3
 800187e:	fa02 f303 	lsl.w	r3, r2, r3
 8001882:	43db      	mvns	r3, r3
 8001884:	693a      	ldr	r2, [r7, #16]
 8001886:	4013      	ands	r3, r2
 8001888:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	689a      	ldr	r2, [r3, #8]
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	005b      	lsls	r3, r3, #1
 8001892:	fa02 f303 	lsl.w	r3, r2, r3
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	4313      	orrs	r3, r2
 800189a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	f003 0303 	and.w	r3, r3, #3
 80018aa:	2b02      	cmp	r3, #2
 80018ac:	d123      	bne.n	80018f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	08da      	lsrs	r2, r3, #3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	3208      	adds	r2, #8
 80018b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	f003 0307 	and.w	r3, r3, #7
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	220f      	movs	r2, #15
 80018c6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ca:	43db      	mvns	r3, r3
 80018cc:	693a      	ldr	r2, [r7, #16]
 80018ce:	4013      	ands	r3, r2
 80018d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	691a      	ldr	r2, [r3, #16]
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	f003 0307 	and.w	r3, r3, #7
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	fa02 f303 	lsl.w	r3, r2, r3
 80018e2:	693a      	ldr	r2, [r7, #16]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	08da      	lsrs	r2, r3, #3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	3208      	adds	r2, #8
 80018f0:	6939      	ldr	r1, [r7, #16]
 80018f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	2203      	movs	r2, #3
 8001902:	fa02 f303 	lsl.w	r3, r2, r3
 8001906:	43db      	mvns	r3, r3
 8001908:	693a      	ldr	r2, [r7, #16]
 800190a:	4013      	ands	r3, r2
 800190c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	f003 0203 	and.w	r2, r3, #3
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	005b      	lsls	r3, r3, #1
 800191a:	fa02 f303 	lsl.w	r3, r2, r3
 800191e:	693a      	ldr	r2, [r7, #16]
 8001920:	4313      	orrs	r3, r2
 8001922:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001932:	2b00      	cmp	r3, #0
 8001934:	f000 809a 	beq.w	8001a6c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001938:	4b55      	ldr	r3, [pc, #340]	@ (8001a90 <HAL_GPIO_Init+0x2cc>)
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	4a54      	ldr	r2, [pc, #336]	@ (8001a90 <HAL_GPIO_Init+0x2cc>)
 800193e:	f043 0301 	orr.w	r3, r3, #1
 8001942:	6193      	str	r3, [r2, #24]
 8001944:	4b52      	ldr	r3, [pc, #328]	@ (8001a90 <HAL_GPIO_Init+0x2cc>)
 8001946:	699b      	ldr	r3, [r3, #24]
 8001948:	f003 0301 	and.w	r3, r3, #1
 800194c:	60bb      	str	r3, [r7, #8]
 800194e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001950:	4a50      	ldr	r2, [pc, #320]	@ (8001a94 <HAL_GPIO_Init+0x2d0>)
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	089b      	lsrs	r3, r3, #2
 8001956:	3302      	adds	r3, #2
 8001958:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800195c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	f003 0303 	and.w	r3, r3, #3
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	220f      	movs	r2, #15
 8001968:	fa02 f303 	lsl.w	r3, r2, r3
 800196c:	43db      	mvns	r3, r3
 800196e:	693a      	ldr	r2, [r7, #16]
 8001970:	4013      	ands	r3, r2
 8001972:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800197a:	d013      	beq.n	80019a4 <HAL_GPIO_Init+0x1e0>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	4a46      	ldr	r2, [pc, #280]	@ (8001a98 <HAL_GPIO_Init+0x2d4>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d00d      	beq.n	80019a0 <HAL_GPIO_Init+0x1dc>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	4a45      	ldr	r2, [pc, #276]	@ (8001a9c <HAL_GPIO_Init+0x2d8>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d007      	beq.n	800199c <HAL_GPIO_Init+0x1d8>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	4a44      	ldr	r2, [pc, #272]	@ (8001aa0 <HAL_GPIO_Init+0x2dc>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d101      	bne.n	8001998 <HAL_GPIO_Init+0x1d4>
 8001994:	2303      	movs	r3, #3
 8001996:	e006      	b.n	80019a6 <HAL_GPIO_Init+0x1e2>
 8001998:	2305      	movs	r3, #5
 800199a:	e004      	b.n	80019a6 <HAL_GPIO_Init+0x1e2>
 800199c:	2302      	movs	r3, #2
 800199e:	e002      	b.n	80019a6 <HAL_GPIO_Init+0x1e2>
 80019a0:	2301      	movs	r3, #1
 80019a2:	e000      	b.n	80019a6 <HAL_GPIO_Init+0x1e2>
 80019a4:	2300      	movs	r3, #0
 80019a6:	697a      	ldr	r2, [r7, #20]
 80019a8:	f002 0203 	and.w	r2, r2, #3
 80019ac:	0092      	lsls	r2, r2, #2
 80019ae:	4093      	lsls	r3, r2
 80019b0:	693a      	ldr	r2, [r7, #16]
 80019b2:	4313      	orrs	r3, r2
 80019b4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80019b6:	4937      	ldr	r1, [pc, #220]	@ (8001a94 <HAL_GPIO_Init+0x2d0>)
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	089b      	lsrs	r3, r3, #2
 80019bc:	3302      	adds	r3, #2
 80019be:	693a      	ldr	r2, [r7, #16]
 80019c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019c4:	4b37      	ldr	r3, [pc, #220]	@ (8001aa4 <HAL_GPIO_Init+0x2e0>)
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	43db      	mvns	r3, r3
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	4013      	ands	r3, r2
 80019d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d003      	beq.n	80019e8 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80019e0:	693a      	ldr	r2, [r7, #16]
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80019e8:	4a2e      	ldr	r2, [pc, #184]	@ (8001aa4 <HAL_GPIO_Init+0x2e0>)
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019ee:	4b2d      	ldr	r3, [pc, #180]	@ (8001aa4 <HAL_GPIO_Init+0x2e0>)
 80019f0:	68db      	ldr	r3, [r3, #12]
 80019f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	43db      	mvns	r3, r3
 80019f8:	693a      	ldr	r2, [r7, #16]
 80019fa:	4013      	ands	r3, r2
 80019fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d003      	beq.n	8001a12 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001a0a:	693a      	ldr	r2, [r7, #16]
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001a12:	4a24      	ldr	r2, [pc, #144]	@ (8001aa4 <HAL_GPIO_Init+0x2e0>)
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a18:	4b22      	ldr	r3, [pc, #136]	@ (8001aa4 <HAL_GPIO_Init+0x2e0>)
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	43db      	mvns	r3, r3
 8001a22:	693a      	ldr	r2, [r7, #16]
 8001a24:	4013      	ands	r3, r2
 8001a26:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d003      	beq.n	8001a3c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001a34:	693a      	ldr	r2, [r7, #16]
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a3c:	4a19      	ldr	r2, [pc, #100]	@ (8001aa4 <HAL_GPIO_Init+0x2e0>)
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a42:	4b18      	ldr	r3, [pc, #96]	@ (8001aa4 <HAL_GPIO_Init+0x2e0>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	43db      	mvns	r3, r3
 8001a4c:	693a      	ldr	r2, [r7, #16]
 8001a4e:	4013      	ands	r3, r2
 8001a50:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d003      	beq.n	8001a66 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001a5e:	693a      	ldr	r2, [r7, #16]
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	4313      	orrs	r3, r2
 8001a64:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a66:	4a0f      	ldr	r2, [pc, #60]	@ (8001aa4 <HAL_GPIO_Init+0x2e0>)
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	3301      	adds	r3, #1
 8001a70:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	fa22 f303 	lsr.w	r3, r2, r3
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	f47f aea9 	bne.w	80017d4 <HAL_GPIO_Init+0x10>
  }
}
 8001a82:	bf00      	nop
 8001a84:	bf00      	nop
 8001a86:	371c      	adds	r7, #28
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr
 8001a90:	40021000 	.word	0x40021000
 8001a94:	40010000 	.word	0x40010000
 8001a98:	48000400 	.word	0x48000400
 8001a9c:	48000800 	.word	0x48000800
 8001aa0:	48000c00 	.word	0x48000c00
 8001aa4:	40010400 	.word	0x40010400

08001aa8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	460b      	mov	r3, r1
 8001ab2:	807b      	strh	r3, [r7, #2]
 8001ab4:	4613      	mov	r3, r2
 8001ab6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ab8:	787b      	ldrb	r3, [r7, #1]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d003      	beq.n	8001ac6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001abe:	887a      	ldrh	r2, [r7, #2]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ac4:	e002      	b.n	8001acc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ac6:	887a      	ldrh	r2, [r7, #2]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001acc:	bf00      	nop
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ae4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ae8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001aea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d102      	bne.n	8001afe <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001af8:	2301      	movs	r3, #1
 8001afa:	f001 b823 	b.w	8002b44 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001afe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b02:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 0301 	and.w	r3, r3, #1
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	f000 817d 	beq.w	8001e0e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001b14:	4bbc      	ldr	r3, [pc, #752]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	f003 030c 	and.w	r3, r3, #12
 8001b1c:	2b04      	cmp	r3, #4
 8001b1e:	d00c      	beq.n	8001b3a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b20:	4bb9      	ldr	r3, [pc, #740]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f003 030c 	and.w	r3, r3, #12
 8001b28:	2b08      	cmp	r3, #8
 8001b2a:	d15c      	bne.n	8001be6 <HAL_RCC_OscConfig+0x10e>
 8001b2c:	4bb6      	ldr	r3, [pc, #728]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b38:	d155      	bne.n	8001be6 <HAL_RCC_OscConfig+0x10e>
 8001b3a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b3e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b42:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001b46:	fa93 f3a3 	rbit	r3, r3
 8001b4a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001b4e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b52:	fab3 f383 	clz	r3, r3
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	095b      	lsrs	r3, r3, #5
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	f043 0301 	orr.w	r3, r3, #1
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d102      	bne.n	8001b6c <HAL_RCC_OscConfig+0x94>
 8001b66:	4ba8      	ldr	r3, [pc, #672]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	e015      	b.n	8001b98 <HAL_RCC_OscConfig+0xc0>
 8001b6c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b70:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b74:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001b78:	fa93 f3a3 	rbit	r3, r3
 8001b7c:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001b80:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b84:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001b88:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001b8c:	fa93 f3a3 	rbit	r3, r3
 8001b90:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001b94:	4b9c      	ldr	r3, [pc, #624]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b98:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001b9c:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001ba0:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001ba4:	fa92 f2a2 	rbit	r2, r2
 8001ba8:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001bac:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001bb0:	fab2 f282 	clz	r2, r2
 8001bb4:	b2d2      	uxtb	r2, r2
 8001bb6:	f042 0220 	orr.w	r2, r2, #32
 8001bba:	b2d2      	uxtb	r2, r2
 8001bbc:	f002 021f 	and.w	r2, r2, #31
 8001bc0:	2101      	movs	r1, #1
 8001bc2:	fa01 f202 	lsl.w	r2, r1, r2
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	f000 811f 	beq.w	8001e0c <HAL_RCC_OscConfig+0x334>
 8001bce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bd2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	f040 8116 	bne.w	8001e0c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	f000 bfaf 	b.w	8002b44 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001be6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bf6:	d106      	bne.n	8001c06 <HAL_RCC_OscConfig+0x12e>
 8001bf8:	4b83      	ldr	r3, [pc, #524]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a82      	ldr	r2, [pc, #520]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001bfe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c02:	6013      	str	r3, [r2, #0]
 8001c04:	e036      	b.n	8001c74 <HAL_RCC_OscConfig+0x19c>
 8001c06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c0a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d10c      	bne.n	8001c30 <HAL_RCC_OscConfig+0x158>
 8001c16:	4b7c      	ldr	r3, [pc, #496]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a7b      	ldr	r2, [pc, #492]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001c1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c20:	6013      	str	r3, [r2, #0]
 8001c22:	4b79      	ldr	r3, [pc, #484]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a78      	ldr	r2, [pc, #480]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001c28:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c2c:	6013      	str	r3, [r2, #0]
 8001c2e:	e021      	b.n	8001c74 <HAL_RCC_OscConfig+0x19c>
 8001c30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c34:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001c40:	d10c      	bne.n	8001c5c <HAL_RCC_OscConfig+0x184>
 8001c42:	4b71      	ldr	r3, [pc, #452]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a70      	ldr	r2, [pc, #448]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001c48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c4c:	6013      	str	r3, [r2, #0]
 8001c4e:	4b6e      	ldr	r3, [pc, #440]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a6d      	ldr	r2, [pc, #436]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001c54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c58:	6013      	str	r3, [r2, #0]
 8001c5a:	e00b      	b.n	8001c74 <HAL_RCC_OscConfig+0x19c>
 8001c5c:	4b6a      	ldr	r3, [pc, #424]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a69      	ldr	r2, [pc, #420]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001c62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c66:	6013      	str	r3, [r2, #0]
 8001c68:	4b67      	ldr	r3, [pc, #412]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a66      	ldr	r2, [pc, #408]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001c6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c72:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c74:	4b64      	ldr	r3, [pc, #400]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c78:	f023 020f 	bic.w	r2, r3, #15
 8001c7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c80:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	495f      	ldr	r1, [pc, #380]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c92:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d059      	beq.n	8001d52 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c9e:	f7fe fef3 	bl	8000a88 <HAL_GetTick>
 8001ca2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ca6:	e00a      	b.n	8001cbe <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ca8:	f7fe feee 	bl	8000a88 <HAL_GetTick>
 8001cac:	4602      	mov	r2, r0
 8001cae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	2b64      	cmp	r3, #100	@ 0x64
 8001cb6:	d902      	bls.n	8001cbe <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	f000 bf43 	b.w	8002b44 <HAL_RCC_OscConfig+0x106c>
 8001cbe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cc2:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cc6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001cca:	fa93 f3a3 	rbit	r3, r3
 8001cce:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8001cd2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cd6:	fab3 f383 	clz	r3, r3
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	095b      	lsrs	r3, r3, #5
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	f043 0301 	orr.w	r3, r3, #1
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d102      	bne.n	8001cf0 <HAL_RCC_OscConfig+0x218>
 8001cea:	4b47      	ldr	r3, [pc, #284]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	e015      	b.n	8001d1c <HAL_RCC_OscConfig+0x244>
 8001cf0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cf4:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001cfc:	fa93 f3a3 	rbit	r3, r3
 8001d00:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001d04:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d08:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001d0c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001d10:	fa93 f3a3 	rbit	r3, r3
 8001d14:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001d18:	4b3b      	ldr	r3, [pc, #236]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d1c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d20:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001d24:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001d28:	fa92 f2a2 	rbit	r2, r2
 8001d2c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001d30:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001d34:	fab2 f282 	clz	r2, r2
 8001d38:	b2d2      	uxtb	r2, r2
 8001d3a:	f042 0220 	orr.w	r2, r2, #32
 8001d3e:	b2d2      	uxtb	r2, r2
 8001d40:	f002 021f 	and.w	r2, r2, #31
 8001d44:	2101      	movs	r1, #1
 8001d46:	fa01 f202 	lsl.w	r2, r1, r2
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d0ab      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x1d0>
 8001d50:	e05d      	b.n	8001e0e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d52:	f7fe fe99 	bl	8000a88 <HAL_GetTick>
 8001d56:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d5a:	e00a      	b.n	8001d72 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d5c:	f7fe fe94 	bl	8000a88 <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	2b64      	cmp	r3, #100	@ 0x64
 8001d6a:	d902      	bls.n	8001d72 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	f000 bee9 	b.w	8002b44 <HAL_RCC_OscConfig+0x106c>
 8001d72:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d76:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d7a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001d7e:	fa93 f3a3 	rbit	r3, r3
 8001d82:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8001d86:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d8a:	fab3 f383 	clz	r3, r3
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	095b      	lsrs	r3, r3, #5
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	f043 0301 	orr.w	r3, r3, #1
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d102      	bne.n	8001da4 <HAL_RCC_OscConfig+0x2cc>
 8001d9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	e015      	b.n	8001dd0 <HAL_RCC_OscConfig+0x2f8>
 8001da4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001da8:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dac:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001db0:	fa93 f3a3 	rbit	r3, r3
 8001db4:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001db8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001dbc:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001dc0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001dc4:	fa93 f3a3 	rbit	r3, r3
 8001dc8:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001dcc:	4b0e      	ldr	r3, [pc, #56]	@ (8001e08 <HAL_RCC_OscConfig+0x330>)
 8001dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dd0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001dd4:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8001dd8:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001ddc:	fa92 f2a2 	rbit	r2, r2
 8001de0:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8001de4:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001de8:	fab2 f282 	clz	r2, r2
 8001dec:	b2d2      	uxtb	r2, r2
 8001dee:	f042 0220 	orr.w	r2, r2, #32
 8001df2:	b2d2      	uxtb	r2, r2
 8001df4:	f002 021f 	and.w	r2, r2, #31
 8001df8:	2101      	movs	r1, #1
 8001dfa:	fa01 f202 	lsl.w	r2, r1, r2
 8001dfe:	4013      	ands	r3, r2
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d1ab      	bne.n	8001d5c <HAL_RCC_OscConfig+0x284>
 8001e04:	e003      	b.n	8001e0e <HAL_RCC_OscConfig+0x336>
 8001e06:	bf00      	nop
 8001e08:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e12:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 0302 	and.w	r3, r3, #2
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	f000 817d 	beq.w	800211e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001e24:	4ba6      	ldr	r3, [pc, #664]	@ (80020c0 <HAL_RCC_OscConfig+0x5e8>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f003 030c 	and.w	r3, r3, #12
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d00b      	beq.n	8001e48 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001e30:	4ba3      	ldr	r3, [pc, #652]	@ (80020c0 <HAL_RCC_OscConfig+0x5e8>)
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	f003 030c 	and.w	r3, r3, #12
 8001e38:	2b08      	cmp	r3, #8
 8001e3a:	d172      	bne.n	8001f22 <HAL_RCC_OscConfig+0x44a>
 8001e3c:	4ba0      	ldr	r3, [pc, #640]	@ (80020c0 <HAL_RCC_OscConfig+0x5e8>)
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d16c      	bne.n	8001f22 <HAL_RCC_OscConfig+0x44a>
 8001e48:	2302      	movs	r3, #2
 8001e4a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e4e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001e52:	fa93 f3a3 	rbit	r3, r3
 8001e56:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8001e5a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e5e:	fab3 f383 	clz	r3, r3
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	095b      	lsrs	r3, r3, #5
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	f043 0301 	orr.w	r3, r3, #1
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d102      	bne.n	8001e78 <HAL_RCC_OscConfig+0x3a0>
 8001e72:	4b93      	ldr	r3, [pc, #588]	@ (80020c0 <HAL_RCC_OscConfig+0x5e8>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	e013      	b.n	8001ea0 <HAL_RCC_OscConfig+0x3c8>
 8001e78:	2302      	movs	r3, #2
 8001e7a:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e7e:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001e82:	fa93 f3a3 	rbit	r3, r3
 8001e86:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001e90:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001e94:	fa93 f3a3 	rbit	r3, r3
 8001e98:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001e9c:	4b88      	ldr	r3, [pc, #544]	@ (80020c0 <HAL_RCC_OscConfig+0x5e8>)
 8001e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ea0:	2202      	movs	r2, #2
 8001ea2:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8001ea6:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001eaa:	fa92 f2a2 	rbit	r2, r2
 8001eae:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8001eb2:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001eb6:	fab2 f282 	clz	r2, r2
 8001eba:	b2d2      	uxtb	r2, r2
 8001ebc:	f042 0220 	orr.w	r2, r2, #32
 8001ec0:	b2d2      	uxtb	r2, r2
 8001ec2:	f002 021f 	and.w	r2, r2, #31
 8001ec6:	2101      	movs	r1, #1
 8001ec8:	fa01 f202 	lsl.w	r2, r1, r2
 8001ecc:	4013      	ands	r3, r2
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d00a      	beq.n	8001ee8 <HAL_RCC_OscConfig+0x410>
 8001ed2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ed6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	691b      	ldr	r3, [r3, #16]
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d002      	beq.n	8001ee8 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	f000 be2e 	b.w	8002b44 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ee8:	4b75      	ldr	r3, [pc, #468]	@ (80020c0 <HAL_RCC_OscConfig+0x5e8>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ef0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ef4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	695b      	ldr	r3, [r3, #20]
 8001efc:	21f8      	movs	r1, #248	@ 0xf8
 8001efe:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f02:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001f06:	fa91 f1a1 	rbit	r1, r1
 8001f0a:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001f0e:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001f12:	fab1 f181 	clz	r1, r1
 8001f16:	b2c9      	uxtb	r1, r1
 8001f18:	408b      	lsls	r3, r1
 8001f1a:	4969      	ldr	r1, [pc, #420]	@ (80020c0 <HAL_RCC_OscConfig+0x5e8>)
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f20:	e0fd      	b.n	800211e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f26:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	691b      	ldr	r3, [r3, #16]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	f000 8088 	beq.w	8002044 <HAL_RCC_OscConfig+0x56c>
 8001f34:	2301      	movs	r3, #1
 8001f36:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f3a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001f3e:	fa93 f3a3 	rbit	r3, r3
 8001f42:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8001f46:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f4a:	fab3 f383 	clz	r3, r3
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001f54:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f60:	f7fe fd92 	bl	8000a88 <HAL_GetTick>
 8001f64:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f68:	e00a      	b.n	8001f80 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f6a:	f7fe fd8d 	bl	8000a88 <HAL_GetTick>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d902      	bls.n	8001f80 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	f000 bde2 	b.w	8002b44 <HAL_RCC_OscConfig+0x106c>
 8001f80:	2302      	movs	r3, #2
 8001f82:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f86:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001f8a:	fa93 f3a3 	rbit	r3, r3
 8001f8e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8001f92:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f96:	fab3 f383 	clz	r3, r3
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	095b      	lsrs	r3, r3, #5
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	f043 0301 	orr.w	r3, r3, #1
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d102      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x4d8>
 8001faa:	4b45      	ldr	r3, [pc, #276]	@ (80020c0 <HAL_RCC_OscConfig+0x5e8>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	e013      	b.n	8001fd8 <HAL_RCC_OscConfig+0x500>
 8001fb0:	2302      	movs	r3, #2
 8001fb2:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb6:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001fba:	fa93 f3a3 	rbit	r3, r3
 8001fbe:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001fc2:	2302      	movs	r3, #2
 8001fc4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001fc8:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001fcc:	fa93 f3a3 	rbit	r3, r3
 8001fd0:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001fd4:	4b3a      	ldr	r3, [pc, #232]	@ (80020c0 <HAL_RCC_OscConfig+0x5e8>)
 8001fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fd8:	2202      	movs	r2, #2
 8001fda:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001fde:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001fe2:	fa92 f2a2 	rbit	r2, r2
 8001fe6:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8001fea:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001fee:	fab2 f282 	clz	r2, r2
 8001ff2:	b2d2      	uxtb	r2, r2
 8001ff4:	f042 0220 	orr.w	r2, r2, #32
 8001ff8:	b2d2      	uxtb	r2, r2
 8001ffa:	f002 021f 	and.w	r2, r2, #31
 8001ffe:	2101      	movs	r1, #1
 8002000:	fa01 f202 	lsl.w	r2, r1, r2
 8002004:	4013      	ands	r3, r2
 8002006:	2b00      	cmp	r3, #0
 8002008:	d0af      	beq.n	8001f6a <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800200a:	4b2d      	ldr	r3, [pc, #180]	@ (80020c0 <HAL_RCC_OscConfig+0x5e8>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002012:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002016:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	695b      	ldr	r3, [r3, #20]
 800201e:	21f8      	movs	r1, #248	@ 0xf8
 8002020:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002024:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002028:	fa91 f1a1 	rbit	r1, r1
 800202c:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002030:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002034:	fab1 f181 	clz	r1, r1
 8002038:	b2c9      	uxtb	r1, r1
 800203a:	408b      	lsls	r3, r1
 800203c:	4920      	ldr	r1, [pc, #128]	@ (80020c0 <HAL_RCC_OscConfig+0x5e8>)
 800203e:	4313      	orrs	r3, r2
 8002040:	600b      	str	r3, [r1, #0]
 8002042:	e06c      	b.n	800211e <HAL_RCC_OscConfig+0x646>
 8002044:	2301      	movs	r3, #1
 8002046:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800204a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800204e:	fa93 f3a3 	rbit	r3, r3
 8002052:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002056:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800205a:	fab3 f383 	clz	r3, r3
 800205e:	b2db      	uxtb	r3, r3
 8002060:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002064:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	461a      	mov	r2, r3
 800206c:	2300      	movs	r3, #0
 800206e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002070:	f7fe fd0a 	bl	8000a88 <HAL_GetTick>
 8002074:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002078:	e00a      	b.n	8002090 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800207a:	f7fe fd05 	bl	8000a88 <HAL_GetTick>
 800207e:	4602      	mov	r2, r0
 8002080:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	2b02      	cmp	r3, #2
 8002088:	d902      	bls.n	8002090 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800208a:	2303      	movs	r3, #3
 800208c:	f000 bd5a 	b.w	8002b44 <HAL_RCC_OscConfig+0x106c>
 8002090:	2302      	movs	r3, #2
 8002092:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002096:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800209a:	fa93 f3a3 	rbit	r3, r3
 800209e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80020a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020a6:	fab3 f383 	clz	r3, r3
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	095b      	lsrs	r3, r3, #5
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	f043 0301 	orr.w	r3, r3, #1
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d104      	bne.n	80020c4 <HAL_RCC_OscConfig+0x5ec>
 80020ba:	4b01      	ldr	r3, [pc, #4]	@ (80020c0 <HAL_RCC_OscConfig+0x5e8>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	e015      	b.n	80020ec <HAL_RCC_OscConfig+0x614>
 80020c0:	40021000 	.word	0x40021000
 80020c4:	2302      	movs	r3, #2
 80020c6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ca:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80020ce:	fa93 f3a3 	rbit	r3, r3
 80020d2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80020d6:	2302      	movs	r3, #2
 80020d8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80020dc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80020e0:	fa93 f3a3 	rbit	r3, r3
 80020e4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80020e8:	4bc8      	ldr	r3, [pc, #800]	@ (800240c <HAL_RCC_OscConfig+0x934>)
 80020ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ec:	2202      	movs	r2, #2
 80020ee:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80020f2:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80020f6:	fa92 f2a2 	rbit	r2, r2
 80020fa:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80020fe:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002102:	fab2 f282 	clz	r2, r2
 8002106:	b2d2      	uxtb	r2, r2
 8002108:	f042 0220 	orr.w	r2, r2, #32
 800210c:	b2d2      	uxtb	r2, r2
 800210e:	f002 021f 	and.w	r2, r2, #31
 8002112:	2101      	movs	r1, #1
 8002114:	fa01 f202 	lsl.w	r2, r1, r2
 8002118:	4013      	ands	r3, r2
 800211a:	2b00      	cmp	r3, #0
 800211c:	d1ad      	bne.n	800207a <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800211e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002122:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0308 	and.w	r3, r3, #8
 800212e:	2b00      	cmp	r3, #0
 8002130:	f000 8110 	beq.w	8002354 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002134:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002138:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	699b      	ldr	r3, [r3, #24]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d079      	beq.n	8002238 <HAL_RCC_OscConfig+0x760>
 8002144:	2301      	movs	r3, #1
 8002146:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800214a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800214e:	fa93 f3a3 	rbit	r3, r3
 8002152:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002156:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800215a:	fab3 f383 	clz	r3, r3
 800215e:	b2db      	uxtb	r3, r3
 8002160:	461a      	mov	r2, r3
 8002162:	4bab      	ldr	r3, [pc, #684]	@ (8002410 <HAL_RCC_OscConfig+0x938>)
 8002164:	4413      	add	r3, r2
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	461a      	mov	r2, r3
 800216a:	2301      	movs	r3, #1
 800216c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800216e:	f7fe fc8b 	bl	8000a88 <HAL_GetTick>
 8002172:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002176:	e00a      	b.n	800218e <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002178:	f7fe fc86 	bl	8000a88 <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002182:	1ad3      	subs	r3, r2, r3
 8002184:	2b02      	cmp	r3, #2
 8002186:	d902      	bls.n	800218e <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002188:	2303      	movs	r3, #3
 800218a:	f000 bcdb 	b.w	8002b44 <HAL_RCC_OscConfig+0x106c>
 800218e:	2302      	movs	r3, #2
 8002190:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002194:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002198:	fa93 f3a3 	rbit	r3, r3
 800219c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80021a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021a4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80021a8:	2202      	movs	r2, #2
 80021aa:	601a      	str	r2, [r3, #0]
 80021ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021b0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	fa93 f2a3 	rbit	r2, r3
 80021ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80021c2:	601a      	str	r2, [r3, #0]
 80021c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80021cc:	2202      	movs	r2, #2
 80021ce:	601a      	str	r2, [r3, #0]
 80021d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	fa93 f2a3 	rbit	r2, r3
 80021de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021e2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80021e6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021e8:	4b88      	ldr	r3, [pc, #544]	@ (800240c <HAL_RCC_OscConfig+0x934>)
 80021ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80021ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021f0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80021f4:	2102      	movs	r1, #2
 80021f6:	6019      	str	r1, [r3, #0]
 80021f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021fc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	fa93 f1a3 	rbit	r1, r3
 8002206:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800220a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800220e:	6019      	str	r1, [r3, #0]
  return result;
 8002210:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002214:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	fab3 f383 	clz	r3, r3
 800221e:	b2db      	uxtb	r3, r3
 8002220:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002224:	b2db      	uxtb	r3, r3
 8002226:	f003 031f 	and.w	r3, r3, #31
 800222a:	2101      	movs	r1, #1
 800222c:	fa01 f303 	lsl.w	r3, r1, r3
 8002230:	4013      	ands	r3, r2
 8002232:	2b00      	cmp	r3, #0
 8002234:	d0a0      	beq.n	8002178 <HAL_RCC_OscConfig+0x6a0>
 8002236:	e08d      	b.n	8002354 <HAL_RCC_OscConfig+0x87c>
 8002238:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800223c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002240:	2201      	movs	r2, #1
 8002242:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002244:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002248:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	fa93 f2a3 	rbit	r2, r3
 8002252:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002256:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800225a:	601a      	str	r2, [r3, #0]
  return result;
 800225c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002260:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002264:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002266:	fab3 f383 	clz	r3, r3
 800226a:	b2db      	uxtb	r3, r3
 800226c:	461a      	mov	r2, r3
 800226e:	4b68      	ldr	r3, [pc, #416]	@ (8002410 <HAL_RCC_OscConfig+0x938>)
 8002270:	4413      	add	r3, r2
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	461a      	mov	r2, r3
 8002276:	2300      	movs	r3, #0
 8002278:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800227a:	f7fe fc05 	bl	8000a88 <HAL_GetTick>
 800227e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002282:	e00a      	b.n	800229a <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002284:	f7fe fc00 	bl	8000a88 <HAL_GetTick>
 8002288:	4602      	mov	r2, r0
 800228a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	2b02      	cmp	r3, #2
 8002292:	d902      	bls.n	800229a <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002294:	2303      	movs	r3, #3
 8002296:	f000 bc55 	b.w	8002b44 <HAL_RCC_OscConfig+0x106c>
 800229a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800229e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80022a2:	2202      	movs	r2, #2
 80022a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022aa:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	fa93 f2a3 	rbit	r2, r3
 80022b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022b8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80022bc:	601a      	str	r2, [r3, #0]
 80022be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022c2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80022c6:	2202      	movs	r2, #2
 80022c8:	601a      	str	r2, [r3, #0]
 80022ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022ce:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	fa93 f2a3 	rbit	r2, r3
 80022d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022dc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80022e0:	601a      	str	r2, [r3, #0]
 80022e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022e6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80022ea:	2202      	movs	r2, #2
 80022ec:	601a      	str	r2, [r3, #0]
 80022ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022f2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	fa93 f2a3 	rbit	r2, r3
 80022fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002300:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002304:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002306:	4b41      	ldr	r3, [pc, #260]	@ (800240c <HAL_RCC_OscConfig+0x934>)
 8002308:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800230a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800230e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002312:	2102      	movs	r1, #2
 8002314:	6019      	str	r1, [r3, #0]
 8002316:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800231a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	fa93 f1a3 	rbit	r1, r3
 8002324:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002328:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800232c:	6019      	str	r1, [r3, #0]
  return result;
 800232e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002332:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	fab3 f383 	clz	r3, r3
 800233c:	b2db      	uxtb	r3, r3
 800233e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002342:	b2db      	uxtb	r3, r3
 8002344:	f003 031f 	and.w	r3, r3, #31
 8002348:	2101      	movs	r1, #1
 800234a:	fa01 f303 	lsl.w	r3, r1, r3
 800234e:	4013      	ands	r3, r2
 8002350:	2b00      	cmp	r3, #0
 8002352:	d197      	bne.n	8002284 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002354:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002358:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0304 	and.w	r3, r3, #4
 8002364:	2b00      	cmp	r3, #0
 8002366:	f000 81a1 	beq.w	80026ac <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800236a:	2300      	movs	r3, #0
 800236c:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002370:	4b26      	ldr	r3, [pc, #152]	@ (800240c <HAL_RCC_OscConfig+0x934>)
 8002372:	69db      	ldr	r3, [r3, #28]
 8002374:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002378:	2b00      	cmp	r3, #0
 800237a:	d116      	bne.n	80023aa <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800237c:	4b23      	ldr	r3, [pc, #140]	@ (800240c <HAL_RCC_OscConfig+0x934>)
 800237e:	69db      	ldr	r3, [r3, #28]
 8002380:	4a22      	ldr	r2, [pc, #136]	@ (800240c <HAL_RCC_OscConfig+0x934>)
 8002382:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002386:	61d3      	str	r3, [r2, #28]
 8002388:	4b20      	ldr	r3, [pc, #128]	@ (800240c <HAL_RCC_OscConfig+0x934>)
 800238a:	69db      	ldr	r3, [r3, #28]
 800238c:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002390:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002394:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002398:	601a      	str	r2, [r3, #0]
 800239a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800239e:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80023a2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80023a4:	2301      	movs	r3, #1
 80023a6:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002414 <HAL_RCC_OscConfig+0x93c>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d11a      	bne.n	80023ec <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023b6:	4b17      	ldr	r3, [pc, #92]	@ (8002414 <HAL_RCC_OscConfig+0x93c>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a16      	ldr	r2, [pc, #88]	@ (8002414 <HAL_RCC_OscConfig+0x93c>)
 80023bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023c0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023c2:	f7fe fb61 	bl	8000a88 <HAL_GetTick>
 80023c6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023ca:	e009      	b.n	80023e0 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023cc:	f7fe fb5c 	bl	8000a88 <HAL_GetTick>
 80023d0:	4602      	mov	r2, r0
 80023d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	2b64      	cmp	r3, #100	@ 0x64
 80023da:	d901      	bls.n	80023e0 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e3b1      	b.n	8002b44 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002414 <HAL_RCC_OscConfig+0x93c>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d0ef      	beq.n	80023cc <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023f0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d10d      	bne.n	8002418 <HAL_RCC_OscConfig+0x940>
 80023fc:	4b03      	ldr	r3, [pc, #12]	@ (800240c <HAL_RCC_OscConfig+0x934>)
 80023fe:	6a1b      	ldr	r3, [r3, #32]
 8002400:	4a02      	ldr	r2, [pc, #8]	@ (800240c <HAL_RCC_OscConfig+0x934>)
 8002402:	f043 0301 	orr.w	r3, r3, #1
 8002406:	6213      	str	r3, [r2, #32]
 8002408:	e03c      	b.n	8002484 <HAL_RCC_OscConfig+0x9ac>
 800240a:	bf00      	nop
 800240c:	40021000 	.word	0x40021000
 8002410:	10908120 	.word	0x10908120
 8002414:	40007000 	.word	0x40007000
 8002418:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800241c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d10c      	bne.n	8002442 <HAL_RCC_OscConfig+0x96a>
 8002428:	4bc1      	ldr	r3, [pc, #772]	@ (8002730 <HAL_RCC_OscConfig+0xc58>)
 800242a:	6a1b      	ldr	r3, [r3, #32]
 800242c:	4ac0      	ldr	r2, [pc, #768]	@ (8002730 <HAL_RCC_OscConfig+0xc58>)
 800242e:	f023 0301 	bic.w	r3, r3, #1
 8002432:	6213      	str	r3, [r2, #32]
 8002434:	4bbe      	ldr	r3, [pc, #760]	@ (8002730 <HAL_RCC_OscConfig+0xc58>)
 8002436:	6a1b      	ldr	r3, [r3, #32]
 8002438:	4abd      	ldr	r2, [pc, #756]	@ (8002730 <HAL_RCC_OscConfig+0xc58>)
 800243a:	f023 0304 	bic.w	r3, r3, #4
 800243e:	6213      	str	r3, [r2, #32]
 8002440:	e020      	b.n	8002484 <HAL_RCC_OscConfig+0x9ac>
 8002442:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002446:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	68db      	ldr	r3, [r3, #12]
 800244e:	2b05      	cmp	r3, #5
 8002450:	d10c      	bne.n	800246c <HAL_RCC_OscConfig+0x994>
 8002452:	4bb7      	ldr	r3, [pc, #732]	@ (8002730 <HAL_RCC_OscConfig+0xc58>)
 8002454:	6a1b      	ldr	r3, [r3, #32]
 8002456:	4ab6      	ldr	r2, [pc, #728]	@ (8002730 <HAL_RCC_OscConfig+0xc58>)
 8002458:	f043 0304 	orr.w	r3, r3, #4
 800245c:	6213      	str	r3, [r2, #32]
 800245e:	4bb4      	ldr	r3, [pc, #720]	@ (8002730 <HAL_RCC_OscConfig+0xc58>)
 8002460:	6a1b      	ldr	r3, [r3, #32]
 8002462:	4ab3      	ldr	r2, [pc, #716]	@ (8002730 <HAL_RCC_OscConfig+0xc58>)
 8002464:	f043 0301 	orr.w	r3, r3, #1
 8002468:	6213      	str	r3, [r2, #32]
 800246a:	e00b      	b.n	8002484 <HAL_RCC_OscConfig+0x9ac>
 800246c:	4bb0      	ldr	r3, [pc, #704]	@ (8002730 <HAL_RCC_OscConfig+0xc58>)
 800246e:	6a1b      	ldr	r3, [r3, #32]
 8002470:	4aaf      	ldr	r2, [pc, #700]	@ (8002730 <HAL_RCC_OscConfig+0xc58>)
 8002472:	f023 0301 	bic.w	r3, r3, #1
 8002476:	6213      	str	r3, [r2, #32]
 8002478:	4bad      	ldr	r3, [pc, #692]	@ (8002730 <HAL_RCC_OscConfig+0xc58>)
 800247a:	6a1b      	ldr	r3, [r3, #32]
 800247c:	4aac      	ldr	r2, [pc, #688]	@ (8002730 <HAL_RCC_OscConfig+0xc58>)
 800247e:	f023 0304 	bic.w	r3, r3, #4
 8002482:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002484:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002488:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	2b00      	cmp	r3, #0
 8002492:	f000 8081 	beq.w	8002598 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002496:	f7fe faf7 	bl	8000a88 <HAL_GetTick>
 800249a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800249e:	e00b      	b.n	80024b8 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024a0:	f7fe faf2 	bl	8000a88 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80024aa:	1ad3      	subs	r3, r2, r3
 80024ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d901      	bls.n	80024b8 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80024b4:	2303      	movs	r3, #3
 80024b6:	e345      	b.n	8002b44 <HAL_RCC_OscConfig+0x106c>
 80024b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024bc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80024c0:	2202      	movs	r2, #2
 80024c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024c8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	fa93 f2a3 	rbit	r2, r3
 80024d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024d6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80024da:	601a      	str	r2, [r3, #0]
 80024dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024e0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80024e4:	2202      	movs	r2, #2
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024ec:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	fa93 f2a3 	rbit	r2, r3
 80024f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024fa:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80024fe:	601a      	str	r2, [r3, #0]
  return result;
 8002500:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002504:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002508:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800250a:	fab3 f383 	clz	r3, r3
 800250e:	b2db      	uxtb	r3, r3
 8002510:	095b      	lsrs	r3, r3, #5
 8002512:	b2db      	uxtb	r3, r3
 8002514:	f043 0302 	orr.w	r3, r3, #2
 8002518:	b2db      	uxtb	r3, r3
 800251a:	2b02      	cmp	r3, #2
 800251c:	d102      	bne.n	8002524 <HAL_RCC_OscConfig+0xa4c>
 800251e:	4b84      	ldr	r3, [pc, #528]	@ (8002730 <HAL_RCC_OscConfig+0xc58>)
 8002520:	6a1b      	ldr	r3, [r3, #32]
 8002522:	e013      	b.n	800254c <HAL_RCC_OscConfig+0xa74>
 8002524:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002528:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800252c:	2202      	movs	r2, #2
 800252e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002530:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002534:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	fa93 f2a3 	rbit	r2, r3
 800253e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002542:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002546:	601a      	str	r2, [r3, #0]
 8002548:	4b79      	ldr	r3, [pc, #484]	@ (8002730 <HAL_RCC_OscConfig+0xc58>)
 800254a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800254c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002550:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002554:	2102      	movs	r1, #2
 8002556:	6011      	str	r1, [r2, #0]
 8002558:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800255c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002560:	6812      	ldr	r2, [r2, #0]
 8002562:	fa92 f1a2 	rbit	r1, r2
 8002566:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800256a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800256e:	6011      	str	r1, [r2, #0]
  return result;
 8002570:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002574:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002578:	6812      	ldr	r2, [r2, #0]
 800257a:	fab2 f282 	clz	r2, r2
 800257e:	b2d2      	uxtb	r2, r2
 8002580:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002584:	b2d2      	uxtb	r2, r2
 8002586:	f002 021f 	and.w	r2, r2, #31
 800258a:	2101      	movs	r1, #1
 800258c:	fa01 f202 	lsl.w	r2, r1, r2
 8002590:	4013      	ands	r3, r2
 8002592:	2b00      	cmp	r3, #0
 8002594:	d084      	beq.n	80024a0 <HAL_RCC_OscConfig+0x9c8>
 8002596:	e07f      	b.n	8002698 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002598:	f7fe fa76 	bl	8000a88 <HAL_GetTick>
 800259c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025a0:	e00b      	b.n	80025ba <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025a2:	f7fe fa71 	bl	8000a88 <HAL_GetTick>
 80025a6:	4602      	mov	r2, r0
 80025a8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e2c4      	b.n	8002b44 <HAL_RCC_OscConfig+0x106c>
 80025ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025be:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80025c2:	2202      	movs	r2, #2
 80025c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025ca:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	fa93 f2a3 	rbit	r2, r3
 80025d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025d8:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80025dc:	601a      	str	r2, [r3, #0]
 80025de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025e2:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80025e6:	2202      	movs	r2, #2
 80025e8:	601a      	str	r2, [r3, #0]
 80025ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025ee:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	fa93 f2a3 	rbit	r2, r3
 80025f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025fc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002600:	601a      	str	r2, [r3, #0]
  return result;
 8002602:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002606:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800260a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800260c:	fab3 f383 	clz	r3, r3
 8002610:	b2db      	uxtb	r3, r3
 8002612:	095b      	lsrs	r3, r3, #5
 8002614:	b2db      	uxtb	r3, r3
 8002616:	f043 0302 	orr.w	r3, r3, #2
 800261a:	b2db      	uxtb	r3, r3
 800261c:	2b02      	cmp	r3, #2
 800261e:	d102      	bne.n	8002626 <HAL_RCC_OscConfig+0xb4e>
 8002620:	4b43      	ldr	r3, [pc, #268]	@ (8002730 <HAL_RCC_OscConfig+0xc58>)
 8002622:	6a1b      	ldr	r3, [r3, #32]
 8002624:	e013      	b.n	800264e <HAL_RCC_OscConfig+0xb76>
 8002626:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800262a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800262e:	2202      	movs	r2, #2
 8002630:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002632:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002636:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	fa93 f2a3 	rbit	r2, r3
 8002640:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002644:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002648:	601a      	str	r2, [r3, #0]
 800264a:	4b39      	ldr	r3, [pc, #228]	@ (8002730 <HAL_RCC_OscConfig+0xc58>)
 800264c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800264e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002652:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002656:	2102      	movs	r1, #2
 8002658:	6011      	str	r1, [r2, #0]
 800265a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800265e:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002662:	6812      	ldr	r2, [r2, #0]
 8002664:	fa92 f1a2 	rbit	r1, r2
 8002668:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800266c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002670:	6011      	str	r1, [r2, #0]
  return result;
 8002672:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002676:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800267a:	6812      	ldr	r2, [r2, #0]
 800267c:	fab2 f282 	clz	r2, r2
 8002680:	b2d2      	uxtb	r2, r2
 8002682:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002686:	b2d2      	uxtb	r2, r2
 8002688:	f002 021f 	and.w	r2, r2, #31
 800268c:	2101      	movs	r1, #1
 800268e:	fa01 f202 	lsl.w	r2, r1, r2
 8002692:	4013      	ands	r3, r2
 8002694:	2b00      	cmp	r3, #0
 8002696:	d184      	bne.n	80025a2 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002698:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800269c:	2b01      	cmp	r3, #1
 800269e:	d105      	bne.n	80026ac <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026a0:	4b23      	ldr	r3, [pc, #140]	@ (8002730 <HAL_RCC_OscConfig+0xc58>)
 80026a2:	69db      	ldr	r3, [r3, #28]
 80026a4:	4a22      	ldr	r2, [pc, #136]	@ (8002730 <HAL_RCC_OscConfig+0xc58>)
 80026a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026aa:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026b0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	69db      	ldr	r3, [r3, #28]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	f000 8242 	beq.w	8002b42 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026be:	4b1c      	ldr	r3, [pc, #112]	@ (8002730 <HAL_RCC_OscConfig+0xc58>)
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f003 030c 	and.w	r3, r3, #12
 80026c6:	2b08      	cmp	r3, #8
 80026c8:	f000 8213 	beq.w	8002af2 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026d0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	69db      	ldr	r3, [r3, #28]
 80026d8:	2b02      	cmp	r3, #2
 80026da:	f040 8162 	bne.w	80029a2 <HAL_RCC_OscConfig+0xeca>
 80026de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026e2:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80026e6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80026ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026f0:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	fa93 f2a3 	rbit	r2, r3
 80026fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026fe:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002702:	601a      	str	r2, [r3, #0]
  return result;
 8002704:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002708:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800270c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800270e:	fab3 f383 	clz	r3, r3
 8002712:	b2db      	uxtb	r3, r3
 8002714:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002718:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	461a      	mov	r2, r3
 8002720:	2300      	movs	r3, #0
 8002722:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002724:	f7fe f9b0 	bl	8000a88 <HAL_GetTick>
 8002728:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800272c:	e00c      	b.n	8002748 <HAL_RCC_OscConfig+0xc70>
 800272e:	bf00      	nop
 8002730:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002734:	f7fe f9a8 	bl	8000a88 <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	2b02      	cmp	r3, #2
 8002742:	d901      	bls.n	8002748 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8002744:	2303      	movs	r3, #3
 8002746:	e1fd      	b.n	8002b44 <HAL_RCC_OscConfig+0x106c>
 8002748:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800274c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002750:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002754:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002756:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800275a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	fa93 f2a3 	rbit	r2, r3
 8002764:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002768:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800276c:	601a      	str	r2, [r3, #0]
  return result;
 800276e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002772:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002776:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002778:	fab3 f383 	clz	r3, r3
 800277c:	b2db      	uxtb	r3, r3
 800277e:	095b      	lsrs	r3, r3, #5
 8002780:	b2db      	uxtb	r3, r3
 8002782:	f043 0301 	orr.w	r3, r3, #1
 8002786:	b2db      	uxtb	r3, r3
 8002788:	2b01      	cmp	r3, #1
 800278a:	d102      	bne.n	8002792 <HAL_RCC_OscConfig+0xcba>
 800278c:	4bb0      	ldr	r3, [pc, #704]	@ (8002a50 <HAL_RCC_OscConfig+0xf78>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	e027      	b.n	80027e2 <HAL_RCC_OscConfig+0xd0a>
 8002792:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002796:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800279a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800279e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027a4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	fa93 f2a3 	rbit	r2, r3
 80027ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027b2:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80027b6:	601a      	str	r2, [r3, #0]
 80027b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027bc:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80027c0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80027c4:	601a      	str	r2, [r3, #0]
 80027c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027ca:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	fa93 f2a3 	rbit	r2, r3
 80027d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027d8:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80027dc:	601a      	str	r2, [r3, #0]
 80027de:	4b9c      	ldr	r3, [pc, #624]	@ (8002a50 <HAL_RCC_OscConfig+0xf78>)
 80027e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80027e6:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80027ea:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80027ee:	6011      	str	r1, [r2, #0]
 80027f0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80027f4:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80027f8:	6812      	ldr	r2, [r2, #0]
 80027fa:	fa92 f1a2 	rbit	r1, r2
 80027fe:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002802:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002806:	6011      	str	r1, [r2, #0]
  return result;
 8002808:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800280c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002810:	6812      	ldr	r2, [r2, #0]
 8002812:	fab2 f282 	clz	r2, r2
 8002816:	b2d2      	uxtb	r2, r2
 8002818:	f042 0220 	orr.w	r2, r2, #32
 800281c:	b2d2      	uxtb	r2, r2
 800281e:	f002 021f 	and.w	r2, r2, #31
 8002822:	2101      	movs	r1, #1
 8002824:	fa01 f202 	lsl.w	r2, r1, r2
 8002828:	4013      	ands	r3, r2
 800282a:	2b00      	cmp	r3, #0
 800282c:	d182      	bne.n	8002734 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800282e:	4b88      	ldr	r3, [pc, #544]	@ (8002a50 <HAL_RCC_OscConfig+0xf78>)
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002836:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800283a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002842:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002846:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	6a1b      	ldr	r3, [r3, #32]
 800284e:	430b      	orrs	r3, r1
 8002850:	497f      	ldr	r1, [pc, #508]	@ (8002a50 <HAL_RCC_OscConfig+0xf78>)
 8002852:	4313      	orrs	r3, r2
 8002854:	604b      	str	r3, [r1, #4]
 8002856:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800285a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800285e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002862:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002864:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002868:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	fa93 f2a3 	rbit	r2, r3
 8002872:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002876:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800287a:	601a      	str	r2, [r3, #0]
  return result;
 800287c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002880:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002884:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002886:	fab3 f383 	clz	r3, r3
 800288a:	b2db      	uxtb	r3, r3
 800288c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002890:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	461a      	mov	r2, r3
 8002898:	2301      	movs	r3, #1
 800289a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800289c:	f7fe f8f4 	bl	8000a88 <HAL_GetTick>
 80028a0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028a4:	e009      	b.n	80028ba <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028a6:	f7fe f8ef 	bl	8000a88 <HAL_GetTick>
 80028aa:	4602      	mov	r2, r0
 80028ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e144      	b.n	8002b44 <HAL_RCC_OscConfig+0x106c>
 80028ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028be:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80028c2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80028c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028cc:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	fa93 f2a3 	rbit	r2, r3
 80028d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028da:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80028de:	601a      	str	r2, [r3, #0]
  return result;
 80028e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028e4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80028e8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028ea:	fab3 f383 	clz	r3, r3
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	095b      	lsrs	r3, r3, #5
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	f043 0301 	orr.w	r3, r3, #1
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d102      	bne.n	8002904 <HAL_RCC_OscConfig+0xe2c>
 80028fe:	4b54      	ldr	r3, [pc, #336]	@ (8002a50 <HAL_RCC_OscConfig+0xf78>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	e027      	b.n	8002954 <HAL_RCC_OscConfig+0xe7c>
 8002904:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002908:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800290c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002910:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002912:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002916:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	fa93 f2a3 	rbit	r2, r3
 8002920:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002924:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002928:	601a      	str	r2, [r3, #0]
 800292a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800292e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002932:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002936:	601a      	str	r2, [r3, #0]
 8002938:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800293c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	fa93 f2a3 	rbit	r2, r3
 8002946:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800294a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800294e:	601a      	str	r2, [r3, #0]
 8002950:	4b3f      	ldr	r3, [pc, #252]	@ (8002a50 <HAL_RCC_OscConfig+0xf78>)
 8002952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002954:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002958:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800295c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002960:	6011      	str	r1, [r2, #0]
 8002962:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002966:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800296a:	6812      	ldr	r2, [r2, #0]
 800296c:	fa92 f1a2 	rbit	r1, r2
 8002970:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002974:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002978:	6011      	str	r1, [r2, #0]
  return result;
 800297a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800297e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002982:	6812      	ldr	r2, [r2, #0]
 8002984:	fab2 f282 	clz	r2, r2
 8002988:	b2d2      	uxtb	r2, r2
 800298a:	f042 0220 	orr.w	r2, r2, #32
 800298e:	b2d2      	uxtb	r2, r2
 8002990:	f002 021f 	and.w	r2, r2, #31
 8002994:	2101      	movs	r1, #1
 8002996:	fa01 f202 	lsl.w	r2, r1, r2
 800299a:	4013      	ands	r3, r2
 800299c:	2b00      	cmp	r3, #0
 800299e:	d082      	beq.n	80028a6 <HAL_RCC_OscConfig+0xdce>
 80029a0:	e0cf      	b.n	8002b42 <HAL_RCC_OscConfig+0x106a>
 80029a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029a6:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80029aa:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80029ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029b4:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	fa93 f2a3 	rbit	r2, r3
 80029be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029c2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80029c6:	601a      	str	r2, [r3, #0]
  return result;
 80029c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029cc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80029d0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029d2:	fab3 f383 	clz	r3, r3
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80029dc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	461a      	mov	r2, r3
 80029e4:	2300      	movs	r3, #0
 80029e6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e8:	f7fe f84e 	bl	8000a88 <HAL_GetTick>
 80029ec:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029f0:	e009      	b.n	8002a06 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029f2:	f7fe f849 	bl	8000a88 <HAL_GetTick>
 80029f6:	4602      	mov	r2, r0
 80029f8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	2b02      	cmp	r3, #2
 8002a00:	d901      	bls.n	8002a06 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e09e      	b.n	8002b44 <HAL_RCC_OscConfig+0x106c>
 8002a06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a0a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002a0e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a18:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	fa93 f2a3 	rbit	r2, r3
 8002a22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a26:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002a2a:	601a      	str	r2, [r3, #0]
  return result;
 8002a2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a30:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002a34:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a36:	fab3 f383 	clz	r3, r3
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	095b      	lsrs	r3, r3, #5
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	f043 0301 	orr.w	r3, r3, #1
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d104      	bne.n	8002a54 <HAL_RCC_OscConfig+0xf7c>
 8002a4a:	4b01      	ldr	r3, [pc, #4]	@ (8002a50 <HAL_RCC_OscConfig+0xf78>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	e029      	b.n	8002aa4 <HAL_RCC_OscConfig+0xfcc>
 8002a50:	40021000 	.word	0x40021000
 8002a54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a58:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002a5c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a60:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a66:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	fa93 f2a3 	rbit	r2, r3
 8002a70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a74:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002a78:	601a      	str	r2, [r3, #0]
 8002a7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a7e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002a82:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a86:	601a      	str	r2, [r3, #0]
 8002a88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a8c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	fa93 f2a3 	rbit	r2, r3
 8002a96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a9a:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002a9e:	601a      	str	r2, [r3, #0]
 8002aa0:	4b2b      	ldr	r3, [pc, #172]	@ (8002b50 <HAL_RCC_OscConfig+0x1078>)
 8002aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aa4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002aa8:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002aac:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002ab0:	6011      	str	r1, [r2, #0]
 8002ab2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ab6:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002aba:	6812      	ldr	r2, [r2, #0]
 8002abc:	fa92 f1a2 	rbit	r1, r2
 8002ac0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ac4:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002ac8:	6011      	str	r1, [r2, #0]
  return result;
 8002aca:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ace:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002ad2:	6812      	ldr	r2, [r2, #0]
 8002ad4:	fab2 f282 	clz	r2, r2
 8002ad8:	b2d2      	uxtb	r2, r2
 8002ada:	f042 0220 	orr.w	r2, r2, #32
 8002ade:	b2d2      	uxtb	r2, r2
 8002ae0:	f002 021f 	and.w	r2, r2, #31
 8002ae4:	2101      	movs	r1, #1
 8002ae6:	fa01 f202 	lsl.w	r2, r1, r2
 8002aea:	4013      	ands	r3, r2
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d180      	bne.n	80029f2 <HAL_RCC_OscConfig+0xf1a>
 8002af0:	e027      	b.n	8002b42 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002af2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002af6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	69db      	ldr	r3, [r3, #28]
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d101      	bne.n	8002b06 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e01e      	b.n	8002b44 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b06:	4b12      	ldr	r3, [pc, #72]	@ (8002b50 <HAL_RCC_OscConfig+0x1078>)
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002b0e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002b12:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002b16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b1a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	6a1b      	ldr	r3, [r3, #32]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d10b      	bne.n	8002b3e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002b26:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002b2a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002b2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b32:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d001      	beq.n	8002b42 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e000      	b.n	8002b44 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8002b42:	2300      	movs	r3, #0
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	40021000 	.word	0x40021000

08002b54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b09e      	sub	sp, #120	@ 0x78
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d101      	bne.n	8002b6c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e162      	b.n	8002e32 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b6c:	4b90      	ldr	r3, [pc, #576]	@ (8002db0 <HAL_RCC_ClockConfig+0x25c>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 0307 	and.w	r3, r3, #7
 8002b74:	683a      	ldr	r2, [r7, #0]
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d910      	bls.n	8002b9c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b7a:	4b8d      	ldr	r3, [pc, #564]	@ (8002db0 <HAL_RCC_ClockConfig+0x25c>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f023 0207 	bic.w	r2, r3, #7
 8002b82:	498b      	ldr	r1, [pc, #556]	@ (8002db0 <HAL_RCC_ClockConfig+0x25c>)
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b8a:	4b89      	ldr	r3, [pc, #548]	@ (8002db0 <HAL_RCC_ClockConfig+0x25c>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0307 	and.w	r3, r3, #7
 8002b92:	683a      	ldr	r2, [r7, #0]
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d001      	beq.n	8002b9c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e14a      	b.n	8002e32 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 0302 	and.w	r3, r3, #2
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d008      	beq.n	8002bba <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ba8:	4b82      	ldr	r3, [pc, #520]	@ (8002db4 <HAL_RCC_ClockConfig+0x260>)
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	497f      	ldr	r1, [pc, #508]	@ (8002db4 <HAL_RCC_ClockConfig+0x260>)
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0301 	and.w	r3, r3, #1
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	f000 80dc 	beq.w	8002d80 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d13c      	bne.n	8002c4a <HAL_RCC_ClockConfig+0xf6>
 8002bd0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002bd4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002bd8:	fa93 f3a3 	rbit	r3, r3
 8002bdc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002bde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002be0:	fab3 f383 	clz	r3, r3
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	095b      	lsrs	r3, r3, #5
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	f043 0301 	orr.w	r3, r3, #1
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d102      	bne.n	8002bfa <HAL_RCC_ClockConfig+0xa6>
 8002bf4:	4b6f      	ldr	r3, [pc, #444]	@ (8002db4 <HAL_RCC_ClockConfig+0x260>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	e00f      	b.n	8002c1a <HAL_RCC_ClockConfig+0xc6>
 8002bfa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002bfe:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c02:	fa93 f3a3 	rbit	r3, r3
 8002c06:	667b      	str	r3, [r7, #100]	@ 0x64
 8002c08:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c0c:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c10:	fa93 f3a3 	rbit	r3, r3
 8002c14:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002c16:	4b67      	ldr	r3, [pc, #412]	@ (8002db4 <HAL_RCC_ClockConfig+0x260>)
 8002c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c1a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002c1e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002c20:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002c22:	fa92 f2a2 	rbit	r2, r2
 8002c26:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002c28:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002c2a:	fab2 f282 	clz	r2, r2
 8002c2e:	b2d2      	uxtb	r2, r2
 8002c30:	f042 0220 	orr.w	r2, r2, #32
 8002c34:	b2d2      	uxtb	r2, r2
 8002c36:	f002 021f 	and.w	r2, r2, #31
 8002c3a:	2101      	movs	r1, #1
 8002c3c:	fa01 f202 	lsl.w	r2, r1, r2
 8002c40:	4013      	ands	r3, r2
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d17b      	bne.n	8002d3e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e0f3      	b.n	8002e32 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d13c      	bne.n	8002ccc <HAL_RCC_ClockConfig+0x178>
 8002c52:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c56:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c5a:	fa93 f3a3 	rbit	r3, r3
 8002c5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002c60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c62:	fab3 f383 	clz	r3, r3
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	095b      	lsrs	r3, r3, #5
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	f043 0301 	orr.w	r3, r3, #1
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d102      	bne.n	8002c7c <HAL_RCC_ClockConfig+0x128>
 8002c76:	4b4f      	ldr	r3, [pc, #316]	@ (8002db4 <HAL_RCC_ClockConfig+0x260>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	e00f      	b.n	8002c9c <HAL_RCC_ClockConfig+0x148>
 8002c7c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c80:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c84:	fa93 f3a3 	rbit	r3, r3
 8002c88:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c8a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c8e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002c90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c92:	fa93 f3a3 	rbit	r3, r3
 8002c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c98:	4b46      	ldr	r3, [pc, #280]	@ (8002db4 <HAL_RCC_ClockConfig+0x260>)
 8002c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ca0:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002ca2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002ca4:	fa92 f2a2 	rbit	r2, r2
 8002ca8:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002caa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002cac:	fab2 f282 	clz	r2, r2
 8002cb0:	b2d2      	uxtb	r2, r2
 8002cb2:	f042 0220 	orr.w	r2, r2, #32
 8002cb6:	b2d2      	uxtb	r2, r2
 8002cb8:	f002 021f 	and.w	r2, r2, #31
 8002cbc:	2101      	movs	r1, #1
 8002cbe:	fa01 f202 	lsl.w	r2, r1, r2
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d13a      	bne.n	8002d3e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e0b2      	b.n	8002e32 <HAL_RCC_ClockConfig+0x2de>
 8002ccc:	2302      	movs	r3, #2
 8002cce:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cd2:	fa93 f3a3 	rbit	r3, r3
 8002cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002cd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cda:	fab3 f383 	clz	r3, r3
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	095b      	lsrs	r3, r3, #5
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	f043 0301 	orr.w	r3, r3, #1
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d102      	bne.n	8002cf4 <HAL_RCC_ClockConfig+0x1a0>
 8002cee:	4b31      	ldr	r3, [pc, #196]	@ (8002db4 <HAL_RCC_ClockConfig+0x260>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	e00d      	b.n	8002d10 <HAL_RCC_ClockConfig+0x1bc>
 8002cf4:	2302      	movs	r3, #2
 8002cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cfa:	fa93 f3a3 	rbit	r3, r3
 8002cfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d00:	2302      	movs	r3, #2
 8002d02:	623b      	str	r3, [r7, #32]
 8002d04:	6a3b      	ldr	r3, [r7, #32]
 8002d06:	fa93 f3a3 	rbit	r3, r3
 8002d0a:	61fb      	str	r3, [r7, #28]
 8002d0c:	4b29      	ldr	r3, [pc, #164]	@ (8002db4 <HAL_RCC_ClockConfig+0x260>)
 8002d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d10:	2202      	movs	r2, #2
 8002d12:	61ba      	str	r2, [r7, #24]
 8002d14:	69ba      	ldr	r2, [r7, #24]
 8002d16:	fa92 f2a2 	rbit	r2, r2
 8002d1a:	617a      	str	r2, [r7, #20]
  return result;
 8002d1c:	697a      	ldr	r2, [r7, #20]
 8002d1e:	fab2 f282 	clz	r2, r2
 8002d22:	b2d2      	uxtb	r2, r2
 8002d24:	f042 0220 	orr.w	r2, r2, #32
 8002d28:	b2d2      	uxtb	r2, r2
 8002d2a:	f002 021f 	and.w	r2, r2, #31
 8002d2e:	2101      	movs	r1, #1
 8002d30:	fa01 f202 	lsl.w	r2, r1, r2
 8002d34:	4013      	ands	r3, r2
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d101      	bne.n	8002d3e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e079      	b.n	8002e32 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d3e:	4b1d      	ldr	r3, [pc, #116]	@ (8002db4 <HAL_RCC_ClockConfig+0x260>)
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	f023 0203 	bic.w	r2, r3, #3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	491a      	ldr	r1, [pc, #104]	@ (8002db4 <HAL_RCC_ClockConfig+0x260>)
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d50:	f7fd fe9a 	bl	8000a88 <HAL_GetTick>
 8002d54:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d56:	e00a      	b.n	8002d6e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d58:	f7fd fe96 	bl	8000a88 <HAL_GetTick>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d901      	bls.n	8002d6e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e061      	b.n	8002e32 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d6e:	4b11      	ldr	r3, [pc, #68]	@ (8002db4 <HAL_RCC_ClockConfig+0x260>)
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	f003 020c 	and.w	r2, r3, #12
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d1eb      	bne.n	8002d58 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d80:	4b0b      	ldr	r3, [pc, #44]	@ (8002db0 <HAL_RCC_ClockConfig+0x25c>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0307 	and.w	r3, r3, #7
 8002d88:	683a      	ldr	r2, [r7, #0]
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	d214      	bcs.n	8002db8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d8e:	4b08      	ldr	r3, [pc, #32]	@ (8002db0 <HAL_RCC_ClockConfig+0x25c>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f023 0207 	bic.w	r2, r3, #7
 8002d96:	4906      	ldr	r1, [pc, #24]	@ (8002db0 <HAL_RCC_ClockConfig+0x25c>)
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d9e:	4b04      	ldr	r3, [pc, #16]	@ (8002db0 <HAL_RCC_ClockConfig+0x25c>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 0307 	and.w	r3, r3, #7
 8002da6:	683a      	ldr	r2, [r7, #0]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d005      	beq.n	8002db8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e040      	b.n	8002e32 <HAL_RCC_ClockConfig+0x2de>
 8002db0:	40022000 	.word	0x40022000
 8002db4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f003 0304 	and.w	r3, r3, #4
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d008      	beq.n	8002dd6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002dc4:	4b1d      	ldr	r3, [pc, #116]	@ (8002e3c <HAL_RCC_ClockConfig+0x2e8>)
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	491a      	ldr	r1, [pc, #104]	@ (8002e3c <HAL_RCC_ClockConfig+0x2e8>)
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0308 	and.w	r3, r3, #8
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d009      	beq.n	8002df6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002de2:	4b16      	ldr	r3, [pc, #88]	@ (8002e3c <HAL_RCC_ClockConfig+0x2e8>)
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	00db      	lsls	r3, r3, #3
 8002df0:	4912      	ldr	r1, [pc, #72]	@ (8002e3c <HAL_RCC_ClockConfig+0x2e8>)
 8002df2:	4313      	orrs	r3, r2
 8002df4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002df6:	f000 f829 	bl	8002e4c <HAL_RCC_GetSysClockFreq>
 8002dfa:	4601      	mov	r1, r0
 8002dfc:	4b0f      	ldr	r3, [pc, #60]	@ (8002e3c <HAL_RCC_ClockConfig+0x2e8>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e04:	22f0      	movs	r2, #240	@ 0xf0
 8002e06:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e08:	693a      	ldr	r2, [r7, #16]
 8002e0a:	fa92 f2a2 	rbit	r2, r2
 8002e0e:	60fa      	str	r2, [r7, #12]
  return result;
 8002e10:	68fa      	ldr	r2, [r7, #12]
 8002e12:	fab2 f282 	clz	r2, r2
 8002e16:	b2d2      	uxtb	r2, r2
 8002e18:	40d3      	lsrs	r3, r2
 8002e1a:	4a09      	ldr	r2, [pc, #36]	@ (8002e40 <HAL_RCC_ClockConfig+0x2ec>)
 8002e1c:	5cd3      	ldrb	r3, [r2, r3]
 8002e1e:	fa21 f303 	lsr.w	r3, r1, r3
 8002e22:	4a08      	ldr	r2, [pc, #32]	@ (8002e44 <HAL_RCC_ClockConfig+0x2f0>)
 8002e24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002e26:	4b08      	ldr	r3, [pc, #32]	@ (8002e48 <HAL_RCC_ClockConfig+0x2f4>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f7fd fde8 	bl	8000a00 <HAL_InitTick>
  
  return HAL_OK;
 8002e30:	2300      	movs	r3, #0
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3778      	adds	r7, #120	@ 0x78
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	40021000 	.word	0x40021000
 8002e40:	08004924 	.word	0x08004924
 8002e44:	20000000 	.word	0x20000000
 8002e48:	20000004 	.word	0x20000004

08002e4c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b087      	sub	sp, #28
 8002e50:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e52:	2300      	movs	r3, #0
 8002e54:	60fb      	str	r3, [r7, #12]
 8002e56:	2300      	movs	r3, #0
 8002e58:	60bb      	str	r3, [r7, #8]
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	617b      	str	r3, [r7, #20]
 8002e5e:	2300      	movs	r3, #0
 8002e60:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002e62:	2300      	movs	r3, #0
 8002e64:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002e66:	4b1e      	ldr	r3, [pc, #120]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	f003 030c 	and.w	r3, r3, #12
 8002e72:	2b04      	cmp	r3, #4
 8002e74:	d002      	beq.n	8002e7c <HAL_RCC_GetSysClockFreq+0x30>
 8002e76:	2b08      	cmp	r3, #8
 8002e78:	d003      	beq.n	8002e82 <HAL_RCC_GetSysClockFreq+0x36>
 8002e7a:	e026      	b.n	8002eca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e7c:	4b19      	ldr	r3, [pc, #100]	@ (8002ee4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e7e:	613b      	str	r3, [r7, #16]
      break;
 8002e80:	e026      	b.n	8002ed0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	0c9b      	lsrs	r3, r3, #18
 8002e86:	f003 030f 	and.w	r3, r3, #15
 8002e8a:	4a17      	ldr	r2, [pc, #92]	@ (8002ee8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002e8c:	5cd3      	ldrb	r3, [r2, r3]
 8002e8e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002e90:	4b13      	ldr	r3, [pc, #76]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e94:	f003 030f 	and.w	r3, r3, #15
 8002e98:	4a14      	ldr	r2, [pc, #80]	@ (8002eec <HAL_RCC_GetSysClockFreq+0xa0>)
 8002e9a:	5cd3      	ldrb	r3, [r2, r3]
 8002e9c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d008      	beq.n	8002eba <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002ea8:	4a0e      	ldr	r2, [pc, #56]	@ (8002ee4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	fbb2 f2f3 	udiv	r2, r2, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	fb02 f303 	mul.w	r3, r2, r3
 8002eb6:	617b      	str	r3, [r7, #20]
 8002eb8:	e004      	b.n	8002ec4 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4a0c      	ldr	r2, [pc, #48]	@ (8002ef0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002ebe:	fb02 f303 	mul.w	r3, r2, r3
 8002ec2:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	613b      	str	r3, [r7, #16]
      break;
 8002ec8:	e002      	b.n	8002ed0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002eca:	4b06      	ldr	r3, [pc, #24]	@ (8002ee4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ecc:	613b      	str	r3, [r7, #16]
      break;
 8002ece:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ed0:	693b      	ldr	r3, [r7, #16]
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	371c      	adds	r7, #28
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	40021000 	.word	0x40021000
 8002ee4:	007a1200 	.word	0x007a1200
 8002ee8:	0800493c 	.word	0x0800493c
 8002eec:	0800494c 	.word	0x0800494c
 8002ef0:	003d0900 	.word	0x003d0900

08002ef4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ef8:	4b03      	ldr	r3, [pc, #12]	@ (8002f08 <HAL_RCC_GetHCLKFreq+0x14>)
 8002efa:	681b      	ldr	r3, [r3, #0]
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	20000000 	.word	0x20000000

08002f0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002f12:	f7ff ffef 	bl	8002ef4 <HAL_RCC_GetHCLKFreq>
 8002f16:	4601      	mov	r1, r0
 8002f18:	4b0b      	ldr	r3, [pc, #44]	@ (8002f48 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002f20:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002f24:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	fa92 f2a2 	rbit	r2, r2
 8002f2c:	603a      	str	r2, [r7, #0]
  return result;
 8002f2e:	683a      	ldr	r2, [r7, #0]
 8002f30:	fab2 f282 	clz	r2, r2
 8002f34:	b2d2      	uxtb	r2, r2
 8002f36:	40d3      	lsrs	r3, r2
 8002f38:	4a04      	ldr	r2, [pc, #16]	@ (8002f4c <HAL_RCC_GetPCLK1Freq+0x40>)
 8002f3a:	5cd3      	ldrb	r3, [r2, r3]
 8002f3c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002f40:	4618      	mov	r0, r3
 8002f42:	3708      	adds	r7, #8
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	40021000 	.word	0x40021000
 8002f4c:	08004934 	.word	0x08004934

08002f50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002f56:	f7ff ffcd 	bl	8002ef4 <HAL_RCC_GetHCLKFreq>
 8002f5a:	4601      	mov	r1, r0
 8002f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f8c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002f64:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002f68:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	fa92 f2a2 	rbit	r2, r2
 8002f70:	603a      	str	r2, [r7, #0]
  return result;
 8002f72:	683a      	ldr	r2, [r7, #0]
 8002f74:	fab2 f282 	clz	r2, r2
 8002f78:	b2d2      	uxtb	r2, r2
 8002f7a:	40d3      	lsrs	r3, r2
 8002f7c:	4a04      	ldr	r2, [pc, #16]	@ (8002f90 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002f7e:	5cd3      	ldrb	r3, [r2, r3]
 8002f80:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002f84:	4618      	mov	r0, r3
 8002f86:	3708      	adds	r7, #8
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	40021000 	.word	0x40021000
 8002f90:	08004934 	.word	0x08004934

08002f94 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d101      	bne.n	8002fa6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e040      	b.n	8003028 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d106      	bne.n	8002fbc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	f7fd fbc2 	bl	8000740 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2224      	movs	r2, #36	@ 0x24
 8002fc0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f022 0201 	bic.w	r2, r2, #1
 8002fd0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d002      	beq.n	8002fe0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f000 f9e8 	bl	80033b0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	f000 f8af 	bl	8003144 <UART_SetConfig>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d101      	bne.n	8002ff0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e01b      	b.n	8003028 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	685a      	ldr	r2, [r3, #4]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002ffe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	689a      	ldr	r2, [r3, #8]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800300e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f042 0201 	orr.w	r2, r2, #1
 800301e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f000 fa67 	bl	80034f4 <UART_CheckIdleState>
 8003026:	4603      	mov	r3, r0
}
 8003028:	4618      	mov	r0, r3
 800302a:	3708      	adds	r7, #8
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}

08003030 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b08a      	sub	sp, #40	@ 0x28
 8003034:	af02      	add	r7, sp, #8
 8003036:	60f8      	str	r0, [r7, #12]
 8003038:	60b9      	str	r1, [r7, #8]
 800303a:	603b      	str	r3, [r7, #0]
 800303c:	4613      	mov	r3, r2
 800303e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003044:	2b20      	cmp	r3, #32
 8003046:	d177      	bne.n	8003138 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d002      	beq.n	8003054 <HAL_UART_Transmit+0x24>
 800304e:	88fb      	ldrh	r3, [r7, #6]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d101      	bne.n	8003058 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e070      	b.n	800313a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2200      	movs	r2, #0
 800305c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2221      	movs	r2, #33	@ 0x21
 8003064:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003066:	f7fd fd0f 	bl	8000a88 <HAL_GetTick>
 800306a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	88fa      	ldrh	r2, [r7, #6]
 8003070:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	88fa      	ldrh	r2, [r7, #6]
 8003078:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003084:	d108      	bne.n	8003098 <HAL_UART_Transmit+0x68>
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	691b      	ldr	r3, [r3, #16]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d104      	bne.n	8003098 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800308e:	2300      	movs	r3, #0
 8003090:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	61bb      	str	r3, [r7, #24]
 8003096:	e003      	b.n	80030a0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800309c:	2300      	movs	r3, #0
 800309e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80030a0:	e02f      	b.n	8003102 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	9300      	str	r3, [sp, #0]
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	2200      	movs	r2, #0
 80030aa:	2180      	movs	r1, #128	@ 0x80
 80030ac:	68f8      	ldr	r0, [r7, #12]
 80030ae:	f000 fac9 	bl	8003644 <UART_WaitOnFlagUntilTimeout>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d004      	beq.n	80030c2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2220      	movs	r2, #32
 80030bc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80030be:	2303      	movs	r3, #3
 80030c0:	e03b      	b.n	800313a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80030c2:	69fb      	ldr	r3, [r7, #28]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d10b      	bne.n	80030e0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80030c8:	69bb      	ldr	r3, [r7, #24]
 80030ca:	881a      	ldrh	r2, [r3, #0]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030d4:	b292      	uxth	r2, r2
 80030d6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80030d8:	69bb      	ldr	r3, [r7, #24]
 80030da:	3302      	adds	r3, #2
 80030dc:	61bb      	str	r3, [r7, #24]
 80030de:	e007      	b.n	80030f0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	781a      	ldrb	r2, [r3, #0]
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	3301      	adds	r3, #1
 80030ee:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	3b01      	subs	r3, #1
 80030fa:	b29a      	uxth	r2, r3
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003108:	b29b      	uxth	r3, r3
 800310a:	2b00      	cmp	r3, #0
 800310c:	d1c9      	bne.n	80030a2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	9300      	str	r3, [sp, #0]
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	2200      	movs	r2, #0
 8003116:	2140      	movs	r1, #64	@ 0x40
 8003118:	68f8      	ldr	r0, [r7, #12]
 800311a:	f000 fa93 	bl	8003644 <UART_WaitOnFlagUntilTimeout>
 800311e:	4603      	mov	r3, r0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d004      	beq.n	800312e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2220      	movs	r2, #32
 8003128:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e005      	b.n	800313a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2220      	movs	r2, #32
 8003132:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003134:	2300      	movs	r3, #0
 8003136:	e000      	b.n	800313a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003138:	2302      	movs	r3, #2
  }
}
 800313a:	4618      	mov	r0, r3
 800313c:	3720      	adds	r7, #32
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
	...

08003144 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b088      	sub	sp, #32
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800314c:	2300      	movs	r3, #0
 800314e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	689a      	ldr	r2, [r3, #8]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	691b      	ldr	r3, [r3, #16]
 8003158:	431a      	orrs	r2, r3
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	695b      	ldr	r3, [r3, #20]
 800315e:	431a      	orrs	r2, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	69db      	ldr	r3, [r3, #28]
 8003164:	4313      	orrs	r3, r2
 8003166:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	4b8a      	ldr	r3, [pc, #552]	@ (8003398 <UART_SetConfig+0x254>)
 8003170:	4013      	ands	r3, r2
 8003172:	687a      	ldr	r2, [r7, #4]
 8003174:	6812      	ldr	r2, [r2, #0]
 8003176:	6979      	ldr	r1, [r7, #20]
 8003178:	430b      	orrs	r3, r1
 800317a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	68da      	ldr	r2, [r3, #12]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	430a      	orrs	r2, r1
 8003190:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	699b      	ldr	r3, [r3, #24]
 8003196:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a1b      	ldr	r3, [r3, #32]
 800319c:	697a      	ldr	r2, [r7, #20]
 800319e:	4313      	orrs	r3, r2
 80031a0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	697a      	ldr	r2, [r7, #20]
 80031b2:	430a      	orrs	r2, r1
 80031b4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a78      	ldr	r2, [pc, #480]	@ (800339c <UART_SetConfig+0x258>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d120      	bne.n	8003202 <UART_SetConfig+0xbe>
 80031c0:	4b77      	ldr	r3, [pc, #476]	@ (80033a0 <UART_SetConfig+0x25c>)
 80031c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031c4:	f003 0303 	and.w	r3, r3, #3
 80031c8:	2b03      	cmp	r3, #3
 80031ca:	d817      	bhi.n	80031fc <UART_SetConfig+0xb8>
 80031cc:	a201      	add	r2, pc, #4	@ (adr r2, 80031d4 <UART_SetConfig+0x90>)
 80031ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d2:	bf00      	nop
 80031d4:	080031e5 	.word	0x080031e5
 80031d8:	080031f1 	.word	0x080031f1
 80031dc:	080031f7 	.word	0x080031f7
 80031e0:	080031eb 	.word	0x080031eb
 80031e4:	2300      	movs	r3, #0
 80031e6:	77fb      	strb	r3, [r7, #31]
 80031e8:	e01d      	b.n	8003226 <UART_SetConfig+0xe2>
 80031ea:	2302      	movs	r3, #2
 80031ec:	77fb      	strb	r3, [r7, #31]
 80031ee:	e01a      	b.n	8003226 <UART_SetConfig+0xe2>
 80031f0:	2304      	movs	r3, #4
 80031f2:	77fb      	strb	r3, [r7, #31]
 80031f4:	e017      	b.n	8003226 <UART_SetConfig+0xe2>
 80031f6:	2308      	movs	r3, #8
 80031f8:	77fb      	strb	r3, [r7, #31]
 80031fa:	e014      	b.n	8003226 <UART_SetConfig+0xe2>
 80031fc:	2310      	movs	r3, #16
 80031fe:	77fb      	strb	r3, [r7, #31]
 8003200:	e011      	b.n	8003226 <UART_SetConfig+0xe2>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a67      	ldr	r2, [pc, #412]	@ (80033a4 <UART_SetConfig+0x260>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d102      	bne.n	8003212 <UART_SetConfig+0xce>
 800320c:	2300      	movs	r3, #0
 800320e:	77fb      	strb	r3, [r7, #31]
 8003210:	e009      	b.n	8003226 <UART_SetConfig+0xe2>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a64      	ldr	r2, [pc, #400]	@ (80033a8 <UART_SetConfig+0x264>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d102      	bne.n	8003222 <UART_SetConfig+0xde>
 800321c:	2300      	movs	r3, #0
 800321e:	77fb      	strb	r3, [r7, #31]
 8003220:	e001      	b.n	8003226 <UART_SetConfig+0xe2>
 8003222:	2310      	movs	r3, #16
 8003224:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	69db      	ldr	r3, [r3, #28]
 800322a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800322e:	d15a      	bne.n	80032e6 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8003230:	7ffb      	ldrb	r3, [r7, #31]
 8003232:	2b08      	cmp	r3, #8
 8003234:	d827      	bhi.n	8003286 <UART_SetConfig+0x142>
 8003236:	a201      	add	r2, pc, #4	@ (adr r2, 800323c <UART_SetConfig+0xf8>)
 8003238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800323c:	08003261 	.word	0x08003261
 8003240:	08003269 	.word	0x08003269
 8003244:	08003271 	.word	0x08003271
 8003248:	08003287 	.word	0x08003287
 800324c:	08003277 	.word	0x08003277
 8003250:	08003287 	.word	0x08003287
 8003254:	08003287 	.word	0x08003287
 8003258:	08003287 	.word	0x08003287
 800325c:	0800327f 	.word	0x0800327f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003260:	f7ff fe54 	bl	8002f0c <HAL_RCC_GetPCLK1Freq>
 8003264:	61b8      	str	r0, [r7, #24]
        break;
 8003266:	e013      	b.n	8003290 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003268:	f7ff fe72 	bl	8002f50 <HAL_RCC_GetPCLK2Freq>
 800326c:	61b8      	str	r0, [r7, #24]
        break;
 800326e:	e00f      	b.n	8003290 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003270:	4b4e      	ldr	r3, [pc, #312]	@ (80033ac <UART_SetConfig+0x268>)
 8003272:	61bb      	str	r3, [r7, #24]
        break;
 8003274:	e00c      	b.n	8003290 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003276:	f7ff fde9 	bl	8002e4c <HAL_RCC_GetSysClockFreq>
 800327a:	61b8      	str	r0, [r7, #24]
        break;
 800327c:	e008      	b.n	8003290 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800327e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003282:	61bb      	str	r3, [r7, #24]
        break;
 8003284:	e004      	b.n	8003290 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8003286:	2300      	movs	r3, #0
 8003288:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	77bb      	strb	r3, [r7, #30]
        break;
 800328e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003290:	69bb      	ldr	r3, [r7, #24]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d074      	beq.n	8003380 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	005a      	lsls	r2, r3, #1
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	085b      	lsrs	r3, r3, #1
 80032a0:	441a      	add	r2, r3
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80032aa:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	2b0f      	cmp	r3, #15
 80032b0:	d916      	bls.n	80032e0 <UART_SetConfig+0x19c>
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032b8:	d212      	bcs.n	80032e0 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	b29b      	uxth	r3, r3
 80032be:	f023 030f 	bic.w	r3, r3, #15
 80032c2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	085b      	lsrs	r3, r3, #1
 80032c8:	b29b      	uxth	r3, r3
 80032ca:	f003 0307 	and.w	r3, r3, #7
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	89fb      	ldrh	r3, [r7, #14]
 80032d2:	4313      	orrs	r3, r2
 80032d4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	89fa      	ldrh	r2, [r7, #14]
 80032dc:	60da      	str	r2, [r3, #12]
 80032de:	e04f      	b.n	8003380 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	77bb      	strb	r3, [r7, #30]
 80032e4:	e04c      	b.n	8003380 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80032e6:	7ffb      	ldrb	r3, [r7, #31]
 80032e8:	2b08      	cmp	r3, #8
 80032ea:	d828      	bhi.n	800333e <UART_SetConfig+0x1fa>
 80032ec:	a201      	add	r2, pc, #4	@ (adr r2, 80032f4 <UART_SetConfig+0x1b0>)
 80032ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032f2:	bf00      	nop
 80032f4:	08003319 	.word	0x08003319
 80032f8:	08003321 	.word	0x08003321
 80032fc:	08003329 	.word	0x08003329
 8003300:	0800333f 	.word	0x0800333f
 8003304:	0800332f 	.word	0x0800332f
 8003308:	0800333f 	.word	0x0800333f
 800330c:	0800333f 	.word	0x0800333f
 8003310:	0800333f 	.word	0x0800333f
 8003314:	08003337 	.word	0x08003337
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003318:	f7ff fdf8 	bl	8002f0c <HAL_RCC_GetPCLK1Freq>
 800331c:	61b8      	str	r0, [r7, #24]
        break;
 800331e:	e013      	b.n	8003348 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003320:	f7ff fe16 	bl	8002f50 <HAL_RCC_GetPCLK2Freq>
 8003324:	61b8      	str	r0, [r7, #24]
        break;
 8003326:	e00f      	b.n	8003348 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003328:	4b20      	ldr	r3, [pc, #128]	@ (80033ac <UART_SetConfig+0x268>)
 800332a:	61bb      	str	r3, [r7, #24]
        break;
 800332c:	e00c      	b.n	8003348 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800332e:	f7ff fd8d 	bl	8002e4c <HAL_RCC_GetSysClockFreq>
 8003332:	61b8      	str	r0, [r7, #24]
        break;
 8003334:	e008      	b.n	8003348 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003336:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800333a:	61bb      	str	r3, [r7, #24]
        break;
 800333c:	e004      	b.n	8003348 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800333e:	2300      	movs	r3, #0
 8003340:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	77bb      	strb	r3, [r7, #30]
        break;
 8003346:	bf00      	nop
    }

    if (pclk != 0U)
 8003348:	69bb      	ldr	r3, [r7, #24]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d018      	beq.n	8003380 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	085a      	lsrs	r2, r3, #1
 8003354:	69bb      	ldr	r3, [r7, #24]
 8003356:	441a      	add	r2, r3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003360:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	2b0f      	cmp	r3, #15
 8003366:	d909      	bls.n	800337c <UART_SetConfig+0x238>
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800336e:	d205      	bcs.n	800337c <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	b29a      	uxth	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	60da      	str	r2, [r3, #12]
 800337a:	e001      	b.n	8003380 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2200      	movs	r2, #0
 8003384:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800338c:	7fbb      	ldrb	r3, [r7, #30]
}
 800338e:	4618      	mov	r0, r3
 8003390:	3720      	adds	r7, #32
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	efff69f3 	.word	0xefff69f3
 800339c:	40013800 	.word	0x40013800
 80033a0:	40021000 	.word	0x40021000
 80033a4:	40004400 	.word	0x40004400
 80033a8:	40004800 	.word	0x40004800
 80033ac:	007a1200 	.word	0x007a1200

080033b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033bc:	f003 0308 	and.w	r3, r3, #8
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d00a      	beq.n	80033da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	430a      	orrs	r2, r1
 80033d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033de:	f003 0301 	and.w	r3, r3, #1
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d00a      	beq.n	80033fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	430a      	orrs	r2, r1
 80033fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003400:	f003 0302 	and.w	r3, r3, #2
 8003404:	2b00      	cmp	r3, #0
 8003406:	d00a      	beq.n	800341e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	430a      	orrs	r2, r1
 800341c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003422:	f003 0304 	and.w	r3, r3, #4
 8003426:	2b00      	cmp	r3, #0
 8003428:	d00a      	beq.n	8003440 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	430a      	orrs	r2, r1
 800343e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003444:	f003 0310 	and.w	r3, r3, #16
 8003448:	2b00      	cmp	r3, #0
 800344a:	d00a      	beq.n	8003462 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	430a      	orrs	r2, r1
 8003460:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003466:	f003 0320 	and.w	r3, r3, #32
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00a      	beq.n	8003484 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	430a      	orrs	r2, r1
 8003482:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003488:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800348c:	2b00      	cmp	r3, #0
 800348e:	d01a      	beq.n	80034c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	430a      	orrs	r2, r1
 80034a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034ae:	d10a      	bne.n	80034c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	430a      	orrs	r2, r1
 80034c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d00a      	beq.n	80034e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	430a      	orrs	r2, r1
 80034e6:	605a      	str	r2, [r3, #4]
  }
}
 80034e8:	bf00      	nop
 80034ea:	370c      	adds	r7, #12
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr

080034f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b098      	sub	sp, #96	@ 0x60
 80034f8:	af02      	add	r7, sp, #8
 80034fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2200      	movs	r2, #0
 8003500:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003504:	f7fd fac0 	bl	8000a88 <HAL_GetTick>
 8003508:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0308 	and.w	r3, r3, #8
 8003514:	2b08      	cmp	r3, #8
 8003516:	d12e      	bne.n	8003576 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003518:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800351c:	9300      	str	r3, [sp, #0]
 800351e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003520:	2200      	movs	r2, #0
 8003522:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f000 f88c 	bl	8003644 <UART_WaitOnFlagUntilTimeout>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d021      	beq.n	8003576 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800353a:	e853 3f00 	ldrex	r3, [r3]
 800353e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003540:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003542:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003546:	653b      	str	r3, [r7, #80]	@ 0x50
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	461a      	mov	r2, r3
 800354e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003550:	647b      	str	r3, [r7, #68]	@ 0x44
 8003552:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003554:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003556:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003558:	e841 2300 	strex	r3, r2, [r1]
 800355c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800355e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003560:	2b00      	cmp	r3, #0
 8003562:	d1e6      	bne.n	8003532 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2220      	movs	r2, #32
 8003568:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2200      	movs	r2, #0
 800356e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e062      	b.n	800363c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0304 	and.w	r3, r3, #4
 8003580:	2b04      	cmp	r3, #4
 8003582:	d149      	bne.n	8003618 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003584:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003588:	9300      	str	r3, [sp, #0]
 800358a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800358c:	2200      	movs	r2, #0
 800358e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f000 f856 	bl	8003644 <UART_WaitOnFlagUntilTimeout>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d03c      	beq.n	8003618 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a6:	e853 3f00 	ldrex	r3, [r3]
 80035aa:	623b      	str	r3, [r7, #32]
   return(result);
 80035ac:	6a3b      	ldr	r3, [r7, #32]
 80035ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80035b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	461a      	mov	r2, r3
 80035ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80035be:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80035c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035c4:	e841 2300 	strex	r3, r2, [r1]
 80035c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80035ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d1e6      	bne.n	800359e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	3308      	adds	r3, #8
 80035d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	e853 3f00 	ldrex	r3, [r3]
 80035de:	60fb      	str	r3, [r7, #12]
   return(result);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f023 0301 	bic.w	r3, r3, #1
 80035e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	3308      	adds	r3, #8
 80035ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80035f0:	61fa      	str	r2, [r7, #28]
 80035f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035f4:	69b9      	ldr	r1, [r7, #24]
 80035f6:	69fa      	ldr	r2, [r7, #28]
 80035f8:	e841 2300 	strex	r3, r2, [r1]
 80035fc:	617b      	str	r3, [r7, #20]
   return(result);
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d1e5      	bne.n	80035d0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2220      	movs	r2, #32
 8003608:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2200      	movs	r2, #0
 8003610:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003614:	2303      	movs	r3, #3
 8003616:	e011      	b.n	800363c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2220      	movs	r2, #32
 800361c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2220      	movs	r2, #32
 8003622:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800363a:	2300      	movs	r3, #0
}
 800363c:	4618      	mov	r0, r3
 800363e:	3758      	adds	r7, #88	@ 0x58
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}

08003644 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b084      	sub	sp, #16
 8003648:	af00      	add	r7, sp, #0
 800364a:	60f8      	str	r0, [r7, #12]
 800364c:	60b9      	str	r1, [r7, #8]
 800364e:	603b      	str	r3, [r7, #0]
 8003650:	4613      	mov	r3, r2
 8003652:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003654:	e04f      	b.n	80036f6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003656:	69bb      	ldr	r3, [r7, #24]
 8003658:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800365c:	d04b      	beq.n	80036f6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800365e:	f7fd fa13 	bl	8000a88 <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	69ba      	ldr	r2, [r7, #24]
 800366a:	429a      	cmp	r2, r3
 800366c:	d302      	bcc.n	8003674 <UART_WaitOnFlagUntilTimeout+0x30>
 800366e:	69bb      	ldr	r3, [r7, #24]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d101      	bne.n	8003678 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003674:	2303      	movs	r3, #3
 8003676:	e04e      	b.n	8003716 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 0304 	and.w	r3, r3, #4
 8003682:	2b00      	cmp	r3, #0
 8003684:	d037      	beq.n	80036f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	2b80      	cmp	r3, #128	@ 0x80
 800368a:	d034      	beq.n	80036f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	2b40      	cmp	r3, #64	@ 0x40
 8003690:	d031      	beq.n	80036f6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	69db      	ldr	r3, [r3, #28]
 8003698:	f003 0308 	and.w	r3, r3, #8
 800369c:	2b08      	cmp	r3, #8
 800369e:	d110      	bne.n	80036c2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	2208      	movs	r2, #8
 80036a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036a8:	68f8      	ldr	r0, [r7, #12]
 80036aa:	f000 f838 	bl	800371e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2208      	movs	r2, #8
 80036b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2200      	movs	r2, #0
 80036ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e029      	b.n	8003716 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	69db      	ldr	r3, [r3, #28]
 80036c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036d0:	d111      	bne.n	80036f6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80036da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036dc:	68f8      	ldr	r0, [r7, #12]
 80036de:	f000 f81e 	bl	800371e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2220      	movs	r2, #32
 80036e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2200      	movs	r2, #0
 80036ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e00f      	b.n	8003716 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	69da      	ldr	r2, [r3, #28]
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	4013      	ands	r3, r2
 8003700:	68ba      	ldr	r2, [r7, #8]
 8003702:	429a      	cmp	r2, r3
 8003704:	bf0c      	ite	eq
 8003706:	2301      	moveq	r3, #1
 8003708:	2300      	movne	r3, #0
 800370a:	b2db      	uxtb	r3, r3
 800370c:	461a      	mov	r2, r3
 800370e:	79fb      	ldrb	r3, [r7, #7]
 8003710:	429a      	cmp	r2, r3
 8003712:	d0a0      	beq.n	8003656 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003714:	2300      	movs	r3, #0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3710      	adds	r7, #16
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}

0800371e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800371e:	b480      	push	{r7}
 8003720:	b095      	sub	sp, #84	@ 0x54
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800372c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800372e:	e853 3f00 	ldrex	r3, [r3]
 8003732:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003736:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800373a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	461a      	mov	r2, r3
 8003742:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003744:	643b      	str	r3, [r7, #64]	@ 0x40
 8003746:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003748:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800374a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800374c:	e841 2300 	strex	r3, r2, [r1]
 8003750:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003754:	2b00      	cmp	r3, #0
 8003756:	d1e6      	bne.n	8003726 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	3308      	adds	r3, #8
 800375e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003760:	6a3b      	ldr	r3, [r7, #32]
 8003762:	e853 3f00 	ldrex	r3, [r3]
 8003766:	61fb      	str	r3, [r7, #28]
   return(result);
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	f023 0301 	bic.w	r3, r3, #1
 800376e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	3308      	adds	r3, #8
 8003776:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003778:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800377a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800377c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800377e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003780:	e841 2300 	strex	r3, r2, [r1]
 8003784:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003788:	2b00      	cmp	r3, #0
 800378a:	d1e5      	bne.n	8003758 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003790:	2b01      	cmp	r3, #1
 8003792:	d118      	bne.n	80037c6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	e853 3f00 	ldrex	r3, [r3]
 80037a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	f023 0310 	bic.w	r3, r3, #16
 80037a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	461a      	mov	r2, r3
 80037b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037b2:	61bb      	str	r3, [r7, #24]
 80037b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037b6:	6979      	ldr	r1, [r7, #20]
 80037b8:	69ba      	ldr	r2, [r7, #24]
 80037ba:	e841 2300 	strex	r3, r2, [r1]
 80037be:	613b      	str	r3, [r7, #16]
   return(result);
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d1e6      	bne.n	8003794 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2220      	movs	r2, #32
 80037ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80037da:	bf00      	nop
 80037dc:	3754      	adds	r7, #84	@ 0x54
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
	...

080037e8 <std>:
 80037e8:	2300      	movs	r3, #0
 80037ea:	b510      	push	{r4, lr}
 80037ec:	4604      	mov	r4, r0
 80037ee:	e9c0 3300 	strd	r3, r3, [r0]
 80037f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80037f6:	6083      	str	r3, [r0, #8]
 80037f8:	8181      	strh	r1, [r0, #12]
 80037fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80037fc:	81c2      	strh	r2, [r0, #14]
 80037fe:	6183      	str	r3, [r0, #24]
 8003800:	4619      	mov	r1, r3
 8003802:	2208      	movs	r2, #8
 8003804:	305c      	adds	r0, #92	@ 0x5c
 8003806:	f000 fab5 	bl	8003d74 <memset>
 800380a:	4b0d      	ldr	r3, [pc, #52]	@ (8003840 <std+0x58>)
 800380c:	6263      	str	r3, [r4, #36]	@ 0x24
 800380e:	4b0d      	ldr	r3, [pc, #52]	@ (8003844 <std+0x5c>)
 8003810:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003812:	4b0d      	ldr	r3, [pc, #52]	@ (8003848 <std+0x60>)
 8003814:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003816:	4b0d      	ldr	r3, [pc, #52]	@ (800384c <std+0x64>)
 8003818:	6323      	str	r3, [r4, #48]	@ 0x30
 800381a:	4b0d      	ldr	r3, [pc, #52]	@ (8003850 <std+0x68>)
 800381c:	6224      	str	r4, [r4, #32]
 800381e:	429c      	cmp	r4, r3
 8003820:	d006      	beq.n	8003830 <std+0x48>
 8003822:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003826:	4294      	cmp	r4, r2
 8003828:	d002      	beq.n	8003830 <std+0x48>
 800382a:	33d0      	adds	r3, #208	@ 0xd0
 800382c:	429c      	cmp	r4, r3
 800382e:	d105      	bne.n	800383c <std+0x54>
 8003830:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003834:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003838:	f000 bb14 	b.w	8003e64 <__retarget_lock_init_recursive>
 800383c:	bd10      	pop	{r4, pc}
 800383e:	bf00      	nop
 8003840:	08003bc5 	.word	0x08003bc5
 8003844:	08003be7 	.word	0x08003be7
 8003848:	08003c1f 	.word	0x08003c1f
 800384c:	08003c43 	.word	0x08003c43
 8003850:	20000190 	.word	0x20000190

08003854 <stdio_exit_handler>:
 8003854:	4a02      	ldr	r2, [pc, #8]	@ (8003860 <stdio_exit_handler+0xc>)
 8003856:	4903      	ldr	r1, [pc, #12]	@ (8003864 <stdio_exit_handler+0x10>)
 8003858:	4803      	ldr	r0, [pc, #12]	@ (8003868 <stdio_exit_handler+0x14>)
 800385a:	f000 b869 	b.w	8003930 <_fwalk_sglue>
 800385e:	bf00      	nop
 8003860:	2000000c 	.word	0x2000000c
 8003864:	08004715 	.word	0x08004715
 8003868:	2000001c 	.word	0x2000001c

0800386c <cleanup_stdio>:
 800386c:	6841      	ldr	r1, [r0, #4]
 800386e:	4b0c      	ldr	r3, [pc, #48]	@ (80038a0 <cleanup_stdio+0x34>)
 8003870:	4299      	cmp	r1, r3
 8003872:	b510      	push	{r4, lr}
 8003874:	4604      	mov	r4, r0
 8003876:	d001      	beq.n	800387c <cleanup_stdio+0x10>
 8003878:	f000 ff4c 	bl	8004714 <_fflush_r>
 800387c:	68a1      	ldr	r1, [r4, #8]
 800387e:	4b09      	ldr	r3, [pc, #36]	@ (80038a4 <cleanup_stdio+0x38>)
 8003880:	4299      	cmp	r1, r3
 8003882:	d002      	beq.n	800388a <cleanup_stdio+0x1e>
 8003884:	4620      	mov	r0, r4
 8003886:	f000 ff45 	bl	8004714 <_fflush_r>
 800388a:	68e1      	ldr	r1, [r4, #12]
 800388c:	4b06      	ldr	r3, [pc, #24]	@ (80038a8 <cleanup_stdio+0x3c>)
 800388e:	4299      	cmp	r1, r3
 8003890:	d004      	beq.n	800389c <cleanup_stdio+0x30>
 8003892:	4620      	mov	r0, r4
 8003894:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003898:	f000 bf3c 	b.w	8004714 <_fflush_r>
 800389c:	bd10      	pop	{r4, pc}
 800389e:	bf00      	nop
 80038a0:	20000190 	.word	0x20000190
 80038a4:	200001f8 	.word	0x200001f8
 80038a8:	20000260 	.word	0x20000260

080038ac <global_stdio_init.part.0>:
 80038ac:	b510      	push	{r4, lr}
 80038ae:	4b0b      	ldr	r3, [pc, #44]	@ (80038dc <global_stdio_init.part.0+0x30>)
 80038b0:	4c0b      	ldr	r4, [pc, #44]	@ (80038e0 <global_stdio_init.part.0+0x34>)
 80038b2:	4a0c      	ldr	r2, [pc, #48]	@ (80038e4 <global_stdio_init.part.0+0x38>)
 80038b4:	601a      	str	r2, [r3, #0]
 80038b6:	4620      	mov	r0, r4
 80038b8:	2200      	movs	r2, #0
 80038ba:	2104      	movs	r1, #4
 80038bc:	f7ff ff94 	bl	80037e8 <std>
 80038c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80038c4:	2201      	movs	r2, #1
 80038c6:	2109      	movs	r1, #9
 80038c8:	f7ff ff8e 	bl	80037e8 <std>
 80038cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80038d0:	2202      	movs	r2, #2
 80038d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038d6:	2112      	movs	r1, #18
 80038d8:	f7ff bf86 	b.w	80037e8 <std>
 80038dc:	200002c8 	.word	0x200002c8
 80038e0:	20000190 	.word	0x20000190
 80038e4:	08003855 	.word	0x08003855

080038e8 <__sfp_lock_acquire>:
 80038e8:	4801      	ldr	r0, [pc, #4]	@ (80038f0 <__sfp_lock_acquire+0x8>)
 80038ea:	f000 babc 	b.w	8003e66 <__retarget_lock_acquire_recursive>
 80038ee:	bf00      	nop
 80038f0:	200002d1 	.word	0x200002d1

080038f4 <__sfp_lock_release>:
 80038f4:	4801      	ldr	r0, [pc, #4]	@ (80038fc <__sfp_lock_release+0x8>)
 80038f6:	f000 bab7 	b.w	8003e68 <__retarget_lock_release_recursive>
 80038fa:	bf00      	nop
 80038fc:	200002d1 	.word	0x200002d1

08003900 <__sinit>:
 8003900:	b510      	push	{r4, lr}
 8003902:	4604      	mov	r4, r0
 8003904:	f7ff fff0 	bl	80038e8 <__sfp_lock_acquire>
 8003908:	6a23      	ldr	r3, [r4, #32]
 800390a:	b11b      	cbz	r3, 8003914 <__sinit+0x14>
 800390c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003910:	f7ff bff0 	b.w	80038f4 <__sfp_lock_release>
 8003914:	4b04      	ldr	r3, [pc, #16]	@ (8003928 <__sinit+0x28>)
 8003916:	6223      	str	r3, [r4, #32]
 8003918:	4b04      	ldr	r3, [pc, #16]	@ (800392c <__sinit+0x2c>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d1f5      	bne.n	800390c <__sinit+0xc>
 8003920:	f7ff ffc4 	bl	80038ac <global_stdio_init.part.0>
 8003924:	e7f2      	b.n	800390c <__sinit+0xc>
 8003926:	bf00      	nop
 8003928:	0800386d 	.word	0x0800386d
 800392c:	200002c8 	.word	0x200002c8

08003930 <_fwalk_sglue>:
 8003930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003934:	4607      	mov	r7, r0
 8003936:	4688      	mov	r8, r1
 8003938:	4614      	mov	r4, r2
 800393a:	2600      	movs	r6, #0
 800393c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003940:	f1b9 0901 	subs.w	r9, r9, #1
 8003944:	d505      	bpl.n	8003952 <_fwalk_sglue+0x22>
 8003946:	6824      	ldr	r4, [r4, #0]
 8003948:	2c00      	cmp	r4, #0
 800394a:	d1f7      	bne.n	800393c <_fwalk_sglue+0xc>
 800394c:	4630      	mov	r0, r6
 800394e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003952:	89ab      	ldrh	r3, [r5, #12]
 8003954:	2b01      	cmp	r3, #1
 8003956:	d907      	bls.n	8003968 <_fwalk_sglue+0x38>
 8003958:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800395c:	3301      	adds	r3, #1
 800395e:	d003      	beq.n	8003968 <_fwalk_sglue+0x38>
 8003960:	4629      	mov	r1, r5
 8003962:	4638      	mov	r0, r7
 8003964:	47c0      	blx	r8
 8003966:	4306      	orrs	r6, r0
 8003968:	3568      	adds	r5, #104	@ 0x68
 800396a:	e7e9      	b.n	8003940 <_fwalk_sglue+0x10>

0800396c <iprintf>:
 800396c:	b40f      	push	{r0, r1, r2, r3}
 800396e:	b507      	push	{r0, r1, r2, lr}
 8003970:	4906      	ldr	r1, [pc, #24]	@ (800398c <iprintf+0x20>)
 8003972:	ab04      	add	r3, sp, #16
 8003974:	6808      	ldr	r0, [r1, #0]
 8003976:	f853 2b04 	ldr.w	r2, [r3], #4
 800397a:	6881      	ldr	r1, [r0, #8]
 800397c:	9301      	str	r3, [sp, #4]
 800397e:	f000 fb9f 	bl	80040c0 <_vfiprintf_r>
 8003982:	b003      	add	sp, #12
 8003984:	f85d eb04 	ldr.w	lr, [sp], #4
 8003988:	b004      	add	sp, #16
 800398a:	4770      	bx	lr
 800398c:	20000018 	.word	0x20000018

08003990 <_puts_r>:
 8003990:	6a03      	ldr	r3, [r0, #32]
 8003992:	b570      	push	{r4, r5, r6, lr}
 8003994:	6884      	ldr	r4, [r0, #8]
 8003996:	4605      	mov	r5, r0
 8003998:	460e      	mov	r6, r1
 800399a:	b90b      	cbnz	r3, 80039a0 <_puts_r+0x10>
 800399c:	f7ff ffb0 	bl	8003900 <__sinit>
 80039a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80039a2:	07db      	lsls	r3, r3, #31
 80039a4:	d405      	bmi.n	80039b2 <_puts_r+0x22>
 80039a6:	89a3      	ldrh	r3, [r4, #12]
 80039a8:	0598      	lsls	r0, r3, #22
 80039aa:	d402      	bmi.n	80039b2 <_puts_r+0x22>
 80039ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80039ae:	f000 fa5a 	bl	8003e66 <__retarget_lock_acquire_recursive>
 80039b2:	89a3      	ldrh	r3, [r4, #12]
 80039b4:	0719      	lsls	r1, r3, #28
 80039b6:	d502      	bpl.n	80039be <_puts_r+0x2e>
 80039b8:	6923      	ldr	r3, [r4, #16]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d135      	bne.n	8003a2a <_puts_r+0x9a>
 80039be:	4621      	mov	r1, r4
 80039c0:	4628      	mov	r0, r5
 80039c2:	f000 f981 	bl	8003cc8 <__swsetup_r>
 80039c6:	b380      	cbz	r0, 8003a2a <_puts_r+0x9a>
 80039c8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80039cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80039ce:	07da      	lsls	r2, r3, #31
 80039d0:	d405      	bmi.n	80039de <_puts_r+0x4e>
 80039d2:	89a3      	ldrh	r3, [r4, #12]
 80039d4:	059b      	lsls	r3, r3, #22
 80039d6:	d402      	bmi.n	80039de <_puts_r+0x4e>
 80039d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80039da:	f000 fa45 	bl	8003e68 <__retarget_lock_release_recursive>
 80039de:	4628      	mov	r0, r5
 80039e0:	bd70      	pop	{r4, r5, r6, pc}
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	da04      	bge.n	80039f0 <_puts_r+0x60>
 80039e6:	69a2      	ldr	r2, [r4, #24]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	dc17      	bgt.n	8003a1c <_puts_r+0x8c>
 80039ec:	290a      	cmp	r1, #10
 80039ee:	d015      	beq.n	8003a1c <_puts_r+0x8c>
 80039f0:	6823      	ldr	r3, [r4, #0]
 80039f2:	1c5a      	adds	r2, r3, #1
 80039f4:	6022      	str	r2, [r4, #0]
 80039f6:	7019      	strb	r1, [r3, #0]
 80039f8:	68a3      	ldr	r3, [r4, #8]
 80039fa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80039fe:	3b01      	subs	r3, #1
 8003a00:	60a3      	str	r3, [r4, #8]
 8003a02:	2900      	cmp	r1, #0
 8003a04:	d1ed      	bne.n	80039e2 <_puts_r+0x52>
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	da11      	bge.n	8003a2e <_puts_r+0x9e>
 8003a0a:	4622      	mov	r2, r4
 8003a0c:	210a      	movs	r1, #10
 8003a0e:	4628      	mov	r0, r5
 8003a10:	f000 f91b 	bl	8003c4a <__swbuf_r>
 8003a14:	3001      	adds	r0, #1
 8003a16:	d0d7      	beq.n	80039c8 <_puts_r+0x38>
 8003a18:	250a      	movs	r5, #10
 8003a1a:	e7d7      	b.n	80039cc <_puts_r+0x3c>
 8003a1c:	4622      	mov	r2, r4
 8003a1e:	4628      	mov	r0, r5
 8003a20:	f000 f913 	bl	8003c4a <__swbuf_r>
 8003a24:	3001      	adds	r0, #1
 8003a26:	d1e7      	bne.n	80039f8 <_puts_r+0x68>
 8003a28:	e7ce      	b.n	80039c8 <_puts_r+0x38>
 8003a2a:	3e01      	subs	r6, #1
 8003a2c:	e7e4      	b.n	80039f8 <_puts_r+0x68>
 8003a2e:	6823      	ldr	r3, [r4, #0]
 8003a30:	1c5a      	adds	r2, r3, #1
 8003a32:	6022      	str	r2, [r4, #0]
 8003a34:	220a      	movs	r2, #10
 8003a36:	701a      	strb	r2, [r3, #0]
 8003a38:	e7ee      	b.n	8003a18 <_puts_r+0x88>
	...

08003a3c <puts>:
 8003a3c:	4b02      	ldr	r3, [pc, #8]	@ (8003a48 <puts+0xc>)
 8003a3e:	4601      	mov	r1, r0
 8003a40:	6818      	ldr	r0, [r3, #0]
 8003a42:	f7ff bfa5 	b.w	8003990 <_puts_r>
 8003a46:	bf00      	nop
 8003a48:	20000018 	.word	0x20000018

08003a4c <setbuf>:
 8003a4c:	fab1 f281 	clz	r2, r1
 8003a50:	0952      	lsrs	r2, r2, #5
 8003a52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003a56:	0052      	lsls	r2, r2, #1
 8003a58:	f000 b800 	b.w	8003a5c <setvbuf>

08003a5c <setvbuf>:
 8003a5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003a60:	461d      	mov	r5, r3
 8003a62:	4b57      	ldr	r3, [pc, #348]	@ (8003bc0 <setvbuf+0x164>)
 8003a64:	681f      	ldr	r7, [r3, #0]
 8003a66:	4604      	mov	r4, r0
 8003a68:	460e      	mov	r6, r1
 8003a6a:	4690      	mov	r8, r2
 8003a6c:	b127      	cbz	r7, 8003a78 <setvbuf+0x1c>
 8003a6e:	6a3b      	ldr	r3, [r7, #32]
 8003a70:	b913      	cbnz	r3, 8003a78 <setvbuf+0x1c>
 8003a72:	4638      	mov	r0, r7
 8003a74:	f7ff ff44 	bl	8003900 <__sinit>
 8003a78:	f1b8 0f02 	cmp.w	r8, #2
 8003a7c:	d006      	beq.n	8003a8c <setvbuf+0x30>
 8003a7e:	f1b8 0f01 	cmp.w	r8, #1
 8003a82:	f200 809a 	bhi.w	8003bba <setvbuf+0x15e>
 8003a86:	2d00      	cmp	r5, #0
 8003a88:	f2c0 8097 	blt.w	8003bba <setvbuf+0x15e>
 8003a8c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003a8e:	07d9      	lsls	r1, r3, #31
 8003a90:	d405      	bmi.n	8003a9e <setvbuf+0x42>
 8003a92:	89a3      	ldrh	r3, [r4, #12]
 8003a94:	059a      	lsls	r2, r3, #22
 8003a96:	d402      	bmi.n	8003a9e <setvbuf+0x42>
 8003a98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003a9a:	f000 f9e4 	bl	8003e66 <__retarget_lock_acquire_recursive>
 8003a9e:	4621      	mov	r1, r4
 8003aa0:	4638      	mov	r0, r7
 8003aa2:	f000 fe37 	bl	8004714 <_fflush_r>
 8003aa6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003aa8:	b141      	cbz	r1, 8003abc <setvbuf+0x60>
 8003aaa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003aae:	4299      	cmp	r1, r3
 8003ab0:	d002      	beq.n	8003ab8 <setvbuf+0x5c>
 8003ab2:	4638      	mov	r0, r7
 8003ab4:	f000 f9da 	bl	8003e6c <_free_r>
 8003ab8:	2300      	movs	r3, #0
 8003aba:	6363      	str	r3, [r4, #52]	@ 0x34
 8003abc:	2300      	movs	r3, #0
 8003abe:	61a3      	str	r3, [r4, #24]
 8003ac0:	6063      	str	r3, [r4, #4]
 8003ac2:	89a3      	ldrh	r3, [r4, #12]
 8003ac4:	061b      	lsls	r3, r3, #24
 8003ac6:	d503      	bpl.n	8003ad0 <setvbuf+0x74>
 8003ac8:	6921      	ldr	r1, [r4, #16]
 8003aca:	4638      	mov	r0, r7
 8003acc:	f000 f9ce 	bl	8003e6c <_free_r>
 8003ad0:	89a3      	ldrh	r3, [r4, #12]
 8003ad2:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8003ad6:	f023 0303 	bic.w	r3, r3, #3
 8003ada:	f1b8 0f02 	cmp.w	r8, #2
 8003ade:	81a3      	strh	r3, [r4, #12]
 8003ae0:	d061      	beq.n	8003ba6 <setvbuf+0x14a>
 8003ae2:	ab01      	add	r3, sp, #4
 8003ae4:	466a      	mov	r2, sp
 8003ae6:	4621      	mov	r1, r4
 8003ae8:	4638      	mov	r0, r7
 8003aea:	f000 fe3b 	bl	8004764 <__swhatbuf_r>
 8003aee:	89a3      	ldrh	r3, [r4, #12]
 8003af0:	4318      	orrs	r0, r3
 8003af2:	81a0      	strh	r0, [r4, #12]
 8003af4:	bb2d      	cbnz	r5, 8003b42 <setvbuf+0xe6>
 8003af6:	9d00      	ldr	r5, [sp, #0]
 8003af8:	4628      	mov	r0, r5
 8003afa:	f000 fa01 	bl	8003f00 <malloc>
 8003afe:	4606      	mov	r6, r0
 8003b00:	2800      	cmp	r0, #0
 8003b02:	d152      	bne.n	8003baa <setvbuf+0x14e>
 8003b04:	f8dd 9000 	ldr.w	r9, [sp]
 8003b08:	45a9      	cmp	r9, r5
 8003b0a:	d140      	bne.n	8003b8e <setvbuf+0x132>
 8003b0c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8003b10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b14:	f043 0202 	orr.w	r2, r3, #2
 8003b18:	81a2      	strh	r2, [r4, #12]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	60a2      	str	r2, [r4, #8]
 8003b1e:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8003b22:	6022      	str	r2, [r4, #0]
 8003b24:	6122      	str	r2, [r4, #16]
 8003b26:	2201      	movs	r2, #1
 8003b28:	6162      	str	r2, [r4, #20]
 8003b2a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003b2c:	07d6      	lsls	r6, r2, #31
 8003b2e:	d404      	bmi.n	8003b3a <setvbuf+0xde>
 8003b30:	0598      	lsls	r0, r3, #22
 8003b32:	d402      	bmi.n	8003b3a <setvbuf+0xde>
 8003b34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003b36:	f000 f997 	bl	8003e68 <__retarget_lock_release_recursive>
 8003b3a:	4628      	mov	r0, r5
 8003b3c:	b003      	add	sp, #12
 8003b3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003b42:	2e00      	cmp	r6, #0
 8003b44:	d0d8      	beq.n	8003af8 <setvbuf+0x9c>
 8003b46:	6a3b      	ldr	r3, [r7, #32]
 8003b48:	b913      	cbnz	r3, 8003b50 <setvbuf+0xf4>
 8003b4a:	4638      	mov	r0, r7
 8003b4c:	f7ff fed8 	bl	8003900 <__sinit>
 8003b50:	f1b8 0f01 	cmp.w	r8, #1
 8003b54:	bf08      	it	eq
 8003b56:	89a3      	ldrheq	r3, [r4, #12]
 8003b58:	6026      	str	r6, [r4, #0]
 8003b5a:	bf04      	itt	eq
 8003b5c:	f043 0301 	orreq.w	r3, r3, #1
 8003b60:	81a3      	strheq	r3, [r4, #12]
 8003b62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b66:	f013 0208 	ands.w	r2, r3, #8
 8003b6a:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8003b6e:	d01e      	beq.n	8003bae <setvbuf+0x152>
 8003b70:	07d9      	lsls	r1, r3, #31
 8003b72:	bf41      	itttt	mi
 8003b74:	2200      	movmi	r2, #0
 8003b76:	426d      	negmi	r5, r5
 8003b78:	60a2      	strmi	r2, [r4, #8]
 8003b7a:	61a5      	strmi	r5, [r4, #24]
 8003b7c:	bf58      	it	pl
 8003b7e:	60a5      	strpl	r5, [r4, #8]
 8003b80:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003b82:	07d2      	lsls	r2, r2, #31
 8003b84:	d401      	bmi.n	8003b8a <setvbuf+0x12e>
 8003b86:	059b      	lsls	r3, r3, #22
 8003b88:	d513      	bpl.n	8003bb2 <setvbuf+0x156>
 8003b8a:	2500      	movs	r5, #0
 8003b8c:	e7d5      	b.n	8003b3a <setvbuf+0xde>
 8003b8e:	4648      	mov	r0, r9
 8003b90:	f000 f9b6 	bl	8003f00 <malloc>
 8003b94:	4606      	mov	r6, r0
 8003b96:	2800      	cmp	r0, #0
 8003b98:	d0b8      	beq.n	8003b0c <setvbuf+0xb0>
 8003b9a:	89a3      	ldrh	r3, [r4, #12]
 8003b9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ba0:	81a3      	strh	r3, [r4, #12]
 8003ba2:	464d      	mov	r5, r9
 8003ba4:	e7cf      	b.n	8003b46 <setvbuf+0xea>
 8003ba6:	2500      	movs	r5, #0
 8003ba8:	e7b2      	b.n	8003b10 <setvbuf+0xb4>
 8003baa:	46a9      	mov	r9, r5
 8003bac:	e7f5      	b.n	8003b9a <setvbuf+0x13e>
 8003bae:	60a2      	str	r2, [r4, #8]
 8003bb0:	e7e6      	b.n	8003b80 <setvbuf+0x124>
 8003bb2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003bb4:	f000 f958 	bl	8003e68 <__retarget_lock_release_recursive>
 8003bb8:	e7e7      	b.n	8003b8a <setvbuf+0x12e>
 8003bba:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8003bbe:	e7bc      	b.n	8003b3a <setvbuf+0xde>
 8003bc0:	20000018 	.word	0x20000018

08003bc4 <__sread>:
 8003bc4:	b510      	push	{r4, lr}
 8003bc6:	460c      	mov	r4, r1
 8003bc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bcc:	f000 f8fc 	bl	8003dc8 <_read_r>
 8003bd0:	2800      	cmp	r0, #0
 8003bd2:	bfab      	itete	ge
 8003bd4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003bd6:	89a3      	ldrhlt	r3, [r4, #12]
 8003bd8:	181b      	addge	r3, r3, r0
 8003bda:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003bde:	bfac      	ite	ge
 8003be0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003be2:	81a3      	strhlt	r3, [r4, #12]
 8003be4:	bd10      	pop	{r4, pc}

08003be6 <__swrite>:
 8003be6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bea:	461f      	mov	r7, r3
 8003bec:	898b      	ldrh	r3, [r1, #12]
 8003bee:	05db      	lsls	r3, r3, #23
 8003bf0:	4605      	mov	r5, r0
 8003bf2:	460c      	mov	r4, r1
 8003bf4:	4616      	mov	r6, r2
 8003bf6:	d505      	bpl.n	8003c04 <__swrite+0x1e>
 8003bf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bfc:	2302      	movs	r3, #2
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f000 f8d0 	bl	8003da4 <_lseek_r>
 8003c04:	89a3      	ldrh	r3, [r4, #12]
 8003c06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c0a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003c0e:	81a3      	strh	r3, [r4, #12]
 8003c10:	4632      	mov	r2, r6
 8003c12:	463b      	mov	r3, r7
 8003c14:	4628      	mov	r0, r5
 8003c16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c1a:	f000 b8e7 	b.w	8003dec <_write_r>

08003c1e <__sseek>:
 8003c1e:	b510      	push	{r4, lr}
 8003c20:	460c      	mov	r4, r1
 8003c22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c26:	f000 f8bd 	bl	8003da4 <_lseek_r>
 8003c2a:	1c43      	adds	r3, r0, #1
 8003c2c:	89a3      	ldrh	r3, [r4, #12]
 8003c2e:	bf15      	itete	ne
 8003c30:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003c32:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003c36:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003c3a:	81a3      	strheq	r3, [r4, #12]
 8003c3c:	bf18      	it	ne
 8003c3e:	81a3      	strhne	r3, [r4, #12]
 8003c40:	bd10      	pop	{r4, pc}

08003c42 <__sclose>:
 8003c42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c46:	f000 b89d 	b.w	8003d84 <_close_r>

08003c4a <__swbuf_r>:
 8003c4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c4c:	460e      	mov	r6, r1
 8003c4e:	4614      	mov	r4, r2
 8003c50:	4605      	mov	r5, r0
 8003c52:	b118      	cbz	r0, 8003c5c <__swbuf_r+0x12>
 8003c54:	6a03      	ldr	r3, [r0, #32]
 8003c56:	b90b      	cbnz	r3, 8003c5c <__swbuf_r+0x12>
 8003c58:	f7ff fe52 	bl	8003900 <__sinit>
 8003c5c:	69a3      	ldr	r3, [r4, #24]
 8003c5e:	60a3      	str	r3, [r4, #8]
 8003c60:	89a3      	ldrh	r3, [r4, #12]
 8003c62:	071a      	lsls	r2, r3, #28
 8003c64:	d501      	bpl.n	8003c6a <__swbuf_r+0x20>
 8003c66:	6923      	ldr	r3, [r4, #16]
 8003c68:	b943      	cbnz	r3, 8003c7c <__swbuf_r+0x32>
 8003c6a:	4621      	mov	r1, r4
 8003c6c:	4628      	mov	r0, r5
 8003c6e:	f000 f82b 	bl	8003cc8 <__swsetup_r>
 8003c72:	b118      	cbz	r0, 8003c7c <__swbuf_r+0x32>
 8003c74:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8003c78:	4638      	mov	r0, r7
 8003c7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c7c:	6823      	ldr	r3, [r4, #0]
 8003c7e:	6922      	ldr	r2, [r4, #16]
 8003c80:	1a98      	subs	r0, r3, r2
 8003c82:	6963      	ldr	r3, [r4, #20]
 8003c84:	b2f6      	uxtb	r6, r6
 8003c86:	4283      	cmp	r3, r0
 8003c88:	4637      	mov	r7, r6
 8003c8a:	dc05      	bgt.n	8003c98 <__swbuf_r+0x4e>
 8003c8c:	4621      	mov	r1, r4
 8003c8e:	4628      	mov	r0, r5
 8003c90:	f000 fd40 	bl	8004714 <_fflush_r>
 8003c94:	2800      	cmp	r0, #0
 8003c96:	d1ed      	bne.n	8003c74 <__swbuf_r+0x2a>
 8003c98:	68a3      	ldr	r3, [r4, #8]
 8003c9a:	3b01      	subs	r3, #1
 8003c9c:	60a3      	str	r3, [r4, #8]
 8003c9e:	6823      	ldr	r3, [r4, #0]
 8003ca0:	1c5a      	adds	r2, r3, #1
 8003ca2:	6022      	str	r2, [r4, #0]
 8003ca4:	701e      	strb	r6, [r3, #0]
 8003ca6:	6962      	ldr	r2, [r4, #20]
 8003ca8:	1c43      	adds	r3, r0, #1
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d004      	beq.n	8003cb8 <__swbuf_r+0x6e>
 8003cae:	89a3      	ldrh	r3, [r4, #12]
 8003cb0:	07db      	lsls	r3, r3, #31
 8003cb2:	d5e1      	bpl.n	8003c78 <__swbuf_r+0x2e>
 8003cb4:	2e0a      	cmp	r6, #10
 8003cb6:	d1df      	bne.n	8003c78 <__swbuf_r+0x2e>
 8003cb8:	4621      	mov	r1, r4
 8003cba:	4628      	mov	r0, r5
 8003cbc:	f000 fd2a 	bl	8004714 <_fflush_r>
 8003cc0:	2800      	cmp	r0, #0
 8003cc2:	d0d9      	beq.n	8003c78 <__swbuf_r+0x2e>
 8003cc4:	e7d6      	b.n	8003c74 <__swbuf_r+0x2a>
	...

08003cc8 <__swsetup_r>:
 8003cc8:	b538      	push	{r3, r4, r5, lr}
 8003cca:	4b29      	ldr	r3, [pc, #164]	@ (8003d70 <__swsetup_r+0xa8>)
 8003ccc:	4605      	mov	r5, r0
 8003cce:	6818      	ldr	r0, [r3, #0]
 8003cd0:	460c      	mov	r4, r1
 8003cd2:	b118      	cbz	r0, 8003cdc <__swsetup_r+0x14>
 8003cd4:	6a03      	ldr	r3, [r0, #32]
 8003cd6:	b90b      	cbnz	r3, 8003cdc <__swsetup_r+0x14>
 8003cd8:	f7ff fe12 	bl	8003900 <__sinit>
 8003cdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ce0:	0719      	lsls	r1, r3, #28
 8003ce2:	d422      	bmi.n	8003d2a <__swsetup_r+0x62>
 8003ce4:	06da      	lsls	r2, r3, #27
 8003ce6:	d407      	bmi.n	8003cf8 <__swsetup_r+0x30>
 8003ce8:	2209      	movs	r2, #9
 8003cea:	602a      	str	r2, [r5, #0]
 8003cec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003cf0:	81a3      	strh	r3, [r4, #12]
 8003cf2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003cf6:	e033      	b.n	8003d60 <__swsetup_r+0x98>
 8003cf8:	0758      	lsls	r0, r3, #29
 8003cfa:	d512      	bpl.n	8003d22 <__swsetup_r+0x5a>
 8003cfc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003cfe:	b141      	cbz	r1, 8003d12 <__swsetup_r+0x4a>
 8003d00:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003d04:	4299      	cmp	r1, r3
 8003d06:	d002      	beq.n	8003d0e <__swsetup_r+0x46>
 8003d08:	4628      	mov	r0, r5
 8003d0a:	f000 f8af 	bl	8003e6c <_free_r>
 8003d0e:	2300      	movs	r3, #0
 8003d10:	6363      	str	r3, [r4, #52]	@ 0x34
 8003d12:	89a3      	ldrh	r3, [r4, #12]
 8003d14:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003d18:	81a3      	strh	r3, [r4, #12]
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	6063      	str	r3, [r4, #4]
 8003d1e:	6923      	ldr	r3, [r4, #16]
 8003d20:	6023      	str	r3, [r4, #0]
 8003d22:	89a3      	ldrh	r3, [r4, #12]
 8003d24:	f043 0308 	orr.w	r3, r3, #8
 8003d28:	81a3      	strh	r3, [r4, #12]
 8003d2a:	6923      	ldr	r3, [r4, #16]
 8003d2c:	b94b      	cbnz	r3, 8003d42 <__swsetup_r+0x7a>
 8003d2e:	89a3      	ldrh	r3, [r4, #12]
 8003d30:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003d34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d38:	d003      	beq.n	8003d42 <__swsetup_r+0x7a>
 8003d3a:	4621      	mov	r1, r4
 8003d3c:	4628      	mov	r0, r5
 8003d3e:	f000 fd37 	bl	80047b0 <__smakebuf_r>
 8003d42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d46:	f013 0201 	ands.w	r2, r3, #1
 8003d4a:	d00a      	beq.n	8003d62 <__swsetup_r+0x9a>
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	60a2      	str	r2, [r4, #8]
 8003d50:	6962      	ldr	r2, [r4, #20]
 8003d52:	4252      	negs	r2, r2
 8003d54:	61a2      	str	r2, [r4, #24]
 8003d56:	6922      	ldr	r2, [r4, #16]
 8003d58:	b942      	cbnz	r2, 8003d6c <__swsetup_r+0xa4>
 8003d5a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003d5e:	d1c5      	bne.n	8003cec <__swsetup_r+0x24>
 8003d60:	bd38      	pop	{r3, r4, r5, pc}
 8003d62:	0799      	lsls	r1, r3, #30
 8003d64:	bf58      	it	pl
 8003d66:	6962      	ldrpl	r2, [r4, #20]
 8003d68:	60a2      	str	r2, [r4, #8]
 8003d6a:	e7f4      	b.n	8003d56 <__swsetup_r+0x8e>
 8003d6c:	2000      	movs	r0, #0
 8003d6e:	e7f7      	b.n	8003d60 <__swsetup_r+0x98>
 8003d70:	20000018 	.word	0x20000018

08003d74 <memset>:
 8003d74:	4402      	add	r2, r0
 8003d76:	4603      	mov	r3, r0
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d100      	bne.n	8003d7e <memset+0xa>
 8003d7c:	4770      	bx	lr
 8003d7e:	f803 1b01 	strb.w	r1, [r3], #1
 8003d82:	e7f9      	b.n	8003d78 <memset+0x4>

08003d84 <_close_r>:
 8003d84:	b538      	push	{r3, r4, r5, lr}
 8003d86:	4d06      	ldr	r5, [pc, #24]	@ (8003da0 <_close_r+0x1c>)
 8003d88:	2300      	movs	r3, #0
 8003d8a:	4604      	mov	r4, r0
 8003d8c:	4608      	mov	r0, r1
 8003d8e:	602b      	str	r3, [r5, #0]
 8003d90:	f7fc fd79 	bl	8000886 <_close>
 8003d94:	1c43      	adds	r3, r0, #1
 8003d96:	d102      	bne.n	8003d9e <_close_r+0x1a>
 8003d98:	682b      	ldr	r3, [r5, #0]
 8003d9a:	b103      	cbz	r3, 8003d9e <_close_r+0x1a>
 8003d9c:	6023      	str	r3, [r4, #0]
 8003d9e:	bd38      	pop	{r3, r4, r5, pc}
 8003da0:	200002cc 	.word	0x200002cc

08003da4 <_lseek_r>:
 8003da4:	b538      	push	{r3, r4, r5, lr}
 8003da6:	4d07      	ldr	r5, [pc, #28]	@ (8003dc4 <_lseek_r+0x20>)
 8003da8:	4604      	mov	r4, r0
 8003daa:	4608      	mov	r0, r1
 8003dac:	4611      	mov	r1, r2
 8003dae:	2200      	movs	r2, #0
 8003db0:	602a      	str	r2, [r5, #0]
 8003db2:	461a      	mov	r2, r3
 8003db4:	f7fc fd8e 	bl	80008d4 <_lseek>
 8003db8:	1c43      	adds	r3, r0, #1
 8003dba:	d102      	bne.n	8003dc2 <_lseek_r+0x1e>
 8003dbc:	682b      	ldr	r3, [r5, #0]
 8003dbe:	b103      	cbz	r3, 8003dc2 <_lseek_r+0x1e>
 8003dc0:	6023      	str	r3, [r4, #0]
 8003dc2:	bd38      	pop	{r3, r4, r5, pc}
 8003dc4:	200002cc 	.word	0x200002cc

08003dc8 <_read_r>:
 8003dc8:	b538      	push	{r3, r4, r5, lr}
 8003dca:	4d07      	ldr	r5, [pc, #28]	@ (8003de8 <_read_r+0x20>)
 8003dcc:	4604      	mov	r4, r0
 8003dce:	4608      	mov	r0, r1
 8003dd0:	4611      	mov	r1, r2
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	602a      	str	r2, [r5, #0]
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	f7fc fd38 	bl	800084c <_read>
 8003ddc:	1c43      	adds	r3, r0, #1
 8003dde:	d102      	bne.n	8003de6 <_read_r+0x1e>
 8003de0:	682b      	ldr	r3, [r5, #0]
 8003de2:	b103      	cbz	r3, 8003de6 <_read_r+0x1e>
 8003de4:	6023      	str	r3, [r4, #0]
 8003de6:	bd38      	pop	{r3, r4, r5, pc}
 8003de8:	200002cc 	.word	0x200002cc

08003dec <_write_r>:
 8003dec:	b538      	push	{r3, r4, r5, lr}
 8003dee:	4d07      	ldr	r5, [pc, #28]	@ (8003e0c <_write_r+0x20>)
 8003df0:	4604      	mov	r4, r0
 8003df2:	4608      	mov	r0, r1
 8003df4:	4611      	mov	r1, r2
 8003df6:	2200      	movs	r2, #0
 8003df8:	602a      	str	r2, [r5, #0]
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	f7fc fa6a 	bl	80002d4 <_write>
 8003e00:	1c43      	adds	r3, r0, #1
 8003e02:	d102      	bne.n	8003e0a <_write_r+0x1e>
 8003e04:	682b      	ldr	r3, [r5, #0]
 8003e06:	b103      	cbz	r3, 8003e0a <_write_r+0x1e>
 8003e08:	6023      	str	r3, [r4, #0]
 8003e0a:	bd38      	pop	{r3, r4, r5, pc}
 8003e0c:	200002cc 	.word	0x200002cc

08003e10 <__errno>:
 8003e10:	4b01      	ldr	r3, [pc, #4]	@ (8003e18 <__errno+0x8>)
 8003e12:	6818      	ldr	r0, [r3, #0]
 8003e14:	4770      	bx	lr
 8003e16:	bf00      	nop
 8003e18:	20000018 	.word	0x20000018

08003e1c <__libc_init_array>:
 8003e1c:	b570      	push	{r4, r5, r6, lr}
 8003e1e:	4d0d      	ldr	r5, [pc, #52]	@ (8003e54 <__libc_init_array+0x38>)
 8003e20:	4c0d      	ldr	r4, [pc, #52]	@ (8003e58 <__libc_init_array+0x3c>)
 8003e22:	1b64      	subs	r4, r4, r5
 8003e24:	10a4      	asrs	r4, r4, #2
 8003e26:	2600      	movs	r6, #0
 8003e28:	42a6      	cmp	r6, r4
 8003e2a:	d109      	bne.n	8003e40 <__libc_init_array+0x24>
 8003e2c:	4d0b      	ldr	r5, [pc, #44]	@ (8003e5c <__libc_init_array+0x40>)
 8003e2e:	4c0c      	ldr	r4, [pc, #48]	@ (8003e60 <__libc_init_array+0x44>)
 8003e30:	f000 fd2c 	bl	800488c <_init>
 8003e34:	1b64      	subs	r4, r4, r5
 8003e36:	10a4      	asrs	r4, r4, #2
 8003e38:	2600      	movs	r6, #0
 8003e3a:	42a6      	cmp	r6, r4
 8003e3c:	d105      	bne.n	8003e4a <__libc_init_array+0x2e>
 8003e3e:	bd70      	pop	{r4, r5, r6, pc}
 8003e40:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e44:	4798      	blx	r3
 8003e46:	3601      	adds	r6, #1
 8003e48:	e7ee      	b.n	8003e28 <__libc_init_array+0xc>
 8003e4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e4e:	4798      	blx	r3
 8003e50:	3601      	adds	r6, #1
 8003e52:	e7f2      	b.n	8003e3a <__libc_init_array+0x1e>
 8003e54:	08004998 	.word	0x08004998
 8003e58:	08004998 	.word	0x08004998
 8003e5c:	08004998 	.word	0x08004998
 8003e60:	0800499c 	.word	0x0800499c

08003e64 <__retarget_lock_init_recursive>:
 8003e64:	4770      	bx	lr

08003e66 <__retarget_lock_acquire_recursive>:
 8003e66:	4770      	bx	lr

08003e68 <__retarget_lock_release_recursive>:
 8003e68:	4770      	bx	lr
	...

08003e6c <_free_r>:
 8003e6c:	b538      	push	{r3, r4, r5, lr}
 8003e6e:	4605      	mov	r5, r0
 8003e70:	2900      	cmp	r1, #0
 8003e72:	d041      	beq.n	8003ef8 <_free_r+0x8c>
 8003e74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e78:	1f0c      	subs	r4, r1, #4
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	bfb8      	it	lt
 8003e7e:	18e4      	addlt	r4, r4, r3
 8003e80:	f000 f8e8 	bl	8004054 <__malloc_lock>
 8003e84:	4a1d      	ldr	r2, [pc, #116]	@ (8003efc <_free_r+0x90>)
 8003e86:	6813      	ldr	r3, [r2, #0]
 8003e88:	b933      	cbnz	r3, 8003e98 <_free_r+0x2c>
 8003e8a:	6063      	str	r3, [r4, #4]
 8003e8c:	6014      	str	r4, [r2, #0]
 8003e8e:	4628      	mov	r0, r5
 8003e90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e94:	f000 b8e4 	b.w	8004060 <__malloc_unlock>
 8003e98:	42a3      	cmp	r3, r4
 8003e9a:	d908      	bls.n	8003eae <_free_r+0x42>
 8003e9c:	6820      	ldr	r0, [r4, #0]
 8003e9e:	1821      	adds	r1, r4, r0
 8003ea0:	428b      	cmp	r3, r1
 8003ea2:	bf01      	itttt	eq
 8003ea4:	6819      	ldreq	r1, [r3, #0]
 8003ea6:	685b      	ldreq	r3, [r3, #4]
 8003ea8:	1809      	addeq	r1, r1, r0
 8003eaa:	6021      	streq	r1, [r4, #0]
 8003eac:	e7ed      	b.n	8003e8a <_free_r+0x1e>
 8003eae:	461a      	mov	r2, r3
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	b10b      	cbz	r3, 8003eb8 <_free_r+0x4c>
 8003eb4:	42a3      	cmp	r3, r4
 8003eb6:	d9fa      	bls.n	8003eae <_free_r+0x42>
 8003eb8:	6811      	ldr	r1, [r2, #0]
 8003eba:	1850      	adds	r0, r2, r1
 8003ebc:	42a0      	cmp	r0, r4
 8003ebe:	d10b      	bne.n	8003ed8 <_free_r+0x6c>
 8003ec0:	6820      	ldr	r0, [r4, #0]
 8003ec2:	4401      	add	r1, r0
 8003ec4:	1850      	adds	r0, r2, r1
 8003ec6:	4283      	cmp	r3, r0
 8003ec8:	6011      	str	r1, [r2, #0]
 8003eca:	d1e0      	bne.n	8003e8e <_free_r+0x22>
 8003ecc:	6818      	ldr	r0, [r3, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	6053      	str	r3, [r2, #4]
 8003ed2:	4408      	add	r0, r1
 8003ed4:	6010      	str	r0, [r2, #0]
 8003ed6:	e7da      	b.n	8003e8e <_free_r+0x22>
 8003ed8:	d902      	bls.n	8003ee0 <_free_r+0x74>
 8003eda:	230c      	movs	r3, #12
 8003edc:	602b      	str	r3, [r5, #0]
 8003ede:	e7d6      	b.n	8003e8e <_free_r+0x22>
 8003ee0:	6820      	ldr	r0, [r4, #0]
 8003ee2:	1821      	adds	r1, r4, r0
 8003ee4:	428b      	cmp	r3, r1
 8003ee6:	bf04      	itt	eq
 8003ee8:	6819      	ldreq	r1, [r3, #0]
 8003eea:	685b      	ldreq	r3, [r3, #4]
 8003eec:	6063      	str	r3, [r4, #4]
 8003eee:	bf04      	itt	eq
 8003ef0:	1809      	addeq	r1, r1, r0
 8003ef2:	6021      	streq	r1, [r4, #0]
 8003ef4:	6054      	str	r4, [r2, #4]
 8003ef6:	e7ca      	b.n	8003e8e <_free_r+0x22>
 8003ef8:	bd38      	pop	{r3, r4, r5, pc}
 8003efa:	bf00      	nop
 8003efc:	200002d8 	.word	0x200002d8

08003f00 <malloc>:
 8003f00:	4b02      	ldr	r3, [pc, #8]	@ (8003f0c <malloc+0xc>)
 8003f02:	4601      	mov	r1, r0
 8003f04:	6818      	ldr	r0, [r3, #0]
 8003f06:	f000 b825 	b.w	8003f54 <_malloc_r>
 8003f0a:	bf00      	nop
 8003f0c:	20000018 	.word	0x20000018

08003f10 <sbrk_aligned>:
 8003f10:	b570      	push	{r4, r5, r6, lr}
 8003f12:	4e0f      	ldr	r6, [pc, #60]	@ (8003f50 <sbrk_aligned+0x40>)
 8003f14:	460c      	mov	r4, r1
 8003f16:	6831      	ldr	r1, [r6, #0]
 8003f18:	4605      	mov	r5, r0
 8003f1a:	b911      	cbnz	r1, 8003f22 <sbrk_aligned+0x12>
 8003f1c:	f000 fca6 	bl	800486c <_sbrk_r>
 8003f20:	6030      	str	r0, [r6, #0]
 8003f22:	4621      	mov	r1, r4
 8003f24:	4628      	mov	r0, r5
 8003f26:	f000 fca1 	bl	800486c <_sbrk_r>
 8003f2a:	1c43      	adds	r3, r0, #1
 8003f2c:	d103      	bne.n	8003f36 <sbrk_aligned+0x26>
 8003f2e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003f32:	4620      	mov	r0, r4
 8003f34:	bd70      	pop	{r4, r5, r6, pc}
 8003f36:	1cc4      	adds	r4, r0, #3
 8003f38:	f024 0403 	bic.w	r4, r4, #3
 8003f3c:	42a0      	cmp	r0, r4
 8003f3e:	d0f8      	beq.n	8003f32 <sbrk_aligned+0x22>
 8003f40:	1a21      	subs	r1, r4, r0
 8003f42:	4628      	mov	r0, r5
 8003f44:	f000 fc92 	bl	800486c <_sbrk_r>
 8003f48:	3001      	adds	r0, #1
 8003f4a:	d1f2      	bne.n	8003f32 <sbrk_aligned+0x22>
 8003f4c:	e7ef      	b.n	8003f2e <sbrk_aligned+0x1e>
 8003f4e:	bf00      	nop
 8003f50:	200002d4 	.word	0x200002d4

08003f54 <_malloc_r>:
 8003f54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f58:	1ccd      	adds	r5, r1, #3
 8003f5a:	f025 0503 	bic.w	r5, r5, #3
 8003f5e:	3508      	adds	r5, #8
 8003f60:	2d0c      	cmp	r5, #12
 8003f62:	bf38      	it	cc
 8003f64:	250c      	movcc	r5, #12
 8003f66:	2d00      	cmp	r5, #0
 8003f68:	4606      	mov	r6, r0
 8003f6a:	db01      	blt.n	8003f70 <_malloc_r+0x1c>
 8003f6c:	42a9      	cmp	r1, r5
 8003f6e:	d904      	bls.n	8003f7a <_malloc_r+0x26>
 8003f70:	230c      	movs	r3, #12
 8003f72:	6033      	str	r3, [r6, #0]
 8003f74:	2000      	movs	r0, #0
 8003f76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004050 <_malloc_r+0xfc>
 8003f7e:	f000 f869 	bl	8004054 <__malloc_lock>
 8003f82:	f8d8 3000 	ldr.w	r3, [r8]
 8003f86:	461c      	mov	r4, r3
 8003f88:	bb44      	cbnz	r4, 8003fdc <_malloc_r+0x88>
 8003f8a:	4629      	mov	r1, r5
 8003f8c:	4630      	mov	r0, r6
 8003f8e:	f7ff ffbf 	bl	8003f10 <sbrk_aligned>
 8003f92:	1c43      	adds	r3, r0, #1
 8003f94:	4604      	mov	r4, r0
 8003f96:	d158      	bne.n	800404a <_malloc_r+0xf6>
 8003f98:	f8d8 4000 	ldr.w	r4, [r8]
 8003f9c:	4627      	mov	r7, r4
 8003f9e:	2f00      	cmp	r7, #0
 8003fa0:	d143      	bne.n	800402a <_malloc_r+0xd6>
 8003fa2:	2c00      	cmp	r4, #0
 8003fa4:	d04b      	beq.n	800403e <_malloc_r+0xea>
 8003fa6:	6823      	ldr	r3, [r4, #0]
 8003fa8:	4639      	mov	r1, r7
 8003faa:	4630      	mov	r0, r6
 8003fac:	eb04 0903 	add.w	r9, r4, r3
 8003fb0:	f000 fc5c 	bl	800486c <_sbrk_r>
 8003fb4:	4581      	cmp	r9, r0
 8003fb6:	d142      	bne.n	800403e <_malloc_r+0xea>
 8003fb8:	6821      	ldr	r1, [r4, #0]
 8003fba:	1a6d      	subs	r5, r5, r1
 8003fbc:	4629      	mov	r1, r5
 8003fbe:	4630      	mov	r0, r6
 8003fc0:	f7ff ffa6 	bl	8003f10 <sbrk_aligned>
 8003fc4:	3001      	adds	r0, #1
 8003fc6:	d03a      	beq.n	800403e <_malloc_r+0xea>
 8003fc8:	6823      	ldr	r3, [r4, #0]
 8003fca:	442b      	add	r3, r5
 8003fcc:	6023      	str	r3, [r4, #0]
 8003fce:	f8d8 3000 	ldr.w	r3, [r8]
 8003fd2:	685a      	ldr	r2, [r3, #4]
 8003fd4:	bb62      	cbnz	r2, 8004030 <_malloc_r+0xdc>
 8003fd6:	f8c8 7000 	str.w	r7, [r8]
 8003fda:	e00f      	b.n	8003ffc <_malloc_r+0xa8>
 8003fdc:	6822      	ldr	r2, [r4, #0]
 8003fde:	1b52      	subs	r2, r2, r5
 8003fe0:	d420      	bmi.n	8004024 <_malloc_r+0xd0>
 8003fe2:	2a0b      	cmp	r2, #11
 8003fe4:	d917      	bls.n	8004016 <_malloc_r+0xc2>
 8003fe6:	1961      	adds	r1, r4, r5
 8003fe8:	42a3      	cmp	r3, r4
 8003fea:	6025      	str	r5, [r4, #0]
 8003fec:	bf18      	it	ne
 8003fee:	6059      	strne	r1, [r3, #4]
 8003ff0:	6863      	ldr	r3, [r4, #4]
 8003ff2:	bf08      	it	eq
 8003ff4:	f8c8 1000 	streq.w	r1, [r8]
 8003ff8:	5162      	str	r2, [r4, r5]
 8003ffa:	604b      	str	r3, [r1, #4]
 8003ffc:	4630      	mov	r0, r6
 8003ffe:	f000 f82f 	bl	8004060 <__malloc_unlock>
 8004002:	f104 000b 	add.w	r0, r4, #11
 8004006:	1d23      	adds	r3, r4, #4
 8004008:	f020 0007 	bic.w	r0, r0, #7
 800400c:	1ac2      	subs	r2, r0, r3
 800400e:	bf1c      	itt	ne
 8004010:	1a1b      	subne	r3, r3, r0
 8004012:	50a3      	strne	r3, [r4, r2]
 8004014:	e7af      	b.n	8003f76 <_malloc_r+0x22>
 8004016:	6862      	ldr	r2, [r4, #4]
 8004018:	42a3      	cmp	r3, r4
 800401a:	bf0c      	ite	eq
 800401c:	f8c8 2000 	streq.w	r2, [r8]
 8004020:	605a      	strne	r2, [r3, #4]
 8004022:	e7eb      	b.n	8003ffc <_malloc_r+0xa8>
 8004024:	4623      	mov	r3, r4
 8004026:	6864      	ldr	r4, [r4, #4]
 8004028:	e7ae      	b.n	8003f88 <_malloc_r+0x34>
 800402a:	463c      	mov	r4, r7
 800402c:	687f      	ldr	r7, [r7, #4]
 800402e:	e7b6      	b.n	8003f9e <_malloc_r+0x4a>
 8004030:	461a      	mov	r2, r3
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	42a3      	cmp	r3, r4
 8004036:	d1fb      	bne.n	8004030 <_malloc_r+0xdc>
 8004038:	2300      	movs	r3, #0
 800403a:	6053      	str	r3, [r2, #4]
 800403c:	e7de      	b.n	8003ffc <_malloc_r+0xa8>
 800403e:	230c      	movs	r3, #12
 8004040:	6033      	str	r3, [r6, #0]
 8004042:	4630      	mov	r0, r6
 8004044:	f000 f80c 	bl	8004060 <__malloc_unlock>
 8004048:	e794      	b.n	8003f74 <_malloc_r+0x20>
 800404a:	6005      	str	r5, [r0, #0]
 800404c:	e7d6      	b.n	8003ffc <_malloc_r+0xa8>
 800404e:	bf00      	nop
 8004050:	200002d8 	.word	0x200002d8

08004054 <__malloc_lock>:
 8004054:	4801      	ldr	r0, [pc, #4]	@ (800405c <__malloc_lock+0x8>)
 8004056:	f7ff bf06 	b.w	8003e66 <__retarget_lock_acquire_recursive>
 800405a:	bf00      	nop
 800405c:	200002d0 	.word	0x200002d0

08004060 <__malloc_unlock>:
 8004060:	4801      	ldr	r0, [pc, #4]	@ (8004068 <__malloc_unlock+0x8>)
 8004062:	f7ff bf01 	b.w	8003e68 <__retarget_lock_release_recursive>
 8004066:	bf00      	nop
 8004068:	200002d0 	.word	0x200002d0

0800406c <__sfputc_r>:
 800406c:	6893      	ldr	r3, [r2, #8]
 800406e:	3b01      	subs	r3, #1
 8004070:	2b00      	cmp	r3, #0
 8004072:	b410      	push	{r4}
 8004074:	6093      	str	r3, [r2, #8]
 8004076:	da08      	bge.n	800408a <__sfputc_r+0x1e>
 8004078:	6994      	ldr	r4, [r2, #24]
 800407a:	42a3      	cmp	r3, r4
 800407c:	db01      	blt.n	8004082 <__sfputc_r+0x16>
 800407e:	290a      	cmp	r1, #10
 8004080:	d103      	bne.n	800408a <__sfputc_r+0x1e>
 8004082:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004086:	f7ff bde0 	b.w	8003c4a <__swbuf_r>
 800408a:	6813      	ldr	r3, [r2, #0]
 800408c:	1c58      	adds	r0, r3, #1
 800408e:	6010      	str	r0, [r2, #0]
 8004090:	7019      	strb	r1, [r3, #0]
 8004092:	4608      	mov	r0, r1
 8004094:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004098:	4770      	bx	lr

0800409a <__sfputs_r>:
 800409a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800409c:	4606      	mov	r6, r0
 800409e:	460f      	mov	r7, r1
 80040a0:	4614      	mov	r4, r2
 80040a2:	18d5      	adds	r5, r2, r3
 80040a4:	42ac      	cmp	r4, r5
 80040a6:	d101      	bne.n	80040ac <__sfputs_r+0x12>
 80040a8:	2000      	movs	r0, #0
 80040aa:	e007      	b.n	80040bc <__sfputs_r+0x22>
 80040ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040b0:	463a      	mov	r2, r7
 80040b2:	4630      	mov	r0, r6
 80040b4:	f7ff ffda 	bl	800406c <__sfputc_r>
 80040b8:	1c43      	adds	r3, r0, #1
 80040ba:	d1f3      	bne.n	80040a4 <__sfputs_r+0xa>
 80040bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080040c0 <_vfiprintf_r>:
 80040c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040c4:	460d      	mov	r5, r1
 80040c6:	b09d      	sub	sp, #116	@ 0x74
 80040c8:	4614      	mov	r4, r2
 80040ca:	4698      	mov	r8, r3
 80040cc:	4606      	mov	r6, r0
 80040ce:	b118      	cbz	r0, 80040d8 <_vfiprintf_r+0x18>
 80040d0:	6a03      	ldr	r3, [r0, #32]
 80040d2:	b90b      	cbnz	r3, 80040d8 <_vfiprintf_r+0x18>
 80040d4:	f7ff fc14 	bl	8003900 <__sinit>
 80040d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80040da:	07d9      	lsls	r1, r3, #31
 80040dc:	d405      	bmi.n	80040ea <_vfiprintf_r+0x2a>
 80040de:	89ab      	ldrh	r3, [r5, #12]
 80040e0:	059a      	lsls	r2, r3, #22
 80040e2:	d402      	bmi.n	80040ea <_vfiprintf_r+0x2a>
 80040e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80040e6:	f7ff febe 	bl	8003e66 <__retarget_lock_acquire_recursive>
 80040ea:	89ab      	ldrh	r3, [r5, #12]
 80040ec:	071b      	lsls	r3, r3, #28
 80040ee:	d501      	bpl.n	80040f4 <_vfiprintf_r+0x34>
 80040f0:	692b      	ldr	r3, [r5, #16]
 80040f2:	b99b      	cbnz	r3, 800411c <_vfiprintf_r+0x5c>
 80040f4:	4629      	mov	r1, r5
 80040f6:	4630      	mov	r0, r6
 80040f8:	f7ff fde6 	bl	8003cc8 <__swsetup_r>
 80040fc:	b170      	cbz	r0, 800411c <_vfiprintf_r+0x5c>
 80040fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004100:	07dc      	lsls	r4, r3, #31
 8004102:	d504      	bpl.n	800410e <_vfiprintf_r+0x4e>
 8004104:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004108:	b01d      	add	sp, #116	@ 0x74
 800410a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800410e:	89ab      	ldrh	r3, [r5, #12]
 8004110:	0598      	lsls	r0, r3, #22
 8004112:	d4f7      	bmi.n	8004104 <_vfiprintf_r+0x44>
 8004114:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004116:	f7ff fea7 	bl	8003e68 <__retarget_lock_release_recursive>
 800411a:	e7f3      	b.n	8004104 <_vfiprintf_r+0x44>
 800411c:	2300      	movs	r3, #0
 800411e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004120:	2320      	movs	r3, #32
 8004122:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004126:	f8cd 800c 	str.w	r8, [sp, #12]
 800412a:	2330      	movs	r3, #48	@ 0x30
 800412c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80042dc <_vfiprintf_r+0x21c>
 8004130:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004134:	f04f 0901 	mov.w	r9, #1
 8004138:	4623      	mov	r3, r4
 800413a:	469a      	mov	sl, r3
 800413c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004140:	b10a      	cbz	r2, 8004146 <_vfiprintf_r+0x86>
 8004142:	2a25      	cmp	r2, #37	@ 0x25
 8004144:	d1f9      	bne.n	800413a <_vfiprintf_r+0x7a>
 8004146:	ebba 0b04 	subs.w	fp, sl, r4
 800414a:	d00b      	beq.n	8004164 <_vfiprintf_r+0xa4>
 800414c:	465b      	mov	r3, fp
 800414e:	4622      	mov	r2, r4
 8004150:	4629      	mov	r1, r5
 8004152:	4630      	mov	r0, r6
 8004154:	f7ff ffa1 	bl	800409a <__sfputs_r>
 8004158:	3001      	adds	r0, #1
 800415a:	f000 80a7 	beq.w	80042ac <_vfiprintf_r+0x1ec>
 800415e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004160:	445a      	add	r2, fp
 8004162:	9209      	str	r2, [sp, #36]	@ 0x24
 8004164:	f89a 3000 	ldrb.w	r3, [sl]
 8004168:	2b00      	cmp	r3, #0
 800416a:	f000 809f 	beq.w	80042ac <_vfiprintf_r+0x1ec>
 800416e:	2300      	movs	r3, #0
 8004170:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004174:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004178:	f10a 0a01 	add.w	sl, sl, #1
 800417c:	9304      	str	r3, [sp, #16]
 800417e:	9307      	str	r3, [sp, #28]
 8004180:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004184:	931a      	str	r3, [sp, #104]	@ 0x68
 8004186:	4654      	mov	r4, sl
 8004188:	2205      	movs	r2, #5
 800418a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800418e:	4853      	ldr	r0, [pc, #332]	@ (80042dc <_vfiprintf_r+0x21c>)
 8004190:	f7fc f81e 	bl	80001d0 <memchr>
 8004194:	9a04      	ldr	r2, [sp, #16]
 8004196:	b9d8      	cbnz	r0, 80041d0 <_vfiprintf_r+0x110>
 8004198:	06d1      	lsls	r1, r2, #27
 800419a:	bf44      	itt	mi
 800419c:	2320      	movmi	r3, #32
 800419e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80041a2:	0713      	lsls	r3, r2, #28
 80041a4:	bf44      	itt	mi
 80041a6:	232b      	movmi	r3, #43	@ 0x2b
 80041a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80041ac:	f89a 3000 	ldrb.w	r3, [sl]
 80041b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80041b2:	d015      	beq.n	80041e0 <_vfiprintf_r+0x120>
 80041b4:	9a07      	ldr	r2, [sp, #28]
 80041b6:	4654      	mov	r4, sl
 80041b8:	2000      	movs	r0, #0
 80041ba:	f04f 0c0a 	mov.w	ip, #10
 80041be:	4621      	mov	r1, r4
 80041c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80041c4:	3b30      	subs	r3, #48	@ 0x30
 80041c6:	2b09      	cmp	r3, #9
 80041c8:	d94b      	bls.n	8004262 <_vfiprintf_r+0x1a2>
 80041ca:	b1b0      	cbz	r0, 80041fa <_vfiprintf_r+0x13a>
 80041cc:	9207      	str	r2, [sp, #28]
 80041ce:	e014      	b.n	80041fa <_vfiprintf_r+0x13a>
 80041d0:	eba0 0308 	sub.w	r3, r0, r8
 80041d4:	fa09 f303 	lsl.w	r3, r9, r3
 80041d8:	4313      	orrs	r3, r2
 80041da:	9304      	str	r3, [sp, #16]
 80041dc:	46a2      	mov	sl, r4
 80041de:	e7d2      	b.n	8004186 <_vfiprintf_r+0xc6>
 80041e0:	9b03      	ldr	r3, [sp, #12]
 80041e2:	1d19      	adds	r1, r3, #4
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	9103      	str	r1, [sp, #12]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	bfbb      	ittet	lt
 80041ec:	425b      	neglt	r3, r3
 80041ee:	f042 0202 	orrlt.w	r2, r2, #2
 80041f2:	9307      	strge	r3, [sp, #28]
 80041f4:	9307      	strlt	r3, [sp, #28]
 80041f6:	bfb8      	it	lt
 80041f8:	9204      	strlt	r2, [sp, #16]
 80041fa:	7823      	ldrb	r3, [r4, #0]
 80041fc:	2b2e      	cmp	r3, #46	@ 0x2e
 80041fe:	d10a      	bne.n	8004216 <_vfiprintf_r+0x156>
 8004200:	7863      	ldrb	r3, [r4, #1]
 8004202:	2b2a      	cmp	r3, #42	@ 0x2a
 8004204:	d132      	bne.n	800426c <_vfiprintf_r+0x1ac>
 8004206:	9b03      	ldr	r3, [sp, #12]
 8004208:	1d1a      	adds	r2, r3, #4
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	9203      	str	r2, [sp, #12]
 800420e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004212:	3402      	adds	r4, #2
 8004214:	9305      	str	r3, [sp, #20]
 8004216:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80042ec <_vfiprintf_r+0x22c>
 800421a:	7821      	ldrb	r1, [r4, #0]
 800421c:	2203      	movs	r2, #3
 800421e:	4650      	mov	r0, sl
 8004220:	f7fb ffd6 	bl	80001d0 <memchr>
 8004224:	b138      	cbz	r0, 8004236 <_vfiprintf_r+0x176>
 8004226:	9b04      	ldr	r3, [sp, #16]
 8004228:	eba0 000a 	sub.w	r0, r0, sl
 800422c:	2240      	movs	r2, #64	@ 0x40
 800422e:	4082      	lsls	r2, r0
 8004230:	4313      	orrs	r3, r2
 8004232:	3401      	adds	r4, #1
 8004234:	9304      	str	r3, [sp, #16]
 8004236:	f814 1b01 	ldrb.w	r1, [r4], #1
 800423a:	4829      	ldr	r0, [pc, #164]	@ (80042e0 <_vfiprintf_r+0x220>)
 800423c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004240:	2206      	movs	r2, #6
 8004242:	f7fb ffc5 	bl	80001d0 <memchr>
 8004246:	2800      	cmp	r0, #0
 8004248:	d03f      	beq.n	80042ca <_vfiprintf_r+0x20a>
 800424a:	4b26      	ldr	r3, [pc, #152]	@ (80042e4 <_vfiprintf_r+0x224>)
 800424c:	bb1b      	cbnz	r3, 8004296 <_vfiprintf_r+0x1d6>
 800424e:	9b03      	ldr	r3, [sp, #12]
 8004250:	3307      	adds	r3, #7
 8004252:	f023 0307 	bic.w	r3, r3, #7
 8004256:	3308      	adds	r3, #8
 8004258:	9303      	str	r3, [sp, #12]
 800425a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800425c:	443b      	add	r3, r7
 800425e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004260:	e76a      	b.n	8004138 <_vfiprintf_r+0x78>
 8004262:	fb0c 3202 	mla	r2, ip, r2, r3
 8004266:	460c      	mov	r4, r1
 8004268:	2001      	movs	r0, #1
 800426a:	e7a8      	b.n	80041be <_vfiprintf_r+0xfe>
 800426c:	2300      	movs	r3, #0
 800426e:	3401      	adds	r4, #1
 8004270:	9305      	str	r3, [sp, #20]
 8004272:	4619      	mov	r1, r3
 8004274:	f04f 0c0a 	mov.w	ip, #10
 8004278:	4620      	mov	r0, r4
 800427a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800427e:	3a30      	subs	r2, #48	@ 0x30
 8004280:	2a09      	cmp	r2, #9
 8004282:	d903      	bls.n	800428c <_vfiprintf_r+0x1cc>
 8004284:	2b00      	cmp	r3, #0
 8004286:	d0c6      	beq.n	8004216 <_vfiprintf_r+0x156>
 8004288:	9105      	str	r1, [sp, #20]
 800428a:	e7c4      	b.n	8004216 <_vfiprintf_r+0x156>
 800428c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004290:	4604      	mov	r4, r0
 8004292:	2301      	movs	r3, #1
 8004294:	e7f0      	b.n	8004278 <_vfiprintf_r+0x1b8>
 8004296:	ab03      	add	r3, sp, #12
 8004298:	9300      	str	r3, [sp, #0]
 800429a:	462a      	mov	r2, r5
 800429c:	4b12      	ldr	r3, [pc, #72]	@ (80042e8 <_vfiprintf_r+0x228>)
 800429e:	a904      	add	r1, sp, #16
 80042a0:	4630      	mov	r0, r6
 80042a2:	f3af 8000 	nop.w
 80042a6:	4607      	mov	r7, r0
 80042a8:	1c78      	adds	r0, r7, #1
 80042aa:	d1d6      	bne.n	800425a <_vfiprintf_r+0x19a>
 80042ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80042ae:	07d9      	lsls	r1, r3, #31
 80042b0:	d405      	bmi.n	80042be <_vfiprintf_r+0x1fe>
 80042b2:	89ab      	ldrh	r3, [r5, #12]
 80042b4:	059a      	lsls	r2, r3, #22
 80042b6:	d402      	bmi.n	80042be <_vfiprintf_r+0x1fe>
 80042b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80042ba:	f7ff fdd5 	bl	8003e68 <__retarget_lock_release_recursive>
 80042be:	89ab      	ldrh	r3, [r5, #12]
 80042c0:	065b      	lsls	r3, r3, #25
 80042c2:	f53f af1f 	bmi.w	8004104 <_vfiprintf_r+0x44>
 80042c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80042c8:	e71e      	b.n	8004108 <_vfiprintf_r+0x48>
 80042ca:	ab03      	add	r3, sp, #12
 80042cc:	9300      	str	r3, [sp, #0]
 80042ce:	462a      	mov	r2, r5
 80042d0:	4b05      	ldr	r3, [pc, #20]	@ (80042e8 <_vfiprintf_r+0x228>)
 80042d2:	a904      	add	r1, sp, #16
 80042d4:	4630      	mov	r0, r6
 80042d6:	f000 f879 	bl	80043cc <_printf_i>
 80042da:	e7e4      	b.n	80042a6 <_vfiprintf_r+0x1e6>
 80042dc:	0800495c 	.word	0x0800495c
 80042e0:	08004966 	.word	0x08004966
 80042e4:	00000000 	.word	0x00000000
 80042e8:	0800409b 	.word	0x0800409b
 80042ec:	08004962 	.word	0x08004962

080042f0 <_printf_common>:
 80042f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042f4:	4616      	mov	r6, r2
 80042f6:	4698      	mov	r8, r3
 80042f8:	688a      	ldr	r2, [r1, #8]
 80042fa:	690b      	ldr	r3, [r1, #16]
 80042fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004300:	4293      	cmp	r3, r2
 8004302:	bfb8      	it	lt
 8004304:	4613      	movlt	r3, r2
 8004306:	6033      	str	r3, [r6, #0]
 8004308:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800430c:	4607      	mov	r7, r0
 800430e:	460c      	mov	r4, r1
 8004310:	b10a      	cbz	r2, 8004316 <_printf_common+0x26>
 8004312:	3301      	adds	r3, #1
 8004314:	6033      	str	r3, [r6, #0]
 8004316:	6823      	ldr	r3, [r4, #0]
 8004318:	0699      	lsls	r1, r3, #26
 800431a:	bf42      	ittt	mi
 800431c:	6833      	ldrmi	r3, [r6, #0]
 800431e:	3302      	addmi	r3, #2
 8004320:	6033      	strmi	r3, [r6, #0]
 8004322:	6825      	ldr	r5, [r4, #0]
 8004324:	f015 0506 	ands.w	r5, r5, #6
 8004328:	d106      	bne.n	8004338 <_printf_common+0x48>
 800432a:	f104 0a19 	add.w	sl, r4, #25
 800432e:	68e3      	ldr	r3, [r4, #12]
 8004330:	6832      	ldr	r2, [r6, #0]
 8004332:	1a9b      	subs	r3, r3, r2
 8004334:	42ab      	cmp	r3, r5
 8004336:	dc26      	bgt.n	8004386 <_printf_common+0x96>
 8004338:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800433c:	6822      	ldr	r2, [r4, #0]
 800433e:	3b00      	subs	r3, #0
 8004340:	bf18      	it	ne
 8004342:	2301      	movne	r3, #1
 8004344:	0692      	lsls	r2, r2, #26
 8004346:	d42b      	bmi.n	80043a0 <_printf_common+0xb0>
 8004348:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800434c:	4641      	mov	r1, r8
 800434e:	4638      	mov	r0, r7
 8004350:	47c8      	blx	r9
 8004352:	3001      	adds	r0, #1
 8004354:	d01e      	beq.n	8004394 <_printf_common+0xa4>
 8004356:	6823      	ldr	r3, [r4, #0]
 8004358:	6922      	ldr	r2, [r4, #16]
 800435a:	f003 0306 	and.w	r3, r3, #6
 800435e:	2b04      	cmp	r3, #4
 8004360:	bf02      	ittt	eq
 8004362:	68e5      	ldreq	r5, [r4, #12]
 8004364:	6833      	ldreq	r3, [r6, #0]
 8004366:	1aed      	subeq	r5, r5, r3
 8004368:	68a3      	ldr	r3, [r4, #8]
 800436a:	bf0c      	ite	eq
 800436c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004370:	2500      	movne	r5, #0
 8004372:	4293      	cmp	r3, r2
 8004374:	bfc4      	itt	gt
 8004376:	1a9b      	subgt	r3, r3, r2
 8004378:	18ed      	addgt	r5, r5, r3
 800437a:	2600      	movs	r6, #0
 800437c:	341a      	adds	r4, #26
 800437e:	42b5      	cmp	r5, r6
 8004380:	d11a      	bne.n	80043b8 <_printf_common+0xc8>
 8004382:	2000      	movs	r0, #0
 8004384:	e008      	b.n	8004398 <_printf_common+0xa8>
 8004386:	2301      	movs	r3, #1
 8004388:	4652      	mov	r2, sl
 800438a:	4641      	mov	r1, r8
 800438c:	4638      	mov	r0, r7
 800438e:	47c8      	blx	r9
 8004390:	3001      	adds	r0, #1
 8004392:	d103      	bne.n	800439c <_printf_common+0xac>
 8004394:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800439c:	3501      	adds	r5, #1
 800439e:	e7c6      	b.n	800432e <_printf_common+0x3e>
 80043a0:	18e1      	adds	r1, r4, r3
 80043a2:	1c5a      	adds	r2, r3, #1
 80043a4:	2030      	movs	r0, #48	@ 0x30
 80043a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80043aa:	4422      	add	r2, r4
 80043ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80043b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80043b4:	3302      	adds	r3, #2
 80043b6:	e7c7      	b.n	8004348 <_printf_common+0x58>
 80043b8:	2301      	movs	r3, #1
 80043ba:	4622      	mov	r2, r4
 80043bc:	4641      	mov	r1, r8
 80043be:	4638      	mov	r0, r7
 80043c0:	47c8      	blx	r9
 80043c2:	3001      	adds	r0, #1
 80043c4:	d0e6      	beq.n	8004394 <_printf_common+0xa4>
 80043c6:	3601      	adds	r6, #1
 80043c8:	e7d9      	b.n	800437e <_printf_common+0x8e>
	...

080043cc <_printf_i>:
 80043cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80043d0:	7e0f      	ldrb	r7, [r1, #24]
 80043d2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80043d4:	2f78      	cmp	r7, #120	@ 0x78
 80043d6:	4691      	mov	r9, r2
 80043d8:	4680      	mov	r8, r0
 80043da:	460c      	mov	r4, r1
 80043dc:	469a      	mov	sl, r3
 80043de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80043e2:	d807      	bhi.n	80043f4 <_printf_i+0x28>
 80043e4:	2f62      	cmp	r7, #98	@ 0x62
 80043e6:	d80a      	bhi.n	80043fe <_printf_i+0x32>
 80043e8:	2f00      	cmp	r7, #0
 80043ea:	f000 80d2 	beq.w	8004592 <_printf_i+0x1c6>
 80043ee:	2f58      	cmp	r7, #88	@ 0x58
 80043f0:	f000 80b9 	beq.w	8004566 <_printf_i+0x19a>
 80043f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80043f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80043fc:	e03a      	b.n	8004474 <_printf_i+0xa8>
 80043fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004402:	2b15      	cmp	r3, #21
 8004404:	d8f6      	bhi.n	80043f4 <_printf_i+0x28>
 8004406:	a101      	add	r1, pc, #4	@ (adr r1, 800440c <_printf_i+0x40>)
 8004408:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800440c:	08004465 	.word	0x08004465
 8004410:	08004479 	.word	0x08004479
 8004414:	080043f5 	.word	0x080043f5
 8004418:	080043f5 	.word	0x080043f5
 800441c:	080043f5 	.word	0x080043f5
 8004420:	080043f5 	.word	0x080043f5
 8004424:	08004479 	.word	0x08004479
 8004428:	080043f5 	.word	0x080043f5
 800442c:	080043f5 	.word	0x080043f5
 8004430:	080043f5 	.word	0x080043f5
 8004434:	080043f5 	.word	0x080043f5
 8004438:	08004579 	.word	0x08004579
 800443c:	080044a3 	.word	0x080044a3
 8004440:	08004533 	.word	0x08004533
 8004444:	080043f5 	.word	0x080043f5
 8004448:	080043f5 	.word	0x080043f5
 800444c:	0800459b 	.word	0x0800459b
 8004450:	080043f5 	.word	0x080043f5
 8004454:	080044a3 	.word	0x080044a3
 8004458:	080043f5 	.word	0x080043f5
 800445c:	080043f5 	.word	0x080043f5
 8004460:	0800453b 	.word	0x0800453b
 8004464:	6833      	ldr	r3, [r6, #0]
 8004466:	1d1a      	adds	r2, r3, #4
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	6032      	str	r2, [r6, #0]
 800446c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004470:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004474:	2301      	movs	r3, #1
 8004476:	e09d      	b.n	80045b4 <_printf_i+0x1e8>
 8004478:	6833      	ldr	r3, [r6, #0]
 800447a:	6820      	ldr	r0, [r4, #0]
 800447c:	1d19      	adds	r1, r3, #4
 800447e:	6031      	str	r1, [r6, #0]
 8004480:	0606      	lsls	r6, r0, #24
 8004482:	d501      	bpl.n	8004488 <_printf_i+0xbc>
 8004484:	681d      	ldr	r5, [r3, #0]
 8004486:	e003      	b.n	8004490 <_printf_i+0xc4>
 8004488:	0645      	lsls	r5, r0, #25
 800448a:	d5fb      	bpl.n	8004484 <_printf_i+0xb8>
 800448c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004490:	2d00      	cmp	r5, #0
 8004492:	da03      	bge.n	800449c <_printf_i+0xd0>
 8004494:	232d      	movs	r3, #45	@ 0x2d
 8004496:	426d      	negs	r5, r5
 8004498:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800449c:	4859      	ldr	r0, [pc, #356]	@ (8004604 <_printf_i+0x238>)
 800449e:	230a      	movs	r3, #10
 80044a0:	e011      	b.n	80044c6 <_printf_i+0xfa>
 80044a2:	6821      	ldr	r1, [r4, #0]
 80044a4:	6833      	ldr	r3, [r6, #0]
 80044a6:	0608      	lsls	r0, r1, #24
 80044a8:	f853 5b04 	ldr.w	r5, [r3], #4
 80044ac:	d402      	bmi.n	80044b4 <_printf_i+0xe8>
 80044ae:	0649      	lsls	r1, r1, #25
 80044b0:	bf48      	it	mi
 80044b2:	b2ad      	uxthmi	r5, r5
 80044b4:	2f6f      	cmp	r7, #111	@ 0x6f
 80044b6:	4853      	ldr	r0, [pc, #332]	@ (8004604 <_printf_i+0x238>)
 80044b8:	6033      	str	r3, [r6, #0]
 80044ba:	bf14      	ite	ne
 80044bc:	230a      	movne	r3, #10
 80044be:	2308      	moveq	r3, #8
 80044c0:	2100      	movs	r1, #0
 80044c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80044c6:	6866      	ldr	r6, [r4, #4]
 80044c8:	60a6      	str	r6, [r4, #8]
 80044ca:	2e00      	cmp	r6, #0
 80044cc:	bfa2      	ittt	ge
 80044ce:	6821      	ldrge	r1, [r4, #0]
 80044d0:	f021 0104 	bicge.w	r1, r1, #4
 80044d4:	6021      	strge	r1, [r4, #0]
 80044d6:	b90d      	cbnz	r5, 80044dc <_printf_i+0x110>
 80044d8:	2e00      	cmp	r6, #0
 80044da:	d04b      	beq.n	8004574 <_printf_i+0x1a8>
 80044dc:	4616      	mov	r6, r2
 80044de:	fbb5 f1f3 	udiv	r1, r5, r3
 80044e2:	fb03 5711 	mls	r7, r3, r1, r5
 80044e6:	5dc7      	ldrb	r7, [r0, r7]
 80044e8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80044ec:	462f      	mov	r7, r5
 80044ee:	42bb      	cmp	r3, r7
 80044f0:	460d      	mov	r5, r1
 80044f2:	d9f4      	bls.n	80044de <_printf_i+0x112>
 80044f4:	2b08      	cmp	r3, #8
 80044f6:	d10b      	bne.n	8004510 <_printf_i+0x144>
 80044f8:	6823      	ldr	r3, [r4, #0]
 80044fa:	07df      	lsls	r7, r3, #31
 80044fc:	d508      	bpl.n	8004510 <_printf_i+0x144>
 80044fe:	6923      	ldr	r3, [r4, #16]
 8004500:	6861      	ldr	r1, [r4, #4]
 8004502:	4299      	cmp	r1, r3
 8004504:	bfde      	ittt	le
 8004506:	2330      	movle	r3, #48	@ 0x30
 8004508:	f806 3c01 	strble.w	r3, [r6, #-1]
 800450c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004510:	1b92      	subs	r2, r2, r6
 8004512:	6122      	str	r2, [r4, #16]
 8004514:	f8cd a000 	str.w	sl, [sp]
 8004518:	464b      	mov	r3, r9
 800451a:	aa03      	add	r2, sp, #12
 800451c:	4621      	mov	r1, r4
 800451e:	4640      	mov	r0, r8
 8004520:	f7ff fee6 	bl	80042f0 <_printf_common>
 8004524:	3001      	adds	r0, #1
 8004526:	d14a      	bne.n	80045be <_printf_i+0x1f2>
 8004528:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800452c:	b004      	add	sp, #16
 800452e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004532:	6823      	ldr	r3, [r4, #0]
 8004534:	f043 0320 	orr.w	r3, r3, #32
 8004538:	6023      	str	r3, [r4, #0]
 800453a:	4833      	ldr	r0, [pc, #204]	@ (8004608 <_printf_i+0x23c>)
 800453c:	2778      	movs	r7, #120	@ 0x78
 800453e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004542:	6823      	ldr	r3, [r4, #0]
 8004544:	6831      	ldr	r1, [r6, #0]
 8004546:	061f      	lsls	r7, r3, #24
 8004548:	f851 5b04 	ldr.w	r5, [r1], #4
 800454c:	d402      	bmi.n	8004554 <_printf_i+0x188>
 800454e:	065f      	lsls	r7, r3, #25
 8004550:	bf48      	it	mi
 8004552:	b2ad      	uxthmi	r5, r5
 8004554:	6031      	str	r1, [r6, #0]
 8004556:	07d9      	lsls	r1, r3, #31
 8004558:	bf44      	itt	mi
 800455a:	f043 0320 	orrmi.w	r3, r3, #32
 800455e:	6023      	strmi	r3, [r4, #0]
 8004560:	b11d      	cbz	r5, 800456a <_printf_i+0x19e>
 8004562:	2310      	movs	r3, #16
 8004564:	e7ac      	b.n	80044c0 <_printf_i+0xf4>
 8004566:	4827      	ldr	r0, [pc, #156]	@ (8004604 <_printf_i+0x238>)
 8004568:	e7e9      	b.n	800453e <_printf_i+0x172>
 800456a:	6823      	ldr	r3, [r4, #0]
 800456c:	f023 0320 	bic.w	r3, r3, #32
 8004570:	6023      	str	r3, [r4, #0]
 8004572:	e7f6      	b.n	8004562 <_printf_i+0x196>
 8004574:	4616      	mov	r6, r2
 8004576:	e7bd      	b.n	80044f4 <_printf_i+0x128>
 8004578:	6833      	ldr	r3, [r6, #0]
 800457a:	6825      	ldr	r5, [r4, #0]
 800457c:	6961      	ldr	r1, [r4, #20]
 800457e:	1d18      	adds	r0, r3, #4
 8004580:	6030      	str	r0, [r6, #0]
 8004582:	062e      	lsls	r6, r5, #24
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	d501      	bpl.n	800458c <_printf_i+0x1c0>
 8004588:	6019      	str	r1, [r3, #0]
 800458a:	e002      	b.n	8004592 <_printf_i+0x1c6>
 800458c:	0668      	lsls	r0, r5, #25
 800458e:	d5fb      	bpl.n	8004588 <_printf_i+0x1bc>
 8004590:	8019      	strh	r1, [r3, #0]
 8004592:	2300      	movs	r3, #0
 8004594:	6123      	str	r3, [r4, #16]
 8004596:	4616      	mov	r6, r2
 8004598:	e7bc      	b.n	8004514 <_printf_i+0x148>
 800459a:	6833      	ldr	r3, [r6, #0]
 800459c:	1d1a      	adds	r2, r3, #4
 800459e:	6032      	str	r2, [r6, #0]
 80045a0:	681e      	ldr	r6, [r3, #0]
 80045a2:	6862      	ldr	r2, [r4, #4]
 80045a4:	2100      	movs	r1, #0
 80045a6:	4630      	mov	r0, r6
 80045a8:	f7fb fe12 	bl	80001d0 <memchr>
 80045ac:	b108      	cbz	r0, 80045b2 <_printf_i+0x1e6>
 80045ae:	1b80      	subs	r0, r0, r6
 80045b0:	6060      	str	r0, [r4, #4]
 80045b2:	6863      	ldr	r3, [r4, #4]
 80045b4:	6123      	str	r3, [r4, #16]
 80045b6:	2300      	movs	r3, #0
 80045b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80045bc:	e7aa      	b.n	8004514 <_printf_i+0x148>
 80045be:	6923      	ldr	r3, [r4, #16]
 80045c0:	4632      	mov	r2, r6
 80045c2:	4649      	mov	r1, r9
 80045c4:	4640      	mov	r0, r8
 80045c6:	47d0      	blx	sl
 80045c8:	3001      	adds	r0, #1
 80045ca:	d0ad      	beq.n	8004528 <_printf_i+0x15c>
 80045cc:	6823      	ldr	r3, [r4, #0]
 80045ce:	079b      	lsls	r3, r3, #30
 80045d0:	d413      	bmi.n	80045fa <_printf_i+0x22e>
 80045d2:	68e0      	ldr	r0, [r4, #12]
 80045d4:	9b03      	ldr	r3, [sp, #12]
 80045d6:	4298      	cmp	r0, r3
 80045d8:	bfb8      	it	lt
 80045da:	4618      	movlt	r0, r3
 80045dc:	e7a6      	b.n	800452c <_printf_i+0x160>
 80045de:	2301      	movs	r3, #1
 80045e0:	4632      	mov	r2, r6
 80045e2:	4649      	mov	r1, r9
 80045e4:	4640      	mov	r0, r8
 80045e6:	47d0      	blx	sl
 80045e8:	3001      	adds	r0, #1
 80045ea:	d09d      	beq.n	8004528 <_printf_i+0x15c>
 80045ec:	3501      	adds	r5, #1
 80045ee:	68e3      	ldr	r3, [r4, #12]
 80045f0:	9903      	ldr	r1, [sp, #12]
 80045f2:	1a5b      	subs	r3, r3, r1
 80045f4:	42ab      	cmp	r3, r5
 80045f6:	dcf2      	bgt.n	80045de <_printf_i+0x212>
 80045f8:	e7eb      	b.n	80045d2 <_printf_i+0x206>
 80045fa:	2500      	movs	r5, #0
 80045fc:	f104 0619 	add.w	r6, r4, #25
 8004600:	e7f5      	b.n	80045ee <_printf_i+0x222>
 8004602:	bf00      	nop
 8004604:	0800496d 	.word	0x0800496d
 8004608:	0800497e 	.word	0x0800497e

0800460c <__sflush_r>:
 800460c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004614:	0716      	lsls	r6, r2, #28
 8004616:	4605      	mov	r5, r0
 8004618:	460c      	mov	r4, r1
 800461a:	d454      	bmi.n	80046c6 <__sflush_r+0xba>
 800461c:	684b      	ldr	r3, [r1, #4]
 800461e:	2b00      	cmp	r3, #0
 8004620:	dc02      	bgt.n	8004628 <__sflush_r+0x1c>
 8004622:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004624:	2b00      	cmp	r3, #0
 8004626:	dd48      	ble.n	80046ba <__sflush_r+0xae>
 8004628:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800462a:	2e00      	cmp	r6, #0
 800462c:	d045      	beq.n	80046ba <__sflush_r+0xae>
 800462e:	2300      	movs	r3, #0
 8004630:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004634:	682f      	ldr	r7, [r5, #0]
 8004636:	6a21      	ldr	r1, [r4, #32]
 8004638:	602b      	str	r3, [r5, #0]
 800463a:	d030      	beq.n	800469e <__sflush_r+0x92>
 800463c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800463e:	89a3      	ldrh	r3, [r4, #12]
 8004640:	0759      	lsls	r1, r3, #29
 8004642:	d505      	bpl.n	8004650 <__sflush_r+0x44>
 8004644:	6863      	ldr	r3, [r4, #4]
 8004646:	1ad2      	subs	r2, r2, r3
 8004648:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800464a:	b10b      	cbz	r3, 8004650 <__sflush_r+0x44>
 800464c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800464e:	1ad2      	subs	r2, r2, r3
 8004650:	2300      	movs	r3, #0
 8004652:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004654:	6a21      	ldr	r1, [r4, #32]
 8004656:	4628      	mov	r0, r5
 8004658:	47b0      	blx	r6
 800465a:	1c43      	adds	r3, r0, #1
 800465c:	89a3      	ldrh	r3, [r4, #12]
 800465e:	d106      	bne.n	800466e <__sflush_r+0x62>
 8004660:	6829      	ldr	r1, [r5, #0]
 8004662:	291d      	cmp	r1, #29
 8004664:	d82b      	bhi.n	80046be <__sflush_r+0xb2>
 8004666:	4a2a      	ldr	r2, [pc, #168]	@ (8004710 <__sflush_r+0x104>)
 8004668:	410a      	asrs	r2, r1
 800466a:	07d6      	lsls	r6, r2, #31
 800466c:	d427      	bmi.n	80046be <__sflush_r+0xb2>
 800466e:	2200      	movs	r2, #0
 8004670:	6062      	str	r2, [r4, #4]
 8004672:	04d9      	lsls	r1, r3, #19
 8004674:	6922      	ldr	r2, [r4, #16]
 8004676:	6022      	str	r2, [r4, #0]
 8004678:	d504      	bpl.n	8004684 <__sflush_r+0x78>
 800467a:	1c42      	adds	r2, r0, #1
 800467c:	d101      	bne.n	8004682 <__sflush_r+0x76>
 800467e:	682b      	ldr	r3, [r5, #0]
 8004680:	b903      	cbnz	r3, 8004684 <__sflush_r+0x78>
 8004682:	6560      	str	r0, [r4, #84]	@ 0x54
 8004684:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004686:	602f      	str	r7, [r5, #0]
 8004688:	b1b9      	cbz	r1, 80046ba <__sflush_r+0xae>
 800468a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800468e:	4299      	cmp	r1, r3
 8004690:	d002      	beq.n	8004698 <__sflush_r+0x8c>
 8004692:	4628      	mov	r0, r5
 8004694:	f7ff fbea 	bl	8003e6c <_free_r>
 8004698:	2300      	movs	r3, #0
 800469a:	6363      	str	r3, [r4, #52]	@ 0x34
 800469c:	e00d      	b.n	80046ba <__sflush_r+0xae>
 800469e:	2301      	movs	r3, #1
 80046a0:	4628      	mov	r0, r5
 80046a2:	47b0      	blx	r6
 80046a4:	4602      	mov	r2, r0
 80046a6:	1c50      	adds	r0, r2, #1
 80046a8:	d1c9      	bne.n	800463e <__sflush_r+0x32>
 80046aa:	682b      	ldr	r3, [r5, #0]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d0c6      	beq.n	800463e <__sflush_r+0x32>
 80046b0:	2b1d      	cmp	r3, #29
 80046b2:	d001      	beq.n	80046b8 <__sflush_r+0xac>
 80046b4:	2b16      	cmp	r3, #22
 80046b6:	d11e      	bne.n	80046f6 <__sflush_r+0xea>
 80046b8:	602f      	str	r7, [r5, #0]
 80046ba:	2000      	movs	r0, #0
 80046bc:	e022      	b.n	8004704 <__sflush_r+0xf8>
 80046be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80046c2:	b21b      	sxth	r3, r3
 80046c4:	e01b      	b.n	80046fe <__sflush_r+0xf2>
 80046c6:	690f      	ldr	r7, [r1, #16]
 80046c8:	2f00      	cmp	r7, #0
 80046ca:	d0f6      	beq.n	80046ba <__sflush_r+0xae>
 80046cc:	0793      	lsls	r3, r2, #30
 80046ce:	680e      	ldr	r6, [r1, #0]
 80046d0:	bf08      	it	eq
 80046d2:	694b      	ldreq	r3, [r1, #20]
 80046d4:	600f      	str	r7, [r1, #0]
 80046d6:	bf18      	it	ne
 80046d8:	2300      	movne	r3, #0
 80046da:	eba6 0807 	sub.w	r8, r6, r7
 80046de:	608b      	str	r3, [r1, #8]
 80046e0:	f1b8 0f00 	cmp.w	r8, #0
 80046e4:	dde9      	ble.n	80046ba <__sflush_r+0xae>
 80046e6:	6a21      	ldr	r1, [r4, #32]
 80046e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80046ea:	4643      	mov	r3, r8
 80046ec:	463a      	mov	r2, r7
 80046ee:	4628      	mov	r0, r5
 80046f0:	47b0      	blx	r6
 80046f2:	2800      	cmp	r0, #0
 80046f4:	dc08      	bgt.n	8004708 <__sflush_r+0xfc>
 80046f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80046fe:	81a3      	strh	r3, [r4, #12]
 8004700:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004708:	4407      	add	r7, r0
 800470a:	eba8 0800 	sub.w	r8, r8, r0
 800470e:	e7e7      	b.n	80046e0 <__sflush_r+0xd4>
 8004710:	dfbffffe 	.word	0xdfbffffe

08004714 <_fflush_r>:
 8004714:	b538      	push	{r3, r4, r5, lr}
 8004716:	690b      	ldr	r3, [r1, #16]
 8004718:	4605      	mov	r5, r0
 800471a:	460c      	mov	r4, r1
 800471c:	b913      	cbnz	r3, 8004724 <_fflush_r+0x10>
 800471e:	2500      	movs	r5, #0
 8004720:	4628      	mov	r0, r5
 8004722:	bd38      	pop	{r3, r4, r5, pc}
 8004724:	b118      	cbz	r0, 800472e <_fflush_r+0x1a>
 8004726:	6a03      	ldr	r3, [r0, #32]
 8004728:	b90b      	cbnz	r3, 800472e <_fflush_r+0x1a>
 800472a:	f7ff f8e9 	bl	8003900 <__sinit>
 800472e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d0f3      	beq.n	800471e <_fflush_r+0xa>
 8004736:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004738:	07d0      	lsls	r0, r2, #31
 800473a:	d404      	bmi.n	8004746 <_fflush_r+0x32>
 800473c:	0599      	lsls	r1, r3, #22
 800473e:	d402      	bmi.n	8004746 <_fflush_r+0x32>
 8004740:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004742:	f7ff fb90 	bl	8003e66 <__retarget_lock_acquire_recursive>
 8004746:	4628      	mov	r0, r5
 8004748:	4621      	mov	r1, r4
 800474a:	f7ff ff5f 	bl	800460c <__sflush_r>
 800474e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004750:	07da      	lsls	r2, r3, #31
 8004752:	4605      	mov	r5, r0
 8004754:	d4e4      	bmi.n	8004720 <_fflush_r+0xc>
 8004756:	89a3      	ldrh	r3, [r4, #12]
 8004758:	059b      	lsls	r3, r3, #22
 800475a:	d4e1      	bmi.n	8004720 <_fflush_r+0xc>
 800475c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800475e:	f7ff fb83 	bl	8003e68 <__retarget_lock_release_recursive>
 8004762:	e7dd      	b.n	8004720 <_fflush_r+0xc>

08004764 <__swhatbuf_r>:
 8004764:	b570      	push	{r4, r5, r6, lr}
 8004766:	460c      	mov	r4, r1
 8004768:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800476c:	2900      	cmp	r1, #0
 800476e:	b096      	sub	sp, #88	@ 0x58
 8004770:	4615      	mov	r5, r2
 8004772:	461e      	mov	r6, r3
 8004774:	da0d      	bge.n	8004792 <__swhatbuf_r+0x2e>
 8004776:	89a3      	ldrh	r3, [r4, #12]
 8004778:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800477c:	f04f 0100 	mov.w	r1, #0
 8004780:	bf14      	ite	ne
 8004782:	2340      	movne	r3, #64	@ 0x40
 8004784:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004788:	2000      	movs	r0, #0
 800478a:	6031      	str	r1, [r6, #0]
 800478c:	602b      	str	r3, [r5, #0]
 800478e:	b016      	add	sp, #88	@ 0x58
 8004790:	bd70      	pop	{r4, r5, r6, pc}
 8004792:	466a      	mov	r2, sp
 8004794:	f000 f848 	bl	8004828 <_fstat_r>
 8004798:	2800      	cmp	r0, #0
 800479a:	dbec      	blt.n	8004776 <__swhatbuf_r+0x12>
 800479c:	9901      	ldr	r1, [sp, #4]
 800479e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80047a2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80047a6:	4259      	negs	r1, r3
 80047a8:	4159      	adcs	r1, r3
 80047aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80047ae:	e7eb      	b.n	8004788 <__swhatbuf_r+0x24>

080047b0 <__smakebuf_r>:
 80047b0:	898b      	ldrh	r3, [r1, #12]
 80047b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047b4:	079d      	lsls	r5, r3, #30
 80047b6:	4606      	mov	r6, r0
 80047b8:	460c      	mov	r4, r1
 80047ba:	d507      	bpl.n	80047cc <__smakebuf_r+0x1c>
 80047bc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80047c0:	6023      	str	r3, [r4, #0]
 80047c2:	6123      	str	r3, [r4, #16]
 80047c4:	2301      	movs	r3, #1
 80047c6:	6163      	str	r3, [r4, #20]
 80047c8:	b003      	add	sp, #12
 80047ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047cc:	ab01      	add	r3, sp, #4
 80047ce:	466a      	mov	r2, sp
 80047d0:	f7ff ffc8 	bl	8004764 <__swhatbuf_r>
 80047d4:	9f00      	ldr	r7, [sp, #0]
 80047d6:	4605      	mov	r5, r0
 80047d8:	4639      	mov	r1, r7
 80047da:	4630      	mov	r0, r6
 80047dc:	f7ff fbba 	bl	8003f54 <_malloc_r>
 80047e0:	b948      	cbnz	r0, 80047f6 <__smakebuf_r+0x46>
 80047e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047e6:	059a      	lsls	r2, r3, #22
 80047e8:	d4ee      	bmi.n	80047c8 <__smakebuf_r+0x18>
 80047ea:	f023 0303 	bic.w	r3, r3, #3
 80047ee:	f043 0302 	orr.w	r3, r3, #2
 80047f2:	81a3      	strh	r3, [r4, #12]
 80047f4:	e7e2      	b.n	80047bc <__smakebuf_r+0xc>
 80047f6:	89a3      	ldrh	r3, [r4, #12]
 80047f8:	6020      	str	r0, [r4, #0]
 80047fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047fe:	81a3      	strh	r3, [r4, #12]
 8004800:	9b01      	ldr	r3, [sp, #4]
 8004802:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004806:	b15b      	cbz	r3, 8004820 <__smakebuf_r+0x70>
 8004808:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800480c:	4630      	mov	r0, r6
 800480e:	f000 f81d 	bl	800484c <_isatty_r>
 8004812:	b128      	cbz	r0, 8004820 <__smakebuf_r+0x70>
 8004814:	89a3      	ldrh	r3, [r4, #12]
 8004816:	f023 0303 	bic.w	r3, r3, #3
 800481a:	f043 0301 	orr.w	r3, r3, #1
 800481e:	81a3      	strh	r3, [r4, #12]
 8004820:	89a3      	ldrh	r3, [r4, #12]
 8004822:	431d      	orrs	r5, r3
 8004824:	81a5      	strh	r5, [r4, #12]
 8004826:	e7cf      	b.n	80047c8 <__smakebuf_r+0x18>

08004828 <_fstat_r>:
 8004828:	b538      	push	{r3, r4, r5, lr}
 800482a:	4d07      	ldr	r5, [pc, #28]	@ (8004848 <_fstat_r+0x20>)
 800482c:	2300      	movs	r3, #0
 800482e:	4604      	mov	r4, r0
 8004830:	4608      	mov	r0, r1
 8004832:	4611      	mov	r1, r2
 8004834:	602b      	str	r3, [r5, #0]
 8004836:	f7fc f832 	bl	800089e <_fstat>
 800483a:	1c43      	adds	r3, r0, #1
 800483c:	d102      	bne.n	8004844 <_fstat_r+0x1c>
 800483e:	682b      	ldr	r3, [r5, #0]
 8004840:	b103      	cbz	r3, 8004844 <_fstat_r+0x1c>
 8004842:	6023      	str	r3, [r4, #0]
 8004844:	bd38      	pop	{r3, r4, r5, pc}
 8004846:	bf00      	nop
 8004848:	200002cc 	.word	0x200002cc

0800484c <_isatty_r>:
 800484c:	b538      	push	{r3, r4, r5, lr}
 800484e:	4d06      	ldr	r5, [pc, #24]	@ (8004868 <_isatty_r+0x1c>)
 8004850:	2300      	movs	r3, #0
 8004852:	4604      	mov	r4, r0
 8004854:	4608      	mov	r0, r1
 8004856:	602b      	str	r3, [r5, #0]
 8004858:	f7fc f831 	bl	80008be <_isatty>
 800485c:	1c43      	adds	r3, r0, #1
 800485e:	d102      	bne.n	8004866 <_isatty_r+0x1a>
 8004860:	682b      	ldr	r3, [r5, #0]
 8004862:	b103      	cbz	r3, 8004866 <_isatty_r+0x1a>
 8004864:	6023      	str	r3, [r4, #0]
 8004866:	bd38      	pop	{r3, r4, r5, pc}
 8004868:	200002cc 	.word	0x200002cc

0800486c <_sbrk_r>:
 800486c:	b538      	push	{r3, r4, r5, lr}
 800486e:	4d06      	ldr	r5, [pc, #24]	@ (8004888 <_sbrk_r+0x1c>)
 8004870:	2300      	movs	r3, #0
 8004872:	4604      	mov	r4, r0
 8004874:	4608      	mov	r0, r1
 8004876:	602b      	str	r3, [r5, #0]
 8004878:	f7fc f83a 	bl	80008f0 <_sbrk>
 800487c:	1c43      	adds	r3, r0, #1
 800487e:	d102      	bne.n	8004886 <_sbrk_r+0x1a>
 8004880:	682b      	ldr	r3, [r5, #0]
 8004882:	b103      	cbz	r3, 8004886 <_sbrk_r+0x1a>
 8004884:	6023      	str	r3, [r4, #0]
 8004886:	bd38      	pop	{r3, r4, r5, pc}
 8004888:	200002cc 	.word	0x200002cc

0800488c <_init>:
 800488c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800488e:	bf00      	nop
 8004890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004892:	bc08      	pop	{r3}
 8004894:	469e      	mov	lr, r3
 8004896:	4770      	bx	lr

08004898 <_fini>:
 8004898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800489a:	bf00      	nop
 800489c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800489e:	bc08      	pop	{r3}
 80048a0:	469e      	mov	lr, r3
 80048a2:	4770      	bx	lr
