
*** Running vivado
    with args -log design_1_axi_gyro_hsi_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_gyro_hsi_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_axi_gyro_hsi_0_0.tcl -notrace
Command: synth_design -top design_1_axi_gyro_hsi_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 580 
WARNING: [Synth 8-2490] overwriting previous definition of module mux_4_to_1 [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module mux_8_to_1 [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:11]
WARNING: [Synth 8-2490] overwriting previous definition of module demux_1_to_2_pol [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:21]
WARNING: [Synth 8-2490] overwriting previous definition of module demux_1_to_4_pol [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:33]
WARNING: [Synth 8-2490] overwriting previous definition of module demux_1_to_8_pol [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:47]
WARNING: [Synth 8-2490] overwriting previous definition of module dff [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:65]
WARNING: [Synth 8-2490] overwriting previous definition of module clock_divider_by_2 [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:82]
WARNING: [Synth 8-2490] overwriting previous definition of module clock_divider [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:96]
WARNING: [Synth 8-2490] overwriting previous definition of module mux_2x1_1bit [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:123]
WARNING: [Synth 8-2490] overwriting previous definition of module register_32bits [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:134]
WARNING: [Synth 8-2490] overwriting previous definition of module shift_reg_9bits [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:152]
WARNING: [Synth 8-2490] overwriting previous definition of module Tokenizer_fsm [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Tokenizer.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module tokenizerShiftRegister32bits [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Tokenizer.v:83]
WARNING: [Synth 8-2490] overwriting previous definition of module Tokenizer [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Tokenizer.v:107]
WARNING: [Synth 8-2490] overwriting previous definition of module select_synchronizer [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Packetizer.v:2]
WARNING: [Synth 8-2490] overwriting previous definition of module delay_line_8x32bits [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Packetizer.v:25]
WARNING: [Synth 8-2490] overwriting previous definition of module Packetizer_fsm [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Packetizer.v:55]
WARNING: [Synth 8-2490] overwriting previous definition of module Packetizer [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Packetizer.v:147]
WARNING: [Synth 8-2490] overwriting previous definition of module register_2bits [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:2]
WARNING: [Synth 8-2490] overwriting previous definition of module register_16bits [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:19]
WARNING: [Synth 8-2490] overwriting previous definition of module downCounter8Bits [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:36]
WARNING: [Synth 8-2490] overwriting previous definition of module downCounter16Bits [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:71]
WARNING: [Synth 8-2490] overwriting previous definition of module serializer17bits [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:107]
WARNING: [Synth 8-2490] overwriting previous definition of module StreamGenerator_fsm [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:135]
WARNING: [Synth 8-2490] overwriting previous definition of module StreamGenerator [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:407]
WARNING: [Synth 8-2490] overwriting previous definition of module StreamPipeline [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamPipeline.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 375.906 ; gain = 114.793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gyro_hsi_0_0' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ip/design_1_axi_gyro_hsi_0_0/synth/design_1_axi_gyro_hsi_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_gyro_hsi_v1_0' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/hdl/axi_gyro_hsi_v1_0.v:5]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_gyro_hsi_v1_0_S00_AXI' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/axi_gyro_hsi_v1_0_S00_AXI.v:11]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/axi_gyro_hsi_v1_0_S00_AXI.v:263]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/axi_gyro_hsi_v1_0_S00_AXI.v:404]
INFO: [Synth 8-6157] synthesizing module 'StreamPipeline' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamPipeline.v:3]
INFO: [Synth 8-6157] synthesizing module 'demux_1_to_4_pol' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:33]
INFO: [Synth 8-6155] done synthesizing module 'demux_1_to_4_pol' (1#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:33]
INFO: [Synth 8-6157] synthesizing module 'mux_4_to_1' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_to_1' (2#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:1]
INFO: [Synth 8-6157] synthesizing module 'StreamGenerator' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:407]
INFO: [Synth 8-6157] synthesizing module 'dff' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:65]
INFO: [Synth 8-6155] done synthesizing module 'dff' (3#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:65]
INFO: [Synth 8-6157] synthesizing module 'register_2bits' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:2]
INFO: [Synth 8-6155] done synthesizing module 'register_2bits' (4#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:2]
INFO: [Synth 8-6157] synthesizing module 'register_16bits' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:19]
INFO: [Synth 8-6155] done synthesizing module 'register_16bits' (5#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:19]
INFO: [Synth 8-6157] synthesizing module 'downCounter16Bits' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:71]
INFO: [Synth 8-6155] done synthesizing module 'downCounter16Bits' (6#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:71]
INFO: [Synth 8-6157] synthesizing module 'downCounter8Bits' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:36]
INFO: [Synth 8-6155] done synthesizing module 'downCounter8Bits' (7#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:36]
INFO: [Synth 8-6157] synthesizing module 'serializer17bits' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:107]
INFO: [Synth 8-6155] done synthesizing module 'serializer17bits' (8#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:107]
INFO: [Synth 8-6157] synthesizing module 'StreamGenerator_fsm' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:135]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
	Parameter S10 bound to: 4'b1010 
	Parameter S11 bound to: 4'b1011 
	Parameter S12 bound to: 4'b1100 
	Parameter S13 bound to: 4'b1101 
	Parameter S14 bound to: 4'b1110 
	Parameter S15 bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'StreamGenerator_fsm' (9#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:135]
INFO: [Synth 8-6155] done synthesizing module 'StreamGenerator' (10#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:407]
INFO: [Synth 8-6157] synthesizing module 'Tokenizer' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Tokenizer.v:107]
INFO: [Synth 8-6157] synthesizing module 'tokenizerShiftRegister32bits' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Tokenizer.v:83]
INFO: [Synth 8-6155] done synthesizing module 'tokenizerShiftRegister32bits' (11#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Tokenizer.v:83]
INFO: [Synth 8-6157] synthesizing module 'Tokenizer_fsm' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Tokenizer.v:1]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'Tokenizer_fsm' (12#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Tokenizer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Tokenizer' (13#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Tokenizer.v:107]
INFO: [Synth 8-6157] synthesizing module 'Packetizer' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Packetizer.v:147]
INFO: [Synth 8-6157] synthesizing module 'Packetizer_fsm' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Packetizer.v:55]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Packetizer.v:90]
INFO: [Synth 8-6155] done synthesizing module 'Packetizer_fsm' (14#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Packetizer.v:55]
INFO: [Synth 8-6157] synthesizing module 'delay_line_8x32bits' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Packetizer.v:25]
INFO: [Synth 8-6157] synthesizing module 'register_32bits' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:134]
INFO: [Synth 8-6155] done synthesizing module 'register_32bits' (15#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:134]
INFO: [Synth 8-6155] done synthesizing module 'delay_line_8x32bits' (16#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Packetizer.v:25]
INFO: [Synth 8-6157] synthesizing module 'shift_reg_9bits' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:152]
INFO: [Synth 8-6155] done synthesizing module 'shift_reg_9bits' (17#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:152]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_1bit' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:123]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_1bit' (18#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:123]
INFO: [Synth 8-6157] synthesizing module 'select_synchronizer' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Packetizer.v:2]
INFO: [Synth 8-6155] done synthesizing module 'select_synchronizer' (19#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Packetizer.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Packetizer' (20#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Packetizer.v:147]
INFO: [Synth 8-6155] done synthesizing module 'StreamPipeline' (21#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamPipeline.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'HSDATA' does not match port width (2) of module 'StreamPipeline' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/axi_gyro_hsi_v1_0_S00_AXI.v:468]
WARNING: [Synth 8-3848] Net DBG0_int in module/entity axi_gyro_hsi_v1_0_S00_AXI does not have driver. [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/axi_gyro_hsi_v1_0_S00_AXI.v:110]
WARNING: [Synth 8-3848] Net DBG1 in module/entity axi_gyro_hsi_v1_0_S00_AXI does not have driver. [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/axi_gyro_hsi_v1_0_S00_AXI.v:32]
WARNING: [Synth 8-3848] Net DBG2 in module/entity axi_gyro_hsi_v1_0_S00_AXI does not have driver. [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/axi_gyro_hsi_v1_0_S00_AXI.v:33]
WARNING: [Synth 8-3848] Net DBG3 in module/entity axi_gyro_hsi_v1_0_S00_AXI does not have driver. [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/axi_gyro_hsi_v1_0_S00_AXI.v:34]
WARNING: [Synth 8-3848] Net DBG4 in module/entity axi_gyro_hsi_v1_0_S00_AXI does not have driver. [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/axi_gyro_hsi_v1_0_S00_AXI.v:35]
INFO: [Synth 8-6155] done synthesizing module 'axi_gyro_hsi_v1_0_S00_AXI' (22#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/axi_gyro_hsi_v1_0_S00_AXI.v:11]
WARNING: [Synth 8-350] instance 'axi_gyro_hsi_v1_0_S00_AXI_inst' of module 'axi_gyro_hsi_v1_0_S00_AXI' requires 31 connections, but only 21 given [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/hdl/axi_gyro_hsi_v1_0.v:61]
WARNING: [Synth 8-3848] Net MCK in module/entity axi_gyro_hsi_v1_0 does not have driver. [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/hdl/axi_gyro_hsi_v1_0.v:19]
WARNING: [Synth 8-3848] Net HSICKA0 in module/entity axi_gyro_hsi_v1_0 does not have driver. [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/hdl/axi_gyro_hsi_v1_0.v:20]
WARNING: [Synth 8-3848] Net HSICKA1 in module/entity axi_gyro_hsi_v1_0 does not have driver. [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/hdl/axi_gyro_hsi_v1_0.v:21]
WARNING: [Synth 8-3848] Net DBG0 in module/entity axi_gyro_hsi_v1_0 does not have driver. [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/hdl/axi_gyro_hsi_v1_0.v:25]
WARNING: [Synth 8-3848] Net DBG1 in module/entity axi_gyro_hsi_v1_0 does not have driver. [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/hdl/axi_gyro_hsi_v1_0.v:26]
WARNING: [Synth 8-3848] Net DBG2 in module/entity axi_gyro_hsi_v1_0 does not have driver. [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/hdl/axi_gyro_hsi_v1_0.v:27]
WARNING: [Synth 8-3848] Net DBG3 in module/entity axi_gyro_hsi_v1_0 does not have driver. [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/hdl/axi_gyro_hsi_v1_0.v:28]
WARNING: [Synth 8-3848] Net DBG4 in module/entity axi_gyro_hsi_v1_0 does not have driver. [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/hdl/axi_gyro_hsi_v1_0.v:29]
INFO: [Synth 8-6155] done synthesizing module 'axi_gyro_hsi_v1_0' (23#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/hdl/axi_gyro_hsi_v1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gyro_hsi_0_0' (24#1) [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ip/design_1_axi_gyro_hsi_0_0/synth/design_1_axi_gyro_hsi_0_0.v:57]
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0_S00_AXI has unconnected port DBG1
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0_S00_AXI has unconnected port DBG2
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0_S00_AXI has unconnected port DBG3
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0_S00_AXI has unconnected port DBG4
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0_S00_AXI has unconnected port HSIA0
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0_S00_AXI has unconnected port HSIA1
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0 has unconnected port MCK
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0 has unconnected port HSICKA0
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0 has unconnected port HSICKA1
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0 has unconnected port DBG0
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0 has unconnected port DBG1
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0 has unconnected port DBG2
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0 has unconnected port DBG3
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0 has unconnected port DBG4
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0 has unconnected port HSIA0
WARNING: [Synth 8-3331] design axi_gyro_hsi_v1_0 has unconnected port HSIA1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 411.777 ; gain = 150.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.777 ; gain = 150.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.777 ; gain = 150.664
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 769.871 ; gain = 2.566
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 769.871 ; gain = 508.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 769.871 ; gain = 508.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 769.871 ; gain = 508.758
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'StreamGenerator_fsm'
INFO: [Synth 8-5544] ROM "load_state_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "HSCK" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en_cntr_samples" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en_cntr_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load_cntr_samples" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load_cntr_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "free_run" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Tokenizer_fsm'
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_HSCK" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Packetizer_fsm'
INFO: [Synth 8-5544] ROM "rst_sr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inj" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                    0000000000001 |                             0000
                     S12 |                    0000000000010 |                             1100
                      S1 |                    0000000000100 |                             0001
                      S2 |                    0000000001000 |                             0010
                      S3 |                    0000000010000 |                             0011
                      S4 |                    0000000100000 |                             0100
                      S5 |                    0000001000000 |                             0101
                      S6 |                    0000010000000 |                             0110
                      S7 |                    0000100000000 |                             0111
                      S8 |                    0001000000000 |                             1000
                      S9 |                    0010000000000 |                             1001
                     S11 |                    0100000000000 |                             1011
                     S10 |                    1000000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'StreamGenerator_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'load_state_data_reg' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/StreamGenerator.v:202]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                      S3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Tokenizer_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                      S3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Packetizer_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 769.871 ; gain = 508.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 14    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 5     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module demux_1_to_4_pol 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module register_2bits 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module register_16bits 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module downCounter16Bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
Module downCounter8Bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
Module serializer17bits 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module StreamGenerator_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 8     
	  13 Input      1 Bit        Muxes := 5     
Module StreamGenerator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tokenizerShiftRegister32bits 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module Tokenizer_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module Tokenizer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Packetizer_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module register_32bits 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module shift_reg_9bits 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module mux_2x1_1bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module select_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_gyro_hsi_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_Packetizer/delayLine/Reg0/data_out_reg was removed.  [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:144]
WARNING: [Synth 8-6014] Unused sequential element inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_Packetizer/delayLine/Reg1/data_out_reg was removed.  [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:144]
WARNING: [Synth 8-6014] Unused sequential element inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_Packetizer/delayLine/Reg2/data_out_reg was removed.  [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:144]
WARNING: [Synth 8-6014] Unused sequential element inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_Packetizer/delayLine/Reg3/data_out_reg was removed.  [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:144]
WARNING: [Synth 8-6014] Unused sequential element inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_Packetizer/delayLine/Reg4/data_out_reg was removed.  [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:144]
WARNING: [Synth 8-6014] Unused sequential element inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_Packetizer/delayLine/Reg5/data_out_reg was removed.  [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:144]
WARNING: [Synth 8-6014] Unused sequential element inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_Packetizer/delayLine/Reg6/data_out_reg was removed.  [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:144]
WARNING: [Synth 8-6014] Unused sequential element inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_Packetizer/delayLine/Reg7/data_out_reg was removed.  [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:144]
WARNING: [Synth 8-6014] Unused sequential element inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_Packetizer/Reg9/data_out_reg was removed.  [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/gyro_basics.v:144]
INFO: [Synth 8-5546] ROM "inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design design_1_axi_gyro_hsi_0_0 has unconnected port MCK
WARNING: [Synth 8-3331] design design_1_axi_gyro_hsi_0_0 has unconnected port HSICKA0
WARNING: [Synth 8-3331] design design_1_axi_gyro_hsi_0_0 has unconnected port HSICKA1
WARNING: [Synth 8-3331] design design_1_axi_gyro_hsi_0_0 has unconnected port DBG0
WARNING: [Synth 8-3331] design design_1_axi_gyro_hsi_0_0 has unconnected port DBG1
WARNING: [Synth 8-3331] design design_1_axi_gyro_hsi_0_0 has unconnected port DBG2
WARNING: [Synth 8-3331] design design_1_axi_gyro_hsi_0_0 has unconnected port DBG3
WARNING: [Synth 8-3331] design design_1_axi_gyro_hsi_0_0 has unconnected port DBG4
WARNING: [Synth 8-3331] design design_1_axi_gyro_hsi_0_0 has unconnected port HSIA0
WARNING: [Synth 8-3331] design design_1_axi_gyro_hsi_0_0 has unconnected port HSIA1
WARNING: [Synth 8-3331] design design_1_axi_gyro_hsi_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_axi_gyro_hsi_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_axi_gyro_hsi_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_axi_gyro_hsi_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_axi_gyro_hsi_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_axi_gyro_hsi_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/axi_gyro_hsi_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/axi_gyro_hsi_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_gyro_hsi_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_gyro_hsi_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/axi_gyro_hsi_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_gyro_hsi_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/axi_gyro_hsi_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_axi_gyro_hsi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_gyro_hsi_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_axi_gyro_hsi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_gyro_hsi_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_axi_gyro_hsi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_gyro_hsi_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_axi_gyro_hsi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_gyro_hsi_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_axi_gyro_hsi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_gyro_hsi_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_axi_gyro_hsi_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 769.871 ; gain = 508.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 771.824 ; gain = 510.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 772.121 ; gain = 511.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 784.152 ; gain = 523.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 784.152 ; gain = 523.039
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net n_0_116 with 1st driver pin 'i_116/O' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Packetizer.v:20]
CRITICAL WARNING: [Synth 8-3352] multi-driven net n_0_116 with 2nd driver pin 'i_115/O' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Packetizer.v:20]
CRITICAL WARNING: [Synth 8-3352] multi-driven net n_0_116 with 3rd driver pin 'i_114/O' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Packetizer.v:20]
CRITICAL WARNING: [Synth 8-3352] multi-driven net n_0_116 with 4th driver pin 'i_113/O' [c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.srcs/sources_1/bd/design_1/ipshared/2960/src/Packetizer.v:20]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 784.152 ; gain = 523.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 784.152 ; gain = 523.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 784.152 ; gain = 523.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 784.152 ; gain = 523.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 784.152 ; gain = 523.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_axi_gyro_hsi_0_0 | inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_Packetizer/SR9/out_reg[7] | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+--------------------------+----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     2|
|3     |LUT2   |    27|
|4     |LUT3   |    69|
|5     |LUT4   |    64|
|6     |LUT5   |     6|
|7     |LUT6   |    85|
|8     |SRL16E |     1|
|9     |FDCE   |   106|
|10    |FDPE   |    35|
|11    |FDRE   |   184|
|12    |FDSE   |     2|
|13    |LD     |     1|
|14    |LDC    |    33|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+------+
|      |Instance                           |Module                       |Cells |
+------+-----------------------------------+-----------------------------+------+
|1     |top                                |                             |   619|
|2     |  inst                             |axi_gyro_hsi_v1_0            |   618|
|3     |    axi_gyro_hsi_v1_0_S00_AXI_inst |axi_gyro_hsi_v1_0_S00_AXI    |   618|
|4     |      GYRO_ADC_OUT_STREAM          |StreamPipeline               |   389|
|5     |        GYRO_Packetizer            |Packetizer                   |    22|
|6     |          FSM                      |Packetizer_fsm               |     6|
|7     |          SR9                      |shift_reg_9bits              |    14|
|8     |          syncMuxSel               |select_synchronizer          |     2|
|9     |        GYRO_StreamGenerator       |StreamGenerator              |   327|
|10    |          CNTR_DATA                |downCounter8Bits             |    31|
|11    |          CNTR_SAMPLES             |downCounter16Bits            |   145|
|12    |          FSM                      |StreamGenerator_fsm          |    58|
|13    |          NSAMPLES_REG             |register_16bits              |    17|
|14    |          SR                       |serializer17bits             |    67|
|15    |          STATE_REG                |register_2bits               |     4|
|16    |          ff0                      |dff                          |     2|
|17    |          ff1                      |dff_0                        |     2|
|18    |          ff2                      |dff_1                        |     1|
|19    |        GYRO_Tokenizer             |Tokenizer                    |    40|
|20    |          FSM                      |Tokenizer_fsm                |     6|
|21    |          SR                       |tokenizerShiftRegister32bits |    34|
+------+-----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 784.152 ; gain = 523.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 784.152 ; gain = 164.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 784.152 ; gain = 523.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 33 instances

INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 90 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 795.746 ; gain = 539.902
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.runs/design_1_axi_gyro_hsi_0_0_synth_1/design_1_axi_gyro_hsi_0_0.dcp' has been generated.
