Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 15 10:53:34 2024
| Host         : ECEB-3022-11 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_wrapper_control_sets_placed.rpt
| Design       : bd_wrapper
| Device       : xc7s50
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   793 |
|    Minimum number of control sets                        |   646 |
|    Addition due to synthesis replication                 |    51 |
|    Addition due to physical synthesis replication        |    96 |
| Unused register locations in slices containing registers |  2652 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   793 |
| >= 0 to < 4        |   153 |
| >= 4 to < 6        |   137 |
| >= 6 to < 8        |    77 |
| >= 8 to < 10       |   105 |
| >= 10 to < 12      |    24 |
| >= 12 to < 14      |    35 |
| >= 14 to < 16      |    10 |
| >= 16              |   252 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3757 |         1152 |
| No           | No                    | Yes                    |             213 |           74 |
| No           | Yes                   | No                     |            1648 |          726 |
| Yes          | No                    | No                     |            3910 |          953 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            5069 |         1507 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                     Clock Signal                                    |                                                                                                                         Enable Signal                                                                                                                         |                                                                                           Set/Reset Signal                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                  |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                            |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                              |                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/update_idle                                                                                                                              | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                            |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                            |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Read_Req                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                            |                1 |              1 |         1.00 |
|  bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | bd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                               | bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                           |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[31]_i_1_n_0                                                                                       |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                            |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                                            |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                  |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg[2]_0[0]                                                                                                | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                            |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                             |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                                                                                     | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                         |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                  | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                              | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                           |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                                            |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
| ~bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                   | bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                          |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                  |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset                                                                                                                                            |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset                                                                                                                                            |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                       | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              1 |         1.00 |
|  bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                     | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                            |                1 |              1 |         1.00 |
|  bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                     | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                            |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset                                                                                                                                             |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_fpu_i_reg_0                                                                                                               |                1 |              1 |         1.00 |
|  bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                     | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                               |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                            |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                              |                1 |              1 |         1.00 |
|  bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                     | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                            |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
| ~bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                     |                                                                                                                                                                                                                                                               | bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                      |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                  |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/ENB                                                                                                                                      | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                            |                2 |              2 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/s_axi_rvalid                                                                                                                                                                                         | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                            |                1 |              2 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                  |                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_TLBX_instr_reg[0]                                                                                                           | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                              |                1 |              2 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[3]_i_1_n_0                                                                                                                                                | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                            |                1 |              2 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[3]_i_1_n_0                                                                                                                                                  | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                            |                1 |              2 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                   |                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                            |                1 |              2 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst/E[0]                                                                                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                            |                1 |              2 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/ENB                                                                                                                                      | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                            |                2 |              2 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                                     | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                            |                1 |              2 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                                     | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                            |                1 |              2 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg0                                                                                    | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                            |                1 |              2 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg0                                                                                    | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                            |                1 |              2 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                              |                1 |              2 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/Using_FPGA.Native_2[0]                                                                                         | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                            |                2 |              2 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                              |                2 |              2 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                            |                1 |              2 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                         |                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                         |                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                  |                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                            |                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                          |                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                          |                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                 |                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                            |                1 |              2 |         2.00 |
|  bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                     | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                    |                1 |              2 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |                1 |              2 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/valid_Req_XX_reg[0]                                                                                            | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                            |                1 |              2 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                 |                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/Using_FPGA.Native_1[0]                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                              |                3 |              3 |         1.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4                                                                                     |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                         |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                         |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s01_nodes/s01_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                         |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                       | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/E[0]                                                                                                                                                                            | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                            |                2 |              3 |         1.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/E[0]                                                                                                                                                                            | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                           |                2 |              3 |         1.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                   | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                            |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                            |                2 |              3 |         1.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst/E[0]                                                                                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                              |                2 |              3 |         1.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                     |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                        | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[1][0]                                                                                                                   |                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             |                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                             |                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                4 |              4 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                |                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/update_idle                                                                    |                1 |              4 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                              | bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                       |                1 |              4 |         4.00 |
|  bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                     | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                 |                                                                                                                                                                                                     |                4 |              4 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              4 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                         |                1 |              4 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                   |                1 |              4 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                  | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                1 |              4 |         4.00 |
|  bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                     | bd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                                   | bd_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                           | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                3 |              4 |         1.33 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                    | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_ZPR_instr_reg[0]                                                                                                            | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                            |                1 |              4 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                   | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                2 |              4 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 |                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                             | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                1 |              4 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/cacheline_cnt_reg[0]_0[0]                                                                                                                | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                            |                2 |              4 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                       |                1 |              4 |         4.00 |
| ~bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                     |                                                                                                                                                                                                                                                               | bd_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                2 |              4 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              4 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                       |                1 |              4 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                   |                1 |              4 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                   | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                |                1 |              4 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                              |                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                           |                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                         | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                   |                1 |              4 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/valid_Req_XX_reg[0]                                                                                            | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                            |                1 |              4 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                    | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                   |                2 |              4 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                            |                3 |              4 |         1.33 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                            | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                1 |              4 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                2 |              4 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |              4 |         1.33 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                           |                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                1 |              4 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                   | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                2 |              4 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                     | bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                            |                1 |              4 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                2 |              4 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                      | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              4 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out2                                                       | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                          | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              4 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                             |                2 |              4 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                         |                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                |                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                1 |              4 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                    | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                1 |              4 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                                                                        | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                            |                2 |              4 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              4 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              4 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0[0]                                                                                                                                                | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                     | bd_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                   |                1 |              4 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                2 |              4 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                2 |              4 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                  | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                            |                1 |              4 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/rst_mig_7series_0_166M/U0/EXT_LPF/lpf_int                                                                                                                                                      |                2 |              4 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              4 |         1.33 |
|  bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | bd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                              | bd_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                              | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                            |                1 |              4 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                    | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                            |                2 |              4 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                                    | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                            |                2 |              4 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |         2.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |         5.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                3 |              5 |         1.67 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                |                3 |              5 |         1.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |         2.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    |                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg_inv_0                                                                                                                                  | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              5 |         5.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                     | bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                            |                1 |              5 |         5.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                |                3 |              5 |         1.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                       | bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                2 |              5 |         2.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                          |                1 |              5 |         5.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                5 |              5 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                |                3 |              5 |         1.67 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                | bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                            |                1 |              5 |         5.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                   |                3 |              5 |         1.67 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                            |                2 |              5 |         2.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                          |                1 |              5 |         5.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state_reg[m_valid_i]_1[0]                                                                                                                                                                           | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                          |                1 |              5 |         5.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/read_req_granted                                                                                                                         |                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_4[0]                                                                                                |                1 |              5 |         5.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                           |                2 |              5 |         2.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_TLBX_instr_reg[0]                                                                                                           | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                            |                2 |              5 |         2.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/ex_Sel_SPR_TLBHI_l                                                   |                1 |              5 |         5.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |         5.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_1[0]                                                                                                                                         | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/SR[0]                                                                                                |                3 |              5 |         1.67 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/FSM_sequential_State_reg[4]                                                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_11                                                                                                                                           |                2 |              5 |         2.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                              | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                              |                2 |              5 |         2.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Stream_Data_Valid                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Addr_Counter[4].FDRE_I/Use_Async_Reset.sync_reset_reg                              |                2 |              5 |         2.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                          |                2 |              5 |         2.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                            |                1 |              5 |         5.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                        |                3 |              5 |         1.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                     | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                            |                1 |              5 |         5.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                       | bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                3 |              5 |         1.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                       | bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                |                1 |              5 |         5.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                                                                        | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                            |                1 |              5 |         5.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                       | bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                |                1 |              5 |         5.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                      | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                4 |              5 |         1.25 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                       | bd_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                |                1 |              5 |         5.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                       | bd_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                |                2 |              5 |         2.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                           |                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                    |                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                       | bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                |                1 |              5 |         5.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                  | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              5 |         5.00 |
|  bd_i/clk_wiz_1/inst/clk_out2                                                       |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                3 |              5 |         1.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              5 |         2.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                       |                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                2 |              5 |         2.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__1_n_0                                                                                                                            | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                2 |              5 |         2.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                   | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                3 |              5 |         1.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                2 |              5 |         2.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              5 |         1.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                     |                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Decode_I/ex_bt_hit_hold                                                                                                                                      |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              6 |         6.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1__0_n_0                                                                                              | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                            |                3 |              6 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                            |                3 |              6 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                     | bd_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                          |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                    | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              6 |         6.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1_n_0                                                                                                                              | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                    | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |              6 |         1.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                                              | bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                              |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                         | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                    | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push67_out                                                                                                                                           |                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/rst_mig_7series_0_166M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                 | bd_i/rst_mig_7series_0_166M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                |                1 |              6 |         6.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                     | bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                          |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                      |                3 |              6 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                            |                3 |              6 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                          | bd_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                           |                1 |              6 |         6.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | bd_i/axi_smc/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                             |                1 |              6 |         6.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                         | bd_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                          |                1 |              6 |         6.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[5]_i_1_n_0                                                   |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                   | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                2 |              6 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                          |                2 |              6 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                           | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                          |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                                                              | bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                              |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              6 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              6 |         6.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |              6 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                      |                3 |              6 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                |                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                           | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              6 |         6.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                1 |              6 |         6.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                         |                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqa2_carry_compare_mask_I1/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                           | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Counter_D[0]_i_1_n_0                                                                                                |                1 |              6 |         6.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |         6.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                              | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                   | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                      |                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              6 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              6 |         3.00 |
|  bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | bd_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                              |                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              6 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                     | bd_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                          |                2 |              6 |         3.00 |
|  bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | bd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                               |                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Using_MMU_Write.ex_move_to_TLBSX_instr                               |                1 |              6 |         6.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | bd_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                    |                1 |              6 |         6.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/E[0]                                                                                                                                                                            | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                            |                2 |              6 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2                                                                                                                                                       |                                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                                              | bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                              |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                                                              | bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                              |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                       | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                    | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                     | bd_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                          |                2 |              6 |         3.00 |
|  bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                             |                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                     | bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                          |                3 |              7 |         2.33 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                     | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                4 |              7 |         1.75 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read[6]_i_1_n_0                                                                                                                                  | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              7 |         3.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                    |                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                2 |              7 |         3.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                               |                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                               |                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                           |                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                | bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                      |                1 |              7 |         7.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_is_1_i_1_n_0                                                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                            |                2 |              7 |         3.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | bd_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                3 |              7 |         2.33 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                3 |              7 |         2.33 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                         | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                            |                2 |              7 |         3.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/victim_addr[7]_1                                                                                  |                2 |              8 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                          | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                   |                2 |              8 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                3 |              8 |         2.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                          | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                   |                2 |              8 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |         2.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                4 |              8 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |         2.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                              |                2 |              8 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                     | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                   |                3 |              8 |         2.67 |
|  bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                          |                                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/areset_r_0                                                                                                                              |                2 |              8 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                2 |              8 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/areset_r_0                                                                                                                              |                2 |              8 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                         | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                            |                4 |              8 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r_0                                                                                                                              |                2 |              8 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                  | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                            |                3 |              8 |         2.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                            |                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][7][0]                                                                                              | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                4 |              8 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                           | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                            |                1 |              8 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              8 |         2.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                              |                2 |              8 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads02_out                                                              |                3 |              8 |         2.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                   |                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                         | bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                            |                3 |              8 |         2.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | bd_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              8 |         2.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                2 |              8 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/E[0]                                                                                                                                                           | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                            |                3 |              8 |         2.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                         |                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                2 |              8 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                            |                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_0                                                                                                                                                                         | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                           |                5 |              8 |         1.60 |
|  bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                         |                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                                    | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                       |                2 |              8 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                   | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                            |                3 |              8 |         2.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                      | bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                4 |              8 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                       | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                4 |              8 |         2.00 |
|  bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                     | bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                           |                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                      | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                   |                3 |              8 |         2.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                            |                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |         2.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                      | bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                4 |              8 |         2.00 |
| ~bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                     | bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                          |                                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                         | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                4 |              8 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                      | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              8 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                4 |              8 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              9 |         2.25 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                6 |              9 |         1.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                              | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                4 |              9 |         2.25 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                 | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                4 |              9 |         2.25 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                                            | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                           |                2 |              9 |         4.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                                                                                     |                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                                                                                     |                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                                                                                     |                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                              | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                   |                4 |              9 |         2.25 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg[2]_0[0]                                                                                                | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                            |                5 |              9 |         1.80 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                5 |              9 |         1.80 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/E[0]                                                                                                                                        | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                            |                2 |              9 |         4.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                3 |              9 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |         4.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                4 |              9 |         2.25 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                            |                3 |              9 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                       | bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                       |                3 |              9 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                3 |              9 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                    | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                            |                2 |              9 |         4.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                            |                3 |              9 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                               | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                          |                2 |              9 |         4.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                        | bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                3 |              9 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                2 |              9 |         4.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                3 |              9 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                   | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                4 |              9 |         2.25 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0                                                                                                       |                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                5 |              9 |         1.80 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                4 |              9 |         2.25 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                3 |              9 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                6 |              9 |         1.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                5 |              9 |         1.80 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                            |                5 |              9 |         1.80 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                5 |              9 |         1.80 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                4 |              9 |         2.25 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              9 |         2.25 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                5 |              9 |         1.80 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                     | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                            |                3 |             10 |         3.33 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |             10 |         2.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/Using_FPGA.Native_2[0]                                                                                         | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_11                                                                                                                                           |                3 |             10 |         3.33 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/valid_Req_XX_reg[0]                                                                                            | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_11                                                                                                                                           |                2 |             10 |         5.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                5 |             10 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                           |                6 |             10 |         1.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                              |                3 |             10 |         3.33 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                              |                3 |             10 |         3.33 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/Using_FPGA.Native_2[0]                                                                                         | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                            |                4 |             10 |         2.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                3 |             10 |         3.33 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Use_FPU.mem_FPU_Flags_6_cmb1                                                                                  |                4 |             10 |         2.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                4 |             10 |         2.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                                      | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                   |                5 |             10 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                5 |             10 |         2.00 |
|  bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                   |                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                8 |             10 |         1.25 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                    | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                4 |             10 |         2.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/valid_Req_XX_reg[0]                                                                                            | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                            |                2 |             11 |         5.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                  |                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                         |                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[1]_i_1_n_0                                                                                                                                             | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                            |                2 |             11 |         5.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                       |                4 |             11 |         2.75 |
|  bd_i/clk_wiz_1/inst/clk_out2                                                       | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                              | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                  |                3 |             11 |         3.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                             | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                5 |             11 |         2.20 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                                                                                  | bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                |                3 |             12 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                8 |             12 |         1.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                                                                                  | bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                |                4 |             12 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                5 |             12 |         2.40 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                | bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                               |                4 |             12 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                               |                3 |             12 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                     |               12 |             12 |         1.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                | bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                               |                5 |             12 |         2.40 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                    | bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                |                3 |             12 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                               |                4 |             12 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                                    | bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                |                4 |             12 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                            |                7 |             12 |         1.71 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                | bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                               |                5 |             12 |         2.40 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                  | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                5 |             12 |         2.40 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                               |                4 |             12 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out2                                                       | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                  | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                3 |             12 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                4 |             12 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                               |                4 |             12 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                | bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                               |                4 |             12 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                              | bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                |                3 |             12 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                    | bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                |                4 |             12 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                                                                                  | bd_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                |                4 |             12 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                3 |             12 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                                                                                  | bd_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                |                4 |             12 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                                                                                  | bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                |                4 |             12 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                4 |             12 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                4 |             12 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                            |                4 |             13 |         3.25 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/Using_FPGA.Native_1[0]                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                            |                7 |             13 |         1.86 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_10[0]                                                                                                           |                2 |             13 |         6.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_ESR_I_reg_0[0]                                                                                                         |                4 |             13 |         3.25 |
|  bd_i/clk_wiz_1/inst/clk_out2                                                       |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                3 |             13 |         4.33 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                7 |             13 |         1.86 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                         |                                                                                                                                                                                                     |                4 |             14 |         3.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                              |                                                                                                                                                                                                     |                4 |             14 |         3.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                |                                                                                                                                                                                                     |                6 |             14 |         2.33 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                 |                                                                                                                                                                                                     |                5 |             14 |         2.80 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/Using_FPGA.Native_2[0]                                                                                         | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                            |                3 |             14 |         4.67 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                            |                7 |             14 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                8 |             15 |         1.88 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                     |                5 |             15 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TagInvalA                                                                                                                                                                     | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_11                                                                                                                                           |                7 |             15 |         2.14 |
|  bd_i/clk_wiz_1/inst/clk_out2                                                       |                                                                                                                                                                                                                                                               | sys_rst_IBUF                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[0].Serial_Interface_3.address_data_hit_1/Addr_Compare[0].Addr_SRLC16E_I/which_pc[0]                          |                                                                                                                                                                                                     |               15 |             16 |         1.07 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_offset_reg[0]_0                                                                                                                                            |                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                5 |             16 |         3.20 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[0].Serial_Interface_2.address_data_hit_2/Addr_Compare[0].Addr_SRLC16E_I/which_pc[0]                          |                                                                                                                                                                                                     |               15 |             16 |         1.07 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                4 |             16 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                   |                7 |             16 |         2.29 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                            |                3 |             17 |         5.67 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                            |               10 |             19 |         1.90 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                            |                7 |             20 |         2.86 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                  | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_6[0]                                                                                                |                8 |             20 |         2.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[10]_i_1_n_0                                                                                       |                6 |             21 |         3.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                            |                7 |             21 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/stream_request_wanted_reg[0][0]                                                                                                             | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                            |                6 |             22 |         3.67 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                            |                6 |             22 |         3.67 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/InputCmp                                                                                                                                                                      |                                                                                                                                                                                                     |               10 |             22 |         2.20 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg[2]_0[0]                                                                                                | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                            |               10 |             22 |         2.20 |
|  bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                |                                                                                                                                                                                                                                                               | bd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                     |                5 |             23 |         4.60 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                7 |             23 |         3.29 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               13 |             23 |         1.77 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                8 |             23 |         2.88 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                            | bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                |                7 |             24 |         3.43 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                        | bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                |                9 |             24 |         2.67 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[0]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                     |                4 |             24 |         6.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/E[0]                                                                                                                                                                                             | bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                               |                8 |             24 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                             | bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                               |                9 |             24 |         2.67 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                              | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                                             |                7 |             24 |         3.43 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                             | bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                               |                9 |             24 |         2.67 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                            |                9 |             24 |         2.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                            | bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                |                7 |             24 |         3.43 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                   | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                8 |             24 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                           |                7 |             24 |         3.43 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/E[0]                                                                                                                                                                                             | bd_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                               |                9 |             24 |         2.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                        | bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                |               10 |             24 |         2.40 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                            | bd_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                |                8 |             24 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                     |                                                                                                                                                                                                     |                5 |             24 |         4.80 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                             | bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                               |                9 |             24 |         2.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                        | bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                |                9 |             24 |         2.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                8 |             25 |         3.12 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               11 |             25 |         2.27 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_0                                                                                                                                                                |                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_1                                                                                                                                                                |                                                                                                                                                                                                     |                5 |             25 |         5.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                         | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                           |                8 |             25 |         3.12 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               16 |             25 |         1.56 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_2[0]                                                                                                                                                             |                                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                7 |             26 |         3.71 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_4[0]                                                                                                                            |                                                                                                                                                                                                     |                9 |             26 |         2.89 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |               10 |             26 |         2.60 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_3                                                                                                                               |                                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_1                                                                                                                               |                                                                                                                                                                                                     |               11 |             26 |         2.36 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/E[0]                                                                                                                                                                          |                                                                                                                                                                                                     |                8 |             26 |         3.25 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_0[0]                                                                                                                            |                                                                                                                                                                                                     |                9 |             26 |         2.89 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                     |               10 |             26 |         2.60 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_6[0]                                                                                                                            |                                                                                                                                                                                                     |                6 |             26 |         4.33 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_5                                                                                                                               |                                                                                                                                                                                                     |                6 |             26 |         4.33 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]                                                                                                                                 |                                                                                                                                                                                                     |                9 |             26 |         2.89 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_2[0]                                                                                                                            |                                                                                                                                                                                                     |                8 |             26 |         3.25 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                         |                6 |             26 |         4.33 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_1[0]                                                                                                                                         | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[1]                                                                                                                              |                8 |             27 |         3.38 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                              |                                                                                                                                                                                                     |                5 |             27 |         5.40 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                |                9 |             27 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                            |                6 |             27 |         4.50 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                | bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                |                6 |             28 |         4.67 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               12 |             29 |         2.42 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                   | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                           |                4 |             29 |         7.25 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                            |                7 |             29 |         4.14 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                                                          |                                                                                                                                                                                                     |               13 |             30 |         2.31 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/s_axi_rvalid                                                                                                                                                                                         | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                            |               10 |             30 |         3.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                            |               15 |             30 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |               14 |             30 |         2.14 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                     |                4 |             31 |         7.75 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_Stream.clear_stream_cache_hold_reg_2[0]                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                            |                9 |             31 |         3.44 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                     |                5 |             31 |         6.20 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                     |                5 |             31 |         6.20 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                     |                6 |             31 |         5.17 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1136]_i_1__2_n_0                                                                                                                                                                        |                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                |                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                               |                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                               |                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                |                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                 |                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/p_37_in                                                                                            |                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                           | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                       |                8 |             32 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                          |                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1_n_0                            |               13 |             32 |         2.46 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_5[0]                                                                                                |                8 |             32 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                  |               10 |             32 |         3.20 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/lopt_7                                                                                                          | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EAR_I_reg_0[0]                                                                                                         |                8 |             32 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/block_bypass_read_reg[0]                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                            |                8 |             32 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                  |                7 |             32 |         4.57 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_3[0]                                                                                                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                              |                7 |             32 |         4.57 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Valid_Data                                                                                                                                                  |                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                              |                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |               15 |             32 |         2.13 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/SR[0]                                                 |               13 |             32 |         2.46 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/wb_dlmb_valid_read_data0                                                                                                                                     |                8 |             32 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                               |                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                               |                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                 |                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1136]_i_1__1_n_0                                                                                                                                                                        |                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                     |                9 |             33 |         3.67 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                                                                               |                                                                                                                                                                                                     |               10 |             33 |         3.30 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                               |                                                                                                                                                                                                     |               10 |             33 |         3.30 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                            |               18 |             33 |         1.83 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                           |               12 |             33 |         2.75 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               13 |             33 |         2.54 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                             | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_2[0]                                                                                                |                9 |             33 |         3.67 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                 |                                                                                                                                                                                                     |                9 |             33 |         3.67 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                     |               10 |             33 |         3.30 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               14 |             33 |         2.36 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                     |                8 |             33 |         4.12 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |               13 |             33 |         2.54 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                     |                9 |             34 |         3.78 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                     |               12 |             34 |         2.83 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/update_idle                                                                                                                              | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                            |               15 |             34 |         2.27 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |               21 |             35 |         1.67 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[6]_5                                                                                                                            | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/victim_addr[7]_1                                                                                  |                6 |             36 |         6.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                     |                8 |             36 |         4.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[4]_6                                                                                                                            | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/victim_addr[7]_1                                                                                  |                6 |             36 |         6.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[5]_2                                                                                                                            | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/victim_addr[7]_1                                                                                  |                5 |             36 |         7.20 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[2]_7                                                                                                                            | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/victim_addr[7]_1                                                                                  |                6 |             36 |         6.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                     |                5 |             36 |         7.20 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[1]_4                                                                                                                            | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/victim_addr[7]_1                                                                                  |                6 |             36 |         6.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                            |                                                                                                                                                                                                     |                6 |             36 |         6.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum36_out                                                                                                                                     |                                                                                                                                                                                                     |                8 |             36 |         4.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                     |                5 |             36 |         7.20 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                         |                                                                                                                                                                                                     |                7 |             36 |         5.14 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum36_out                                                                                                                                     |                                                                                                                                                                                                     |                9 |             36 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                            |                                                                                                                                                                                                     |                7 |             36 |         5.14 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                     |                6 |             36 |         6.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                     |                6 |             36 |         6.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0                                                                                                                                         |                                                                                                                                                                                                     |               10 |             36 |         3.60 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_1[0]                                                                                                |               10 |             36 |         3.60 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                     |                8 |             36 |         4.50 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                 |                                                                                                                                                                                                     |                6 |             36 |         6.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[0]_8                                                                                                                            | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/victim_addr[7]_1                                                                                  |                7 |             36 |         5.14 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[3]_3                                                                                                                            | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/victim_addr[7]_1                                                                                  |                7 |             36 |         5.14 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                     |                9 |             36 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[7][0]_i_2_n_0                                                                                                                   | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/victim_addr[7]_1                                                                                  |                6 |             36 |         6.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                         |                                                                                                                                                                                                     |               13 |             36 |         2.77 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                               |                                                                                                                                                                                                     |                9 |             37 |         4.11 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                     |                5 |             37 |         7.40 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                     |                5 |             37 |         7.40 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Read_Req                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                            |               14 |             37 |         2.64 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                |                                                                                                                                                                                                     |                7 |             37 |         5.29 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                     |                8 |             37 |         4.62 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                        |                                                                                                                                                                                                     |                7 |             37 |         5.29 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                     |                6 |             37 |         6.17 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                     |                6 |             37 |         6.17 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                 |                                                                                                                                                                                                     |               10 |             38 |         3.80 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                               |                                                                                                                                                                                                     |                7 |             38 |         5.43 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                |                                                                                                                                                                                                     |                6 |             38 |         6.33 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                            |               19 |             38 |         2.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                        |                                                                                                                                                                                                     |                7 |             38 |         5.43 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                     |                9 |             38 |         4.22 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state_reg[1]_1[0]                                                         |                                                                                                                                                                                                     |               11 |             39 |         3.55 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                     |                9 |             39 |         4.33 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                            |               20 |             39 |         1.95 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                     |               10 |             39 |         3.90 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                |                                                                                                                                                                                                     |                8 |             40 |         5.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                     |                5 |             40 |         8.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                               |                                                                                                                                                                                                     |                9 |             40 |         4.44 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                     |                9 |             40 |         4.44 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                     |               10 |             40 |         4.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               20 |             41 |         2.05 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/write_req_granted                                                                                                                        |                                                                                                                                                                                                     |                7 |             42 |         6.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                  |                                                                                                                                                                                                     |                9 |             42 |         4.67 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                 |                                                                                                                                                                                                     |                8 |             42 |         5.25 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               24 |             42 |         1.75 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                 |                                                                                                                                                                                                     |                9 |             43 |         4.78 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                                  |                                                                                                                                                                                                     |               11 |             43 |         3.91 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |               12 |             44 |         3.67 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_valid_old_data                                                                                                                                       |                                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                  |                                                                                                                                                                                                     |                7 |             45 |         6.43 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                 |                                                                                                                                                                                                     |               11 |             45 |         4.09 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               14 |             46 |         3.29 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               16 |             46 |         2.88 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_11                                                                                                                                           |               19 |             46 |         2.42 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               14 |             46 |         3.29 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                            |               22 |             47 |         2.14 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                            |               13 |             49 |         3.77 |
|  bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | bd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                               |                                                                                                                                                                                                     |               13 |             50 |         3.85 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                              |               25 |             50 |         2.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |               12 |             53 |         4.42 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/E[0]                                                                                                                                     | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                            |               13 |             55 |         4.23 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                            |               31 |             56 |         1.81 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                            |               12 |             57 |         4.75 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                     | bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |               11 |             59 |         5.36 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                     | bd_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |               12 |             59 |         4.92 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                             |               25 |             63 |         2.52 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                                     |               12 |             64 |         5.33 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r                                                                                                                             |                                                                                                                                                                                                     |               19 |             64 |         3.37 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                            |               18 |             64 |         3.56 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                                     |               12 |             64 |         5.33 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                |                                                                                                                                                                                                     |               22 |             64 |         2.91 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                     | bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |               12 |             65 |         5.42 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                     | bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |               15 |             65 |         4.33 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                     |               13 |             65 |         5.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                     |               12 |             65 |         5.42 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                              |               16 |             70 |         4.38 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |               19 |             72 |         3.79 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                     |                9 |             72 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                     |               14 |             72 |         5.14 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                     |                9 |             72 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0                                                                                                                                                        |                                                                                                                                                                                                     |               24 |             72 |         3.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                                                     |                9 |             72 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                                                     |                9 |             72 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_reg_0                                                                                                                                                  |                                                                                                                                                                                                     |               18 |             72 |         4.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                     |                9 |             72 |         8.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                            |               26 |             72 |         2.77 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                     |               15 |             72 |         4.80 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | bd_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |               19 |             73 |         3.84 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |               17 |             74 |         4.35 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                            |               28 |             75 |         2.68 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |               15 |             76 |         5.07 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |               17 |             76 |         4.47 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |               15 |             78 |         5.20 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                            |                                                                                                                                                                                                     |               12 |             79 |         6.58 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                     |               10 |             80 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                     |               10 |             80 |         8.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                     |               10 |             80 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                      | bd_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |               17 |             85 |         5.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                      | bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |               17 |             85 |         5.00 |
|  bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |               33 |             86 |         2.61 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_2               |                                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                           |                                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                            |               24 |             93 |         3.88 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                                     |               12 |             96 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                     | bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |               22 |             97 |         4.41 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                     |               13 |            104 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                     |               13 |            104 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                     |               13 |            104 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                     |               13 |            104 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                     |               14 |            108 |         7.71 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                     |               14 |            108 |         7.71 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                     |               15 |            120 |         8.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                     |               15 |            120 |         8.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]_0                                                                                                                                                                |                                                                                                                                                                                                     |               16 |            128 |         8.00 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_data_en            |                                                                                                                                                                                                     |               33 |            128 |         3.88 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                            |               28 |            129 |         4.61 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       | bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                     |               17 |            136 |         8.00 |
|  bd_i/clk_wiz_1/inst/clk_out1                                                       |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |              388 |           1176 |         3.03 |
|  bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |              736 |           2543 |         3.46 |
+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


