Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jul 14 21:59:37 2023
| Host         : LAPTOP-JJHABV97 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TT_timing_summary_routed.rpt -pb TT_timing_summary_routed.pb -rpx TT_timing_summary_routed.rpx -warn_on_violation
| Design       : TT
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  413         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (413)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (962)
5. checking no_input_delay (10)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (413)
--------------------------
 There are 413 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (962)
--------------------------------------------------
 There are 962 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  967          inf        0.000                      0                  967           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           967 Endpoints
Min Delay           967 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 currentVertex_ff_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            vertexDistances_list_reg[11][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.808ns  (logic 0.785ns (6.129%)  route 12.023ns (93.871%))
  Logic Levels:           10  (FDCE=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDCE                         0.000     0.000 r  currentVertex_ff_reg[1]_rep__1/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  currentVertex_ff_reg[1]_rep__1/Q
                         net (fo=102, routed)         3.613     3.921    currentVertex_ff_reg[1]_rep__1_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I4_O)        0.053     3.974 f  fifo[11][3]_i_40/O
                         net (fo=1, routed)           0.652     4.626    fifo[11][3]_i_40_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.053     4.679 f  fifo[11][3]_i_15/O
                         net (fo=6, routed)           0.888     5.568    sel0[11]
    SLICE_X12Y30         LUT6 (Prop_lut6_I3_O)        0.053     5.621 f  fifo[11][2]_i_5/O
                         net (fo=3, routed)           0.579     6.199    fifo[11][2]_i_5_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.053     6.252 r  fifo[11][1]_i_2/O
                         net (fo=69, routed)          2.586     8.838    fifo[11][1]_i_2_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.053     8.891 r  vertexDistances_list[0][3]_i_30/O
                         net (fo=1, routed)           0.646     9.537    vertexDistances_list[0][3]_i_30_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.053     9.590 r  vertexDistances_list[0][3]_i_21/O
                         net (fo=1, routed)           0.562    10.152    vertexDistances_list[0][3]_i_21_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I5_O)        0.053    10.205 r  vertexDistances_list[0][3]_i_9/O
                         net (fo=1, routed)           0.305    10.510    vertexDistances_list[0][3]_i_9_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.053    10.563 r  vertexDistances_list[0][3]_i_4/O
                         net (fo=16, routed)          1.317    11.880    vertexDistances_list[0][3]_i_4_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.053    11.933 r  vertexDistances_list[11][3]_i_1/O
                         net (fo=4, routed)           0.876    12.808    vertexDistances_list[11][3]_i_1_n_0
    SLICE_X7Y20          FDPE                                         r  vertexDistances_list_reg[11][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentVertex_ff_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            vertexDistances_list_reg[9][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.744ns  (logic 0.785ns (6.160%)  route 11.959ns (93.840%))
  Logic Levels:           10  (FDCE=1 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDCE                         0.000     0.000 r  currentVertex_ff_reg[1]_rep__1/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  currentVertex_ff_reg[1]_rep__1/Q
                         net (fo=102, routed)         3.613     3.921    currentVertex_ff_reg[1]_rep__1_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I4_O)        0.053     3.974 f  fifo[11][3]_i_40/O
                         net (fo=1, routed)           0.652     4.626    fifo[11][3]_i_40_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.053     4.679 f  fifo[11][3]_i_15/O
                         net (fo=6, routed)           0.888     5.568    sel0[11]
    SLICE_X12Y30         LUT6 (Prop_lut6_I3_O)        0.053     5.621 f  fifo[11][2]_i_5/O
                         net (fo=3, routed)           0.579     6.199    fifo[11][2]_i_5_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.053     6.252 r  fifo[11][1]_i_2/O
                         net (fo=69, routed)          2.586     8.838    fifo[11][1]_i_2_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.053     8.891 r  vertexDistances_list[0][3]_i_30/O
                         net (fo=1, routed)           0.646     9.537    vertexDistances_list[0][3]_i_30_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.053     9.590 r  vertexDistances_list[0][3]_i_21/O
                         net (fo=1, routed)           0.562    10.152    vertexDistances_list[0][3]_i_21_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I5_O)        0.053    10.205 r  vertexDistances_list[0][3]_i_9/O
                         net (fo=1, routed)           0.305    10.510    vertexDistances_list[0][3]_i_9_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.053    10.563 r  vertexDistances_list[0][3]_i_4/O
                         net (fo=16, routed)          1.068    11.631    vertexDistances_list[0][3]_i_4_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I3_O)        0.053    11.684 r  vertexDistances_list[9][3]_i_1/O
                         net (fo=4, routed)           1.059    12.744    vertexDistances_list[9][3]_i_1_n_0
    SLICE_X4Y18          FDPE                                         r  vertexDistances_list_reg[9][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentVertex_ff_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            vertexDistances_list_reg[9][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.744ns  (logic 0.785ns (6.160%)  route 11.959ns (93.840%))
  Logic Levels:           10  (FDCE=1 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDCE                         0.000     0.000 r  currentVertex_ff_reg[1]_rep__1/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  currentVertex_ff_reg[1]_rep__1/Q
                         net (fo=102, routed)         3.613     3.921    currentVertex_ff_reg[1]_rep__1_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I4_O)        0.053     3.974 f  fifo[11][3]_i_40/O
                         net (fo=1, routed)           0.652     4.626    fifo[11][3]_i_40_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.053     4.679 f  fifo[11][3]_i_15/O
                         net (fo=6, routed)           0.888     5.568    sel0[11]
    SLICE_X12Y30         LUT6 (Prop_lut6_I3_O)        0.053     5.621 f  fifo[11][2]_i_5/O
                         net (fo=3, routed)           0.579     6.199    fifo[11][2]_i_5_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.053     6.252 r  fifo[11][1]_i_2/O
                         net (fo=69, routed)          2.586     8.838    fifo[11][1]_i_2_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.053     8.891 r  vertexDistances_list[0][3]_i_30/O
                         net (fo=1, routed)           0.646     9.537    vertexDistances_list[0][3]_i_30_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.053     9.590 r  vertexDistances_list[0][3]_i_21/O
                         net (fo=1, routed)           0.562    10.152    vertexDistances_list[0][3]_i_21_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I5_O)        0.053    10.205 r  vertexDistances_list[0][3]_i_9/O
                         net (fo=1, routed)           0.305    10.510    vertexDistances_list[0][3]_i_9_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.053    10.563 r  vertexDistances_list[0][3]_i_4/O
                         net (fo=16, routed)          1.068    11.631    vertexDistances_list[0][3]_i_4_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I3_O)        0.053    11.684 r  vertexDistances_list[9][3]_i_1/O
                         net (fo=4, routed)           1.059    12.744    vertexDistances_list[9][3]_i_1_n_0
    SLICE_X4Y18          FDPE                                         r  vertexDistances_list_reg[9][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentVertex_ff_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            vertexDistances_list_reg[9][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.744ns  (logic 0.785ns (6.160%)  route 11.959ns (93.840%))
  Logic Levels:           10  (FDCE=1 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDCE                         0.000     0.000 r  currentVertex_ff_reg[1]_rep__1/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  currentVertex_ff_reg[1]_rep__1/Q
                         net (fo=102, routed)         3.613     3.921    currentVertex_ff_reg[1]_rep__1_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I4_O)        0.053     3.974 f  fifo[11][3]_i_40/O
                         net (fo=1, routed)           0.652     4.626    fifo[11][3]_i_40_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.053     4.679 f  fifo[11][3]_i_15/O
                         net (fo=6, routed)           0.888     5.568    sel0[11]
    SLICE_X12Y30         LUT6 (Prop_lut6_I3_O)        0.053     5.621 f  fifo[11][2]_i_5/O
                         net (fo=3, routed)           0.579     6.199    fifo[11][2]_i_5_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.053     6.252 r  fifo[11][1]_i_2/O
                         net (fo=69, routed)          2.586     8.838    fifo[11][1]_i_2_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.053     8.891 r  vertexDistances_list[0][3]_i_30/O
                         net (fo=1, routed)           0.646     9.537    vertexDistances_list[0][3]_i_30_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.053     9.590 r  vertexDistances_list[0][3]_i_21/O
                         net (fo=1, routed)           0.562    10.152    vertexDistances_list[0][3]_i_21_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I5_O)        0.053    10.205 r  vertexDistances_list[0][3]_i_9/O
                         net (fo=1, routed)           0.305    10.510    vertexDistances_list[0][3]_i_9_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.053    10.563 r  vertexDistances_list[0][3]_i_4/O
                         net (fo=16, routed)          1.068    11.631    vertexDistances_list[0][3]_i_4_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I3_O)        0.053    11.684 r  vertexDistances_list[9][3]_i_1/O
                         net (fo=4, routed)           1.059    12.744    vertexDistances_list[9][3]_i_1_n_0
    SLICE_X4Y18          FDPE                                         r  vertexDistances_list_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentVertex_ff_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            vertexDistances_list_reg[11][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.587ns  (logic 0.785ns (6.236%)  route 11.802ns (93.763%))
  Logic Levels:           10  (FDCE=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDCE                         0.000     0.000 r  currentVertex_ff_reg[1]_rep__1/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  currentVertex_ff_reg[1]_rep__1/Q
                         net (fo=102, routed)         3.613     3.921    currentVertex_ff_reg[1]_rep__1_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I4_O)        0.053     3.974 f  fifo[11][3]_i_40/O
                         net (fo=1, routed)           0.652     4.626    fifo[11][3]_i_40_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.053     4.679 f  fifo[11][3]_i_15/O
                         net (fo=6, routed)           0.888     5.568    sel0[11]
    SLICE_X12Y30         LUT6 (Prop_lut6_I3_O)        0.053     5.621 f  fifo[11][2]_i_5/O
                         net (fo=3, routed)           0.579     6.199    fifo[11][2]_i_5_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.053     6.252 r  fifo[11][1]_i_2/O
                         net (fo=69, routed)          2.586     8.838    fifo[11][1]_i_2_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.053     8.891 r  vertexDistances_list[0][3]_i_30/O
                         net (fo=1, routed)           0.646     9.537    vertexDistances_list[0][3]_i_30_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.053     9.590 r  vertexDistances_list[0][3]_i_21/O
                         net (fo=1, routed)           0.562    10.152    vertexDistances_list[0][3]_i_21_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I5_O)        0.053    10.205 r  vertexDistances_list[0][3]_i_9/O
                         net (fo=1, routed)           0.305    10.510    vertexDistances_list[0][3]_i_9_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.053    10.563 r  vertexDistances_list[0][3]_i_4/O
                         net (fo=16, routed)          1.317    11.880    vertexDistances_list[0][3]_i_4_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.053    11.933 r  vertexDistances_list[11][3]_i_1/O
                         net (fo=4, routed)           0.654    12.587    vertexDistances_list[11][3]_i_1_n_0
    SLICE_X2Y17          FDPE                                         r  vertexDistances_list_reg[11][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentVertex_ff_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            vertexDistances_list_reg[11][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.587ns  (logic 0.785ns (6.236%)  route 11.802ns (93.763%))
  Logic Levels:           10  (FDCE=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDCE                         0.000     0.000 r  currentVertex_ff_reg[1]_rep__1/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  currentVertex_ff_reg[1]_rep__1/Q
                         net (fo=102, routed)         3.613     3.921    currentVertex_ff_reg[1]_rep__1_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I4_O)        0.053     3.974 f  fifo[11][3]_i_40/O
                         net (fo=1, routed)           0.652     4.626    fifo[11][3]_i_40_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.053     4.679 f  fifo[11][3]_i_15/O
                         net (fo=6, routed)           0.888     5.568    sel0[11]
    SLICE_X12Y30         LUT6 (Prop_lut6_I3_O)        0.053     5.621 f  fifo[11][2]_i_5/O
                         net (fo=3, routed)           0.579     6.199    fifo[11][2]_i_5_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.053     6.252 r  fifo[11][1]_i_2/O
                         net (fo=69, routed)          2.586     8.838    fifo[11][1]_i_2_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.053     8.891 r  vertexDistances_list[0][3]_i_30/O
                         net (fo=1, routed)           0.646     9.537    vertexDistances_list[0][3]_i_30_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.053     9.590 r  vertexDistances_list[0][3]_i_21/O
                         net (fo=1, routed)           0.562    10.152    vertexDistances_list[0][3]_i_21_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I5_O)        0.053    10.205 r  vertexDistances_list[0][3]_i_9/O
                         net (fo=1, routed)           0.305    10.510    vertexDistances_list[0][3]_i_9_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.053    10.563 r  vertexDistances_list[0][3]_i_4/O
                         net (fo=16, routed)          1.317    11.880    vertexDistances_list[0][3]_i_4_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.053    11.933 r  vertexDistances_list[11][3]_i_1/O
                         net (fo=4, routed)           0.654    12.587    vertexDistances_list[11][3]_i_1_n_0
    SLICE_X2Y17          FDPE                                         r  vertexDistances_list_reg[11][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentVertex_ff_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            vertexDistances_list_reg[11][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.587ns  (logic 0.785ns (6.236%)  route 11.802ns (93.763%))
  Logic Levels:           10  (FDCE=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDCE                         0.000     0.000 r  currentVertex_ff_reg[1]_rep__1/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  currentVertex_ff_reg[1]_rep__1/Q
                         net (fo=102, routed)         3.613     3.921    currentVertex_ff_reg[1]_rep__1_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I4_O)        0.053     3.974 f  fifo[11][3]_i_40/O
                         net (fo=1, routed)           0.652     4.626    fifo[11][3]_i_40_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.053     4.679 f  fifo[11][3]_i_15/O
                         net (fo=6, routed)           0.888     5.568    sel0[11]
    SLICE_X12Y30         LUT6 (Prop_lut6_I3_O)        0.053     5.621 f  fifo[11][2]_i_5/O
                         net (fo=3, routed)           0.579     6.199    fifo[11][2]_i_5_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.053     6.252 r  fifo[11][1]_i_2/O
                         net (fo=69, routed)          2.586     8.838    fifo[11][1]_i_2_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.053     8.891 r  vertexDistances_list[0][3]_i_30/O
                         net (fo=1, routed)           0.646     9.537    vertexDistances_list[0][3]_i_30_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.053     9.590 r  vertexDistances_list[0][3]_i_21/O
                         net (fo=1, routed)           0.562    10.152    vertexDistances_list[0][3]_i_21_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I5_O)        0.053    10.205 r  vertexDistances_list[0][3]_i_9/O
                         net (fo=1, routed)           0.305    10.510    vertexDistances_list[0][3]_i_9_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.053    10.563 r  vertexDistances_list[0][3]_i_4/O
                         net (fo=16, routed)          1.317    11.880    vertexDistances_list[0][3]_i_4_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.053    11.933 r  vertexDistances_list[11][3]_i_1/O
                         net (fo=4, routed)           0.654    12.587    vertexDistances_list[11][3]_i_1_n_0
    SLICE_X2Y17          FDPE                                         r  vertexDistances_list_reg[11][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentVertex_ff_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            adjacency_matrix_reg[3][14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.537ns  (logic 0.861ns (6.867%)  route 11.676ns (93.133%))
  Logic Levels:           9  (FDCE=1 LUT2=2 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDCE                         0.000     0.000 r  currentVertex_ff_reg[1]_rep__1/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  currentVertex_ff_reg[1]_rep__1/Q
                         net (fo=102, routed)         3.613     3.921    currentVertex_ff_reg[1]_rep__1_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I4_O)        0.053     3.974 f  fifo[11][3]_i_40/O
                         net (fo=1, routed)           0.652     4.626    fifo[11][3]_i_40_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.053     4.679 f  fifo[11][3]_i_15/O
                         net (fo=6, routed)           0.888     5.568    sel0[11]
    SLICE_X12Y30         LUT6 (Prop_lut6_I3_O)        0.053     5.621 f  fifo[11][2]_i_5/O
                         net (fo=3, routed)           0.579     6.199    fifo[11][2]_i_5_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.053     6.252 r  fifo[11][1]_i_2/O
                         net (fo=69, routed)          2.907     9.160    fifo[11][1]_i_2_n_0
    SLICE_X5Y20          LUT2 (Prop_lut2_I0_O)        0.065     9.225 f  vertexDistances_list[10][3]_i_3/O
                         net (fo=5, routed)           0.700     9.925    vertexDistances_list[10][3]_i_3_n_0
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.170    10.095 r  adjacency_matrix[11][14]_i_3/O
                         net (fo=15, routed)          1.880    11.975    adjacency_matrix_reg[15][14]__0
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.053    12.028 r  adjacency_matrix[3][14]_i_2/O
                         net (fo=1, routed)           0.457    12.484    adjacency_matrix[3][14]_i_2_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I3_O)        0.053    12.537 r  adjacency_matrix[3][14]_i_1/O
                         net (fo=1, routed)           0.000    12.537    adjacency_matrix[3][14]_i_1_n_0
    SLICE_X1Y32          FDCE                                         r  adjacency_matrix_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentVertex_ff_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            adjacency_matrix_reg[10][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.519ns  (logic 0.936ns (7.477%)  route 11.583ns (92.523%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDCE                         0.000     0.000 r  currentVertex_ff_reg[1]_rep__1/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  currentVertex_ff_reg[1]_rep__1/Q
                         net (fo=102, routed)         3.613     3.921    currentVertex_ff_reg[1]_rep__1_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I4_O)        0.053     3.974 f  fifo[11][3]_i_40/O
                         net (fo=1, routed)           0.652     4.626    fifo[11][3]_i_40_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.053     4.679 f  fifo[11][3]_i_15/O
                         net (fo=6, routed)           0.888     5.568    sel0[11]
    SLICE_X12Y30         LUT6 (Prop_lut6_I3_O)        0.053     5.621 f  fifo[11][2]_i_5/O
                         net (fo=3, routed)           0.579     6.199    fifo[11][2]_i_5_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.053     6.252 r  fifo[11][1]_i_2/O
                         net (fo=69, routed)          2.907     9.160    fifo[11][1]_i_2_n_0
    SLICE_X5Y20          LUT2 (Prop_lut2_I0_O)        0.065     9.225 f  vertexDistances_list[10][3]_i_3/O
                         net (fo=5, routed)           0.787    10.011    vertexDistances_list[10][3]_i_3_n_0
    SLICE_X5Y24          LUT3 (Prop_lut3_I2_O)        0.181    10.192 r  adjacency_matrix[10][1]_i_2/O
                         net (fo=15, routed)          2.157    12.349    adjacency_matrix[10][1]_i_2_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.170    12.519 r  adjacency_matrix[10][6]_i_1/O
                         net (fo=1, routed)           0.000    12.519    adjacency_matrix[10][6]_i_1_n_0
    SLICE_X18Y28         FDCE                                         r  adjacency_matrix_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentVertex_ff_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            adjacency_matrix_reg[11][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.438ns  (logic 0.861ns (6.922%)  route 11.577ns (93.078%))
  Logic Levels:           9  (FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDCE                         0.000     0.000 r  currentVertex_ff_reg[1]_rep__1/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  currentVertex_ff_reg[1]_rep__1/Q
                         net (fo=102, routed)         3.613     3.921    currentVertex_ff_reg[1]_rep__1_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I4_O)        0.053     3.974 f  fifo[11][3]_i_40/O
                         net (fo=1, routed)           0.652     4.626    fifo[11][3]_i_40_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.053     4.679 f  fifo[11][3]_i_15/O
                         net (fo=6, routed)           0.888     5.568    sel0[11]
    SLICE_X12Y30         LUT6 (Prop_lut6_I3_O)        0.053     5.621 f  fifo[11][2]_i_5/O
                         net (fo=3, routed)           0.579     6.199    fifo[11][2]_i_5_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.053     6.252 r  fifo[11][1]_i_2/O
                         net (fo=69, routed)          2.907     9.160    fifo[11][1]_i_2_n_0
    SLICE_X5Y20          LUT2 (Prop_lut2_I0_O)        0.065     9.225 f  vertexDistances_list[10][3]_i_3/O
                         net (fo=5, routed)           0.787    10.011    vertexDistances_list[10][3]_i_3_n_0
    SLICE_X5Y24          LUT3 (Prop_lut3_I0_O)        0.170    10.181 r  adjacency_matrix[11][1]_i_5/O
                         net (fo=15, routed)          1.848    12.029    adjacency_matrix[11][1]_i_5_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I5_O)        0.053    12.082 r  adjacency_matrix[11][4]_i_2/O
                         net (fo=1, routed)           0.302    12.385    adjacency_matrix[11][4]_i_2_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I1_O)        0.053    12.438 r  adjacency_matrix[11][4]_i_1/O
                         net (fo=1, routed)           0.000    12.438    adjacency_matrix[11][4]_i_1_n_0
    SLICE_X17Y27         FDCE                                         r  adjacency_matrix_reg[11][4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_reg[2][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.128ns (58.033%)  route 0.093ns (41.967%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE                         0.000     0.000 r  fifo_reg[2][1]/C
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  fifo_reg[2][1]/Q
                         net (fo=2, routed)           0.093     0.193    fifo_reg[2][1]
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.028     0.221 r  fifo[1][1]_i_1/O
                         net (fo=1, routed)           0.000     0.221    fifo[1][1]_i_1_n_0
    SLICE_X10Y19         FDCE                                         r  fifo_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjacency_matrix_reg[15][8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adjacency_matrix_reg[15][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.440%)  route 0.112ns (46.560%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDCE                         0.000     0.000 r  adjacency_matrix_reg[15][8]/C
    SLICE_X13Y34         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  adjacency_matrix_reg[15][8]/Q
                         net (fo=3, routed)           0.112     0.212    adjacency_matrix_reg_n_0_[15][8]
    SLICE_X13Y34         LUT6 (Prop_lut6_I5_O)        0.028     0.240 r  adjacency_matrix[15][8]_i_1/O
                         net (fo=1, routed)           0.000     0.240    adjacency_matrix[15][8]_i_1_n_0
    SLICE_X13Y34         FDCE                                         r  adjacency_matrix_reg[15][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjacency_matrix_reg[3][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adjacency_matrix_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.440%)  route 0.112ns (46.560%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE                         0.000     0.000 r  adjacency_matrix_reg[3][0]/C
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  adjacency_matrix_reg[3][0]/Q
                         net (fo=3, routed)           0.112     0.212    adjacency_matrix_reg_n_0_[3][0]
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.028     0.240 r  adjacency_matrix[3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.240    adjacency_matrix[3][0]_i_1_n_0
    SLICE_X3Y29          FDCE                                         r  adjacency_matrix_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjacency_matrix_reg[9][15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adjacency_matrix_reg[9][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.440%)  route 0.112ns (46.560%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE                         0.000     0.000 r  adjacency_matrix_reg[9][15]/C
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  adjacency_matrix_reg[9][15]/Q
                         net (fo=3, routed)           0.112     0.212    adjacency_matrix_reg[9][15]__0
    SLICE_X9Y33          LUT6 (Prop_lut6_I5_O)        0.028     0.240 r  adjacency_matrix[9][15]_i_1/O
                         net (fo=1, routed)           0.000     0.240    adjacency_matrix[9][15]_i_1_n_0
    SLICE_X9Y33          FDCE                                         r  adjacency_matrix_reg[9][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjacency_matrix_reg[8][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adjacency_matrix_reg[8][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.575%)  route 0.115ns (47.425%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE                         0.000     0.000 r  adjacency_matrix_reg[8][1]/C
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  adjacency_matrix_reg[8][1]/Q
                         net (fo=3, routed)           0.115     0.215    adjacency_matrix_reg[8][1]__0
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.028     0.243 r  adjacency_matrix[8][1]_i_1/O
                         net (fo=1, routed)           0.000     0.243    adjacency_matrix[8][1]_i_1_n_0
    SLICE_X5Y29          FDCE                                         r  adjacency_matrix_reg[8][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjacency_matrix_reg[11][9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adjacency_matrix_reg[11][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.236%)  route 0.122ns (48.764%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE                         0.000     0.000 r  adjacency_matrix_reg[11][9]/C
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  adjacency_matrix_reg[11][9]/Q
                         net (fo=3, routed)           0.122     0.222    adjacency_matrix_reg[11][9]__0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.028     0.250 r  adjacency_matrix[11][9]_i_1/O
                         net (fo=1, routed)           0.000     0.250    adjacency_matrix[11][9]_i_1_n_0
    SLICE_X17Y35         FDCE                                         r  adjacency_matrix_reg[11][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjacency_matrix_reg[7][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adjacency_matrix_reg[7][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.514%)  route 0.125ns (49.486%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDCE                         0.000     0.000 r  adjacency_matrix_reg[7][5]/C
    SLICE_X15Y25         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  adjacency_matrix_reg[7][5]/Q
                         net (fo=3, routed)           0.125     0.225    adjacency_matrix_reg[7][5]__0
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.028     0.253 r  adjacency_matrix[7][5]_i_1/O
                         net (fo=1, routed)           0.000     0.253    adjacency_matrix[7][5]_i_1_n_0
    SLICE_X15Y25         FDCE                                         r  adjacency_matrix_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjacency_matrix_reg[9][7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adjacency_matrix_reg[9][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.514%)  route 0.125ns (49.486%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDCE                         0.000     0.000 r  adjacency_matrix_reg[9][7]/C
    SLICE_X19Y31         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  adjacency_matrix_reg[9][7]/Q
                         net (fo=3, routed)           0.125     0.225    adjacency_matrix_reg[9][7]__0
    SLICE_X19Y31         LUT6 (Prop_lut6_I5_O)        0.028     0.253 r  adjacency_matrix[9][7]_i_1/O
                         net (fo=1, routed)           0.000     0.253    adjacency_matrix[9][7]_i_1_n_0
    SLICE_X19Y31         FDCE                                         r  adjacency_matrix_reg[9][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_reg[6][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_reg[5][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.128ns (49.124%)  route 0.133ns (50.876%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDCE                         0.000     0.000 r  fifo_reg[6][2]/C
    SLICE_X15Y17         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  fifo_reg[6][2]/Q
                         net (fo=3, routed)           0.133     0.233    fifo_reg[6][2]
    SLICE_X14Y17         LUT3 (Prop_lut3_I2_O)        0.028     0.261 r  fifo[5][2]_i_1/O
                         net (fo=1, routed)           0.000     0.261    fifo[5][2]_i_1_n_0
    SLICE_X14Y17         FDCE                                         r  fifo_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_reg[6][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_reg[5][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.128ns (48.951%)  route 0.133ns (51.049%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDCE                         0.000     0.000 r  fifo_reg[6][1]/C
    SLICE_X15Y17         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  fifo_reg[6][1]/Q
                         net (fo=2, routed)           0.133     0.233    fifo_reg[6][1]
    SLICE_X14Y17         LUT3 (Prop_lut3_I2_O)        0.028     0.261 r  fifo[5][1]_i_1/O
                         net (fo=1, routed)           0.000     0.261    fifo[5][1]_i_1_n_0
    SLICE_X14Y17         FDCE                                         r  fifo_reg[5][1]/D
  -------------------------------------------------------------------    -------------------





