

================================================================
== Vitis HLS Report for 'fft_stage_9'
================================================================
* Date:           Fri Jun 30 11:19:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      522|      522|  5.220 us|  5.220 us|  522|  522|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- butterfly_loop  |      520|      520|        10|          1|          1|   512|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.47>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln43 = store i10 0, i10 %j" [fft_baseline/fft.cpp:43]   --->   Operation 16 'store' 'store_ln43' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln43 = br void %dft_loop" [fft_baseline/fft.cpp:43]   --->   Operation 17 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_1 = load i10 %j" [fft_baseline/fft.cpp:43]   --->   Operation 18 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.76ns)   --->   "%icmp_ln43 = icmp_eq  i10 %j_1, i10 512" [fft_baseline/fft.cpp:43]   --->   Operation 20 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.93ns)   --->   "%add_ln43 = add i10 %j_1, i10 1" [fft_baseline/fft.cpp:43]   --->   Operation 22 'add' 'add_ln43' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %dft_loop.split, void %for.end44" [fft_baseline/fft.cpp:43]   --->   Operation 23 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_cast = zext i10 %j_1" [fft_baseline/fft.cpp:43]   --->   Operation 24 'zext' 'j_cast' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%W_real16_addr = getelementptr i32 %W_real16, i64 0, i64 %j_cast" [fft_baseline/fft.cpp:43]   --->   Operation 25 'getelementptr' 'W_real16_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%W_imag8_addr = getelementptr i32 %W_imag8, i64 0, i64 %j_cast" [fft_baseline/fft.cpp:43]   --->   Operation 26 'getelementptr' 'W_imag8_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.29ns)   --->   "%c = load i9 %W_real16_addr" [fft_baseline/fft.cpp:43]   --->   Operation 27 'load' 'c' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 28 [2/2] (1.29ns)   --->   "%s = load i9 %W_imag8_addr" [fft_baseline/fft.cpp:43]   --->   Operation 28 'load' 's' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 29 [1/1] (0.17ns)   --->   "%xor_ln53 = xor i10 %j_1, i10 512" [fft_baseline/fft.cpp:53]   --->   Operation 29 'xor' 'xor_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.17> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i10 %xor_ln53" [fft_baseline/fft.cpp:54]   --->   Operation 30 'zext' 'zext_ln54' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr i32 %X_R, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:54]   --->   Operation 31 'getelementptr' 'X_R_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.29ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_baseline/fft.cpp:54]   --->   Operation 32 'load' 'X_R_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr i32 %X_I, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:54]   --->   Operation 33 'getelementptr' 'X_I_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.29ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_baseline/fft.cpp:54]   --->   Operation 34 'load' 'X_I_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln43 = store i10 %add_ln43, i10 %j" [fft_baseline/fft.cpp:43]   --->   Operation 35 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 36 [1/2] (1.29ns)   --->   "%c = load i9 %W_real16_addr" [fft_baseline/fft.cpp:43]   --->   Operation 36 'load' 'c' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 37 [1/2] (1.29ns)   --->   "%s = load i9 %W_imag8_addr" [fft_baseline/fft.cpp:43]   --->   Operation 37 'load' 's' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 38 [1/2] (1.29ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_baseline/fft.cpp:54]   --->   Operation 38 'load' 'X_R_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 39 [2/2] (5.91ns)   --->   "%mul = fmul i32 %X_R_load, i32 %c" [fft_baseline/fft.cpp:54]   --->   Operation 39 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/2] (1.29ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_baseline/fft.cpp:54]   --->   Operation 40 'load' 'X_I_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 41 [2/2] (5.91ns)   --->   "%mul1 = fmul i32 %X_I_load, i32 %s" [fft_baseline/fft.cpp:54]   --->   Operation 41 'fmul' 'mul1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [2/2] (5.91ns)   --->   "%mul2 = fmul i32 %X_I_load, i32 %c" [fft_baseline/fft.cpp:55]   --->   Operation 42 'fmul' 'mul2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (5.91ns)   --->   "%mul3 = fmul i32 %X_R_load, i32 %s" [fft_baseline/fft.cpp:55]   --->   Operation 43 'fmul' 'mul3' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.91>
ST_3 : Operation 44 [1/2] (5.91ns)   --->   "%mul = fmul i32 %X_R_load, i32 %c" [fft_baseline/fft.cpp:54]   --->   Operation 44 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/2] (5.91ns)   --->   "%mul1 = fmul i32 %X_I_load, i32 %s" [fft_baseline/fft.cpp:54]   --->   Operation 45 'fmul' 'mul1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/2] (5.91ns)   --->   "%mul2 = fmul i32 %X_I_load, i32 %c" [fft_baseline/fft.cpp:55]   --->   Operation 46 'fmul' 'mul2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/2] (5.91ns)   --->   "%mul3 = fmul i32 %X_R_load, i32 %s" [fft_baseline/fft.cpp:55]   --->   Operation 47 'fmul' 'mul3' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 48 [3/3] (7.29ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [fft_baseline/fft.cpp:54]   --->   Operation 48 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [3/3] (7.29ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [fft_baseline/fft.cpp:55]   --->   Operation 49 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 50 [2/3] (7.29ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [fft_baseline/fft.cpp:54]   --->   Operation 50 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [2/3] (7.29ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [fft_baseline/fft.cpp:55]   --->   Operation 51 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%X_R_addr_1 = getelementptr i32 %X_R, i64 0, i64 %j_cast" [fft_baseline/fft.cpp:56]   --->   Operation 52 'getelementptr' 'X_R_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (1.29ns)   --->   "%X_R_load_1 = load i10 %X_R_addr_1" [fft_baseline/fft.cpp:56]   --->   Operation 53 'load' 'X_R_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%X_I_addr_1 = getelementptr i32 %X_I, i64 0, i64 %j_cast" [fft_baseline/fft.cpp:57]   --->   Operation 54 'getelementptr' 'X_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [2/2] (1.29ns)   --->   "%X_I_load_1 = load i10 %X_I_addr_1" [fft_baseline/fft.cpp:57]   --->   Operation 55 'load' 'X_I_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 56 [1/3] (7.29ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [fft_baseline/fft.cpp:54]   --->   Operation 56 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/3] (7.29ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [fft_baseline/fft.cpp:55]   --->   Operation 57 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/2] (1.29ns)   --->   "%X_R_load_1 = load i10 %X_R_addr_1" [fft_baseline/fft.cpp:56]   --->   Operation 58 'load' 'X_R_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 59 [1/2] (1.29ns)   --->   "%X_I_load_1 = load i10 %X_I_addr_1" [fft_baseline/fft.cpp:57]   --->   Operation 59 'load' 'X_I_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 60 [3/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_1, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 60 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [3/3] (7.29ns)   --->   "%sub1 = fsub i32 %X_I_load_1, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 61 'fsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [3/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_1, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 62 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [3/3] (7.29ns)   --->   "%add1 = fadd i32 %X_I_load_1, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 63 'fadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 64 [2/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_1, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 64 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [2/3] (7.29ns)   --->   "%sub1 = fsub i32 %X_I_load_1, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 65 'fsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [2/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_1, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 66 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [2/3] (7.29ns)   --->   "%add1 = fadd i32 %X_I_load_1, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 67 'fadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 68 [1/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_1, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 68 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/3] (7.29ns)   --->   "%sub1 = fsub i32 %X_I_load_1, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 69 'fsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_1, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 70 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/3] (7.29ns)   --->   "%add1 = fadd i32 %X_I_load_1, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 71 'fadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [fft_baseline/fft.cpp:62]   --->   Operation 86 'ret' 'ret_ln62' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [fft_baseline/fft.cpp:43]   --->   Operation 72 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %sub" [fft_baseline/fft.cpp:56]   --->   Operation 73 'bitcast' 'bitcast_ln56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%OUT_R_addr = getelementptr i32 %OUT_R, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:56]   --->   Operation 74 'getelementptr' 'OUT_R_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (1.29ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i10 %OUT_R_addr" [fft_baseline/fft.cpp:56]   --->   Operation 75 'store' 'store_ln56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %sub1" [fft_baseline/fft.cpp:57]   --->   Operation 76 'bitcast' 'bitcast_ln57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%OUT_I_addr = getelementptr i32 %OUT_I, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:57]   --->   Operation 77 'getelementptr' 'OUT_I_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (1.29ns)   --->   "%store_ln57 = store i32 %bitcast_ln57, i10 %OUT_I_addr" [fft_baseline/fft.cpp:57]   --->   Operation 78 'store' 'store_ln57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln58 = bitcast i32 %add" [fft_baseline/fft.cpp:58]   --->   Operation 79 'bitcast' 'bitcast_ln58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%OUT_R_addr_1 = getelementptr i32 %OUT_R, i64 0, i64 %j_cast" [fft_baseline/fft.cpp:58]   --->   Operation 80 'getelementptr' 'OUT_R_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (1.29ns)   --->   "%store_ln58 = store i32 %bitcast_ln58, i10 %OUT_R_addr_1" [fft_baseline/fft.cpp:58]   --->   Operation 81 'store' 'store_ln58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %add1" [fft_baseline/fft.cpp:59]   --->   Operation 82 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%OUT_I_addr_1 = getelementptr i32 %OUT_I, i64 0, i64 %j_cast" [fft_baseline/fft.cpp:59]   --->   Operation 83 'getelementptr' 'OUT_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (1.29ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i10 %OUT_I_addr_1" [fft_baseline/fft.cpp:59]   --->   Operation 84 'store' 'store_ln59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln43 = br void %dft_loop" [fft_baseline/fft.cpp:43]   --->   Operation 85 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OUT_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ W_real16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                 (alloca           ) [ 01000000000]
specinterface_ln0 (specinterface    ) [ 00000000000]
specinterface_ln0 (specinterface    ) [ 00000000000]
store_ln43        (store            ) [ 00000000000]
br_ln43           (br               ) [ 00000000000]
j_1               (load             ) [ 00000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000]
icmp_ln43         (icmp             ) [ 01111111110]
empty             (speclooptripcount) [ 00000000000]
add_ln43          (add              ) [ 00000000000]
br_ln43           (br               ) [ 00000000000]
j_cast            (zext             ) [ 01111111111]
W_real16_addr     (getelementptr    ) [ 01100000000]
W_imag8_addr      (getelementptr    ) [ 01100000000]
xor_ln53          (xor              ) [ 00000000000]
zext_ln54         (zext             ) [ 01111111111]
X_R_addr          (getelementptr    ) [ 01100000000]
X_I_addr          (getelementptr    ) [ 01100000000]
store_ln43        (store            ) [ 00000000000]
c                 (load             ) [ 01010000000]
s                 (load             ) [ 01010000000]
X_R_load          (load             ) [ 01010000000]
X_I_load          (load             ) [ 01010000000]
mul               (fmul             ) [ 01001110000]
mul1              (fmul             ) [ 01001110000]
mul2              (fmul             ) [ 01001110000]
mul3              (fmul             ) [ 01001110000]
X_R_addr_1        (getelementptr    ) [ 01000010000]
X_I_addr_1        (getelementptr    ) [ 01000010000]
temp_R            (fsub             ) [ 01000001110]
temp_I            (fadd             ) [ 01000001110]
X_R_load_1        (load             ) [ 01000001110]
X_I_load_1        (load             ) [ 01000001110]
sub               (fsub             ) [ 01000000001]
sub1              (fsub             ) [ 01000000001]
add               (fadd             ) [ 01000000001]
add1              (fadd             ) [ 01000000001]
specloopname_ln43 (specloopname     ) [ 00000000000]
bitcast_ln56      (bitcast          ) [ 00000000000]
OUT_R_addr        (getelementptr    ) [ 00000000000]
store_ln56        (store            ) [ 00000000000]
bitcast_ln57      (bitcast          ) [ 00000000000]
OUT_I_addr        (getelementptr    ) [ 00000000000]
store_ln57        (store            ) [ 00000000000]
bitcast_ln58      (bitcast          ) [ 00000000000]
OUT_R_addr_1      (getelementptr    ) [ 00000000000]
store_ln58        (store            ) [ 00000000000]
bitcast_ln59      (bitcast          ) [ 00000000000]
OUT_I_addr_1      (getelementptr    ) [ 00000000000]
store_ln59        (store            ) [ 00000000000]
br_ln43           (br               ) [ 00000000000]
ret_ln62          (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_R">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUT_I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="W_real16">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="W_imag8">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="j_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="W_real16_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="10" slack="0"/>
<pin id="52" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real16_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="W_imag8_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="10" slack="0"/>
<pin id="59" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag8_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="9" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="9" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="X_R_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="10" slack="0"/>
<pin id="78" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="10" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="0"/>
<pin id="86" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="87" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="1"/>
<pin id="89" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_load/1 X_R_load_1/5 "/>
</bind>
</comp>

<comp id="91" class="1004" name="X_I_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="10" slack="0"/>
<pin id="95" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="0"/>
<pin id="103" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="104" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="1"/>
<pin id="106" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_load/1 X_I_load_1/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="X_R_addr_1_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="10" slack="4"/>
<pin id="112" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_1/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="X_I_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="10" slack="4"/>
<pin id="120" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_1/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="OUT_R_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="10" slack="9"/>
<pin id="128" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_addr/10 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="0"/>
<pin id="136" dir="0" index="4" bw="10" slack="0"/>
<pin id="137" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="139" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/10 store_ln58/10 "/>
</bind>
</comp>

<comp id="141" class="1004" name="OUT_I_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="10" slack="9"/>
<pin id="145" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_addr/10 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="0"/>
<pin id="153" dir="0" index="4" bw="10" slack="0"/>
<pin id="154" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="156" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/10 store_ln59/10 "/>
</bind>
</comp>

<comp id="158" class="1004" name="OUT_R_addr_1_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="10" slack="9"/>
<pin id="162" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_addr_1/10 "/>
</bind>
</comp>

<comp id="166" class="1004" name="OUT_I_addr_1_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="10" slack="9"/>
<pin id="170" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_addr_1/10 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="temp_R/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="0" index="1" bw="32" slack="1"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_I/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="0" index="1" bw="32" slack="1"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub/7 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="0" index="1" bw="32" slack="1"/>
<pin id="189" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub1/7 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="0" index="1" bw="32" slack="1"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/7 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="0" index="1" bw="32" slack="1"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/7 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul3/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln43_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="10" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="j_1_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln43_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="10" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln43_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="j_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="xor_ln53_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="0" index="1" bw="10" slack="0"/>
<pin id="251" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln54_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln43_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="0" index="1" bw="10" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="bitcast_ln56_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln56/10 "/>
</bind>
</comp>

<comp id="269" class="1004" name="bitcast_ln57_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57/10 "/>
</bind>
</comp>

<comp id="273" class="1004" name="bitcast_ln58_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln58/10 "/>
</bind>
</comp>

<comp id="277" class="1004" name="bitcast_ln59_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59/10 "/>
</bind>
</comp>

<comp id="281" class="1005" name="j_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="288" class="1005" name="icmp_ln43_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="8"/>
<pin id="290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="292" class="1005" name="j_cast_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="4"/>
<pin id="294" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="j_cast "/>
</bind>
</comp>

<comp id="300" class="1005" name="W_real16_addr_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="1"/>
<pin id="302" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real16_addr "/>
</bind>
</comp>

<comp id="305" class="1005" name="W_imag8_addr_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="1"/>
<pin id="307" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag8_addr "/>
</bind>
</comp>

<comp id="310" class="1005" name="zext_ln54_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="9"/>
<pin id="312" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln54 "/>
</bind>
</comp>

<comp id="316" class="1005" name="X_R_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="1"/>
<pin id="318" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="321" class="1005" name="X_I_addr_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="1"/>
<pin id="323" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

<comp id="326" class="1005" name="c_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="332" class="1005" name="s_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="338" class="1005" name="X_R_load_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_load "/>
</bind>
</comp>

<comp id="344" class="1005" name="X_I_load_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load "/>
</bind>
</comp>

<comp id="350" class="1005" name="mul_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="355" class="1005" name="mul1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="360" class="1005" name="mul2_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="365" class="1005" name="mul3_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

<comp id="370" class="1005" name="X_R_addr_1_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="1"/>
<pin id="372" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr_1 "/>
</bind>
</comp>

<comp id="375" class="1005" name="X_I_addr_1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="1"/>
<pin id="377" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr_1 "/>
</bind>
</comp>

<comp id="380" class="1005" name="temp_R_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R "/>
</bind>
</comp>

<comp id="386" class="1005" name="temp_I_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I "/>
</bind>
</comp>

<comp id="392" class="1005" name="X_R_load_1_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_load_1 "/>
</bind>
</comp>

<comp id="398" class="1005" name="X_I_load_1_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load_1 "/>
</bind>
</comp>

<comp id="404" class="1005" name="sub_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="409" class="1005" name="sub1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="add_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="419" class="1005" name="add1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="38" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="38" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="48" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="55" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="38" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="90"><net_src comp="74" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="38" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="107"><net_src comp="91" pin="3"/><net_sink comp="98" pin=2"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="108" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="116" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="140"><net_src comp="124" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="157"><net_src comp="141" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="158" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="166" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="202"><net_src comp="81" pin="7"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="62" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="98" pin="7"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="68" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="98" pin="7"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="62" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="81" pin="7"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="68" pin="3"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="227" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="227" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="252"><net_src comp="227" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="264"><net_src comp="236" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="131" pin=4"/></net>

<net id="272"><net_src comp="269" pin="1"/><net_sink comp="148" pin=4"/></net>

<net id="276"><net_src comp="273" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="280"><net_src comp="277" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="284"><net_src comp="44" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="291"><net_src comp="230" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="242" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="299"><net_src comp="292" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="303"><net_src comp="48" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="308"><net_src comp="55" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="313"><net_src comp="254" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="319"><net_src comp="74" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="324"><net_src comp="91" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="329"><net_src comp="62" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="335"><net_src comp="68" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="341"><net_src comp="81" pin="7"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="347"><net_src comp="98" pin="7"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="353"><net_src comp="198" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="358"><net_src comp="204" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="363"><net_src comp="210" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="368"><net_src comp="216" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="373"><net_src comp="108" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="378"><net_src comp="116" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="383"><net_src comp="174" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="389"><net_src comp="178" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="395"><net_src comp="81" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="401"><net_src comp="98" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="407"><net_src comp="182" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="412"><net_src comp="186" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="417"><net_src comp="190" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="422"><net_src comp="194" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="277" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_R | {10 }
	Port: OUT_I | {10 }
 - Input state : 
	Port: fft_stage.9 : X_R | {1 2 5 6 }
	Port: fft_stage.9 : X_I | {1 2 5 6 }
	Port: fft_stage.9 : W_real16 | {1 2 }
	Port: fft_stage.9 : W_imag8 | {1 2 }
  - Chain level:
	State 1
		store_ln43 : 1
		j_1 : 1
		icmp_ln43 : 2
		add_ln43 : 2
		br_ln43 : 3
		j_cast : 2
		W_real16_addr : 3
		W_imag8_addr : 3
		c : 4
		s : 4
		xor_ln53 : 2
		zext_ln54 : 2
		X_R_addr : 3
		X_R_load : 4
		X_I_addr : 3
		X_I_load : 4
		store_ln43 : 3
	State 2
		mul : 1
		mul1 : 1
		mul2 : 1
		mul3 : 1
	State 3
	State 4
	State 5
		X_R_load_1 : 1
		X_I_load_1 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
		store_ln56 : 1
		store_ln57 : 1
		store_ln58 : 1
		store_ln59 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |   DSP   |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|          |    grp_fu_174    |    2    |   177   |   229   |
|          |    grp_fu_178    |    2    |   177   |   229   |
|   fadd   |    grp_fu_182    |    2    |   177   |   229   |
|          |    grp_fu_186    |    2    |   177   |   229   |
|          |    grp_fu_190    |    2    |   177   |   229   |
|          |    grp_fu_194    |    2    |   177   |   229   |
|----------|------------------|---------|---------|---------|
|          |    grp_fu_198    |    3    |   128   |    77   |
|   fmul   |    grp_fu_204    |    3    |   128   |    77   |
|          |    grp_fu_210    |    3    |   128   |    77   |
|          |    grp_fu_216    |    3    |   128   |    77   |
|----------|------------------|---------|---------|---------|
|    add   |  add_ln43_fu_236 |    0    |    0    |    17   |
|----------|------------------|---------|---------|---------|
|   icmp   | icmp_ln43_fu_230 |    0    |    0    |    11   |
|----------|------------------|---------|---------|---------|
|    xor   |  xor_ln53_fu_248 |    0    |    0    |    10   |
|----------|------------------|---------|---------|---------|
|   zext   |   j_cast_fu_242  |    0    |    0    |    0    |
|          | zext_ln54_fu_254 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    24   |   1574  |   1720  |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| W_imag8_addr_reg_305|    9   |
|W_real16_addr_reg_300|    9   |
|  X_I_addr_1_reg_375 |   10   |
|   X_I_addr_reg_321  |   10   |
|  X_I_load_1_reg_398 |   32   |
|   X_I_load_reg_344  |   32   |
|  X_R_addr_1_reg_370 |   10   |
|   X_R_addr_reg_316  |   10   |
|  X_R_load_1_reg_392 |   32   |
|   X_R_load_reg_338  |   32   |
|     add1_reg_419    |   32   |
|     add_reg_414     |   32   |
|      c_reg_326      |   32   |
|  icmp_ln43_reg_288  |    1   |
|    j_cast_reg_292   |   64   |
|      j_reg_281      |   10   |
|     mul1_reg_355    |   32   |
|     mul2_reg_360    |   32   |
|     mul3_reg_365    |   32   |
|     mul_reg_350     |   32   |
|      s_reg_332      |   32   |
|     sub1_reg_409    |   32   |
|     sub_reg_404     |   32   |
|    temp_I_reg_386   |   32   |
|    temp_R_reg_380   |   32   |
|  zext_ln54_reg_310  |   64   |
+---------------------+--------+
|        Total        |   709  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_62 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_68 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_81 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_81 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_98 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_98 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_198    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_198    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_204    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_204    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_210    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_210    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_216    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_216    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   588  ||   6.44  ||   126   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |  1574  |  1720  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   126  |
|  Register |    -   |    -   |   709  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |    6   |  2283  |  1846  |
+-----------+--------+--------+--------+--------+
