# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 9-10.srcs/sources_1/imports/Downloads/ProgramROM.VHD" \
"../../../../Lab 9-10.srcs/sim_1/new/ROM_sim.vhd" \

# Do not sort compile order
nosort
