// Seed: 186525510
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    module_0
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  assign module_1.id_0 = 0;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wor [-1 : 1] id_8 = -1;
  wire id_9;
  wire id_10;
  ;
  assign id_1 = id_4 - id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd24,
    parameter id_2 = 32'd0
) (
    output wor id_0,
    output supply1 _id_1,
    input uwire _id_2,
    output tri1 id_3
);
  wire [id_2 : id_2] id_5[id_1 : -1];
  logic [-1 : -1] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5
  );
endmodule
