============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  02:31:37 pm
  Module:                 ripple_carry_adder_8bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4014 ps) Path Delay Check
     Startpoint: (F) A[0]
       Endpoint: (R) S[7]

                   Capture    Launch  
      Path Delay:+    8000         -  
      Drv Adjust:+       0         0  
         Arrival:=    8000            
                                      
   Required Time:=    8000            
       Data Path:-    3986            
           Slack:=    4014            

Exceptions/Constraints:
  max_delay             8000            constraints.sdc_line_1 

#-----------------------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags     Arc     Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  A[0]                                 -       -         F     (arrival)                  1  7.2  1000     0       0    (-,-) 
  F1A/g65__2398/COUT                   -       B->COUT   F     sky130_fd_sc_hd__fa_1      1  5.8    96   786     786    (-,-) 
  full_adder_loop[1].FA/g65__5107/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    1182    (-,-) 
  full_adder_loop[2].FA/g65__6260/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    1579    (-,-) 
  full_adder_loop[3].FA/g65__4319/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    1975    (-,-) 
  full_adder_loop[4].FA/g65__8428/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    2371    (-,-) 
  full_adder_loop[5].FA/g65__5526/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    2768    (-,-) 
  full_adder_loop[6].FA/g65__6783/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    3164    (-,-) 
  full_adder_loop[7].FA/g65__3680/SUM  -       CIN->SUM  R     sky130_fd_sc_hd__fa_1      1 51.3   506   822    3985    (-,-) 
  S[7]                                 <<<     -         R     (port)                     -    -     -     0    3986    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------

