{
  "DESIGN_NAME": "top",
  "VERILOG_FILES": ["dir::top.v"],
  "CLOCK_PERIOD": 25,
  "CLOCK_PORT": "clk",
  "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
  "FP_CORE_UTIL": 40
}