{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 01:42:06 2010 " "Info: Processing started: Wed Jul 14 01:42:06 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DATACTRL -c DATACTRL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DATACTRL -c DATACTRL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "I0 R0_B 11.929 ns Longest " "Info: Longest tpd from source pin \"I0\" to destination pin \"R0_B\" is 11.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns I0 1 PIN PIN_60 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_60; Fanout = 6; PIN Node = 'I0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { I0 } "NODE_NAME" } } { "DATACTRL.bdf" "" { Schematic "D:/±à³Ì/verilog HDL/cpu/DATACTRL/DATACTRL.bdf" { { -16 8 176 0 "I0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.188 ns) + CELL(0.590 ns) 7.247 ns 74139:inst\|33~8 2 COMB LC_X1_Y2_N7 1 " "Info: 2: + IC(5.188 ns) + CELL(0.590 ns) = 7.247 ns; Loc. = LC_X1_Y2_N7; Fanout = 1; COMB Node = '74139:inst\|33~8'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.778 ns" { I0 74139:inst|33~8 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.590 ns) 8.268 ns inst14 3 COMB LC_X1_Y2_N1 1 " "Info: 3: + IC(0.431 ns) + CELL(0.590 ns) = 8.268 ns; Loc. = LC_X1_Y2_N1; Fanout = 1; COMB Node = 'inst14'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { 74139:inst|33~8 inst14 } "NODE_NAME" } } { "DATACTRL.bdf" "" { Schematic "D:/±à³Ì/verilog HDL/cpu/DATACTRL/DATACTRL.bdf" { { 48 456 520 96 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(2.124 ns) 11.929 ns R0_B 4 PIN PIN_47 0 " "Info: 4: + IC(1.537 ns) + CELL(2.124 ns) = 11.929 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'R0_B'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.661 ns" { inst14 R0_B } "NODE_NAME" } } { "DATACTRL.bdf" "" { Schematic "D:/±à³Ì/verilog HDL/cpu/DATACTRL/DATACTRL.bdf" { { 64 560 736 80 "R0_B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.773 ns ( 40.01 % ) " "Info: Total cell delay = 4.773 ns ( 40.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.156 ns ( 59.99 % ) " "Info: Total interconnect delay = 7.156 ns ( 59.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.929 ns" { I0 74139:inst|33~8 inst14 R0_B } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "11.929 ns" { I0 {} I0~out0 {} 74139:inst|33~8 {} inst14 {} R0_B {} } { 0.000ns 0.000ns 5.188ns 0.431ns 1.537ns } { 0.000ns 1.469ns 0.590ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Allocated 138 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 01:42:06 2010 " "Info: Processing ended: Wed Jul 14 01:42:06 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
