2018-06-26 10:41:52,591 INFO The file: ./tests\TRS.RTECONFIG.CHECK.001\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-26 10:41:52,602 INFO The file: ./tests\TRS.RTECONFIG.CHECK.001\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:41:52,604 INFO The file: ./tests\TRS.RTECONFIG.CHECK.001\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:41:52,605 WARNING The file: ./tests\TRS.RTECONFIG.CHECK.001\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:41:52,606 INFO The file: ./tests\TRS.RTECONFIG.CHECK.001\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:41:52,606 WARNING The file: ./tests\TRS.RTECONFIG.CHECK.001\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-26 10:41:52,606 INFO The file: ./tests\TRS.RTECONFIG.CHECK.001\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:41:52,607 WARNING The file: ./tests\TRS.RTECONFIG.CHECK.001\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:41:52,607 INFO The file: ./tests\TRS.RTECONFIG.CHECK.001\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:41:52,608 INFO The file: ./tests\TRS.RTECONFIG.CHECK.001\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
2018-06-26 10:41:52,608 ERROR There is a cycle in task sequencing: RUNPI_ASWC_A26_ENTRY => RUNA_GererAutomonieConso_Cyclic => RUNI_A26_EXIT => RUNPI_ASWC_A26_ENTRY
