// Seed: 2499405795
`timescale 1ps / 1ps `default_nettype wire `timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    output id_2,
    output id_3,
    output id_4,
    input id_5
);
  initial begin
    if (1'h0) id_3 <= 1;
  end
endmodule
