make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
 CC       main.o
make -C ../../software/libcompiler-rt
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make -C ../../software/libbase
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
make -C ../../software/libnet
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
 LD       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
../../mkmscimg.py bios.bin
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "minispartan6_video-videomixersoc-minispartan6.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32

---- Target Parameters
Output File Name                   : "minispartan6_video-videomixersoc-minispartan6.ngc"
Target Device                      : xc6slx25-3-ftg256

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/cpld_det' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/ieee_proposed' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unimacro' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unisim' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/xilinxcorelib' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7247: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7340: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7349: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7555: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7575: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7642: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7674: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7711: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7743: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7780: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7812: Port OQ is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 65: Using initial value of videomixersoc_videomixersoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 78: Using initial value of videomixersoc_videomixersoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 97: Using initial value of videomixersoc_videomixersoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 158: Using initial value of videomixersoc_videomixersoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 181: Using initial value of videomixersoc_videomixersoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 205: Using initial value of videomixersoc_videomixersoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 233: Using initial value of videomixersoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 237: Using initial value of sys_ps_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 323: Using initial value of videomixersoc_sdram_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 413: Using initial value of videomixersoc_sdram_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 452: Using initial value of videomixersoc_sdram_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 491: Using initial value of videomixersoc_sdram_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 530: Using initial value of videomixersoc_sdram_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 582: Using initial value of videomixersoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 583: Using initial value of videomixersoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 584: Using initial value of videomixersoc_sdram_nop_cas_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 585: Using initial value of videomixersoc_sdram_nop_ras_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 586: Using initial value of videomixersoc_sdram_nop_we_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 653: Using initial value of spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 677: Using initial value of lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 678: Using initial value of lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 760: Using initial value of reader_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 861: Using initial value of fifo_unpack_counter since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 867: Using initial value of clocking_send_cmd_data_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 870: Using initial value of clocking_send_go_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 885: Using initial value of clocking_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 888: Using initial value of clocking_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 918: Using initial value of chroma_upsampler_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 1144: Using initial value of compositeactor_abstractactor2_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 1159: Using initial value of update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 1162: Using initial value of data_width_status since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7288: Signal <mem> in initial block is partially initialized.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 1791: Assignment to videomixersoc_videomixersoc_uart_phy_source_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 1938: Assignment to dfi_p0_odt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 1939: Assignment to dfi_p0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 1960: Assignment to videomixersoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 2908: Assignment to lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 2990: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3065: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3159: Assignment to compositeactor_busy0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3160: Assignment to dma_out_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3161: Assignment to abstractactor_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3162: Assignment to compositeactor_busy1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3198: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3199: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3286: Assignment to chroma_upsampler_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3288: Assignment to chroma_upsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3300: Assignment to ycbcr2rgb_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3301: Assignment to ycbcr2rgb_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3302: Assignment to ycbcr2rgb_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3303: Assignment to ycbcr2rgb_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3483: Assignment to videomixersoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3484: Assignment to videomixersoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3488: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3521: Assignment to videomixersoc_videomixersoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3522: Assignment to videomixersoc_videomixersoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3524: Assignment to videomixersoc_videomixersoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3525: Assignment to videomixersoc_videomixersoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3526: Assignment to videomixersoc_videomixersoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3532: Assignment to videomixersoc_videomixersoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3533: Assignment to videomixersoc_videomixersoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3536: Assignment to videomixersoc_videomixersoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3539: Assignment to videomixersoc_videomixersoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3540: Assignment to videomixersoc_videomixersoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3549: Assignment to spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3550: Assignment to spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3552: Assignment to spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3553: Assignment to spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3554: Assignment to spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3564: Assignment to videomixersoc_bank0_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3565: Assignment to videomixersoc_bank0_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3566: Assignment to videomixersoc_bank0_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3567: Assignment to videomixersoc_bank0_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3568: Assignment to videomixersoc_bank0_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3569: Assignment to videomixersoc_bank0_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3570: Assignment to videomixersoc_bank0_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3571: Assignment to videomixersoc_bank0_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3572: Assignment to videomixersoc_bank0_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3573: Assignment to videomixersoc_bank0_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3574: Assignment to videomixersoc_bank0_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3575: Assignment to videomixersoc_bank0_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3576: Assignment to videomixersoc_bank0_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3577: Assignment to videomixersoc_bank0_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3578: Assignment to videomixersoc_bank0_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3579: Assignment to videomixersoc_bank0_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3589: Assignment to videomixersoc_bank1_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3590: Assignment to videomixersoc_bank1_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3591: Assignment to videomixersoc_bank1_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3592: Assignment to videomixersoc_bank1_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3593: Assignment to videomixersoc_bank1_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3594: Assignment to videomixersoc_bank1_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3595: Assignment to videomixersoc_bank1_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3596: Assignment to videomixersoc_bank1_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3597: Assignment to videomixersoc_bank1_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3598: Assignment to videomixersoc_bank1_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3599: Assignment to videomixersoc_bank1_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3600: Assignment to videomixersoc_bank1_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3601: Assignment to videomixersoc_bank1_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3602: Assignment to videomixersoc_bank1_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3603: Assignment to videomixersoc_bank1_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3604: Assignment to videomixersoc_bank1_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3605: Assignment to videomixersoc_bank1_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3606: Assignment to videomixersoc_bank1_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3607: Assignment to videomixersoc_bank1_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3608: Assignment to videomixersoc_bank1_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3609: Assignment to videomixersoc_bank1_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3610: Assignment to videomixersoc_bank1_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3611: Assignment to videomixersoc_bank1_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3612: Assignment to videomixersoc_bank1_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3613: Assignment to videomixersoc_bank1_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3614: Assignment to videomixersoc_bank1_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3615: Assignment to videomixersoc_bank1_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3616: Assignment to videomixersoc_bank1_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3617: Assignment to videomixersoc_bank1_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3618: Assignment to videomixersoc_bank1_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3619: Assignment to videomixersoc_bank1_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3620: Assignment to videomixersoc_bank1_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3621: Assignment to videomixersoc_bank1_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3622: Assignment to videomixersoc_bank1_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3623: Assignment to videomixersoc_bank1_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3624: Assignment to videomixersoc_bank1_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3625: Assignment to videomixersoc_bank1_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3626: Assignment to videomixersoc_bank1_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3627: Assignment to videomixersoc_bank1_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3628: Assignment to videomixersoc_bank1_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3704: Assignment to clocking_send_cmd_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3706: Assignment to clocking_send_go_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3708: Assignment to videomixersoc_bank2_driver_clocking_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3709: Assignment to videomixersoc_bank2_driver_clocking_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3714: Assignment to videomixersoc_bank2_driver_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3715: Assignment to videomixersoc_bank2_driver_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3716: Assignment to videomixersoc_bank2_driver_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3717: Assignment to videomixersoc_bank2_driver_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3722: Assignment to clocking_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3724: Assignment to clocking_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3726: Assignment to videomixersoc_bank2_driver_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3727: Assignment to videomixersoc_bank2_driver_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3758: Result of 14-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3763: Result of 14-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3779: Assignment to videomixersoc_bank3_sysid1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3780: Assignment to videomixersoc_bank3_sysid1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3781: Assignment to videomixersoc_bank3_sysid0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3782: Assignment to videomixersoc_bank3_sysid0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3783: Assignment to videomixersoc_bank3_revision3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3784: Assignment to videomixersoc_bank3_revision3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3785: Assignment to videomixersoc_bank3_revision2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3786: Assignment to videomixersoc_bank3_revision2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3787: Assignment to videomixersoc_bank3_revision1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3788: Assignment to videomixersoc_bank3_revision1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3789: Assignment to videomixersoc_bank3_revision0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3790: Assignment to videomixersoc_bank3_revision0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3791: Assignment to videomixersoc_bank3_frequency3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3792: Assignment to videomixersoc_bank3_frequency3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3793: Assignment to videomixersoc_bank3_frequency2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3794: Assignment to videomixersoc_bank3_frequency2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3795: Assignment to videomixersoc_bank3_frequency1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3796: Assignment to videomixersoc_bank3_frequency1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3797: Assignment to videomixersoc_bank3_frequency0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3798: Assignment to videomixersoc_bank3_frequency0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3810: Assignment to videomixersoc_bank4_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3811: Assignment to videomixersoc_bank4_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3812: Assignment to videomixersoc_bank4_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3813: Assignment to videomixersoc_bank4_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3814: Assignment to videomixersoc_bank4_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3815: Assignment to videomixersoc_bank4_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3816: Assignment to videomixersoc_bank4_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3817: Assignment to videomixersoc_bank4_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3818: Assignment to videomixersoc_bank4_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3819: Assignment to videomixersoc_bank4_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3820: Assignment to videomixersoc_bank4_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3821: Assignment to videomixersoc_bank4_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3822: Assignment to videomixersoc_bank4_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3823: Assignment to videomixersoc_bank4_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3824: Assignment to videomixersoc_bank4_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3825: Assignment to videomixersoc_bank4_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3826: Assignment to videomixersoc_bank4_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3827: Assignment to videomixersoc_bank4_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3828: Assignment to videomixersoc_bank4_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3829: Assignment to videomixersoc_bank4_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3830: Assignment to videomixersoc_bank4_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3831: Assignment to videomixersoc_bank4_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3832: Assignment to videomixersoc_bank4_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3833: Assignment to videomixersoc_bank4_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3834: Assignment to videomixersoc_bank4_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3835: Assignment to videomixersoc_bank4_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3836: Assignment to videomixersoc_bank4_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3837: Assignment to videomixersoc_bank4_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3838: Assignment to videomixersoc_bank4_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3839: Assignment to videomixersoc_bank4_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3840: Assignment to videomixersoc_bank4_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3841: Assignment to videomixersoc_bank4_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3863: Assignment to videomixersoc_sdram_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3875: Assignment to videomixersoc_bank5_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3876: Assignment to videomixersoc_bank5_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3877: Assignment to videomixersoc_bank5_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3878: Assignment to videomixersoc_bank5_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3879: Assignment to update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3881: Assignment to videomixersoc_bank5_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3882: Assignment to videomixersoc_bank5_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3883: Assignment to videomixersoc_bank5_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3884: Assignment to videomixersoc_bank5_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3885: Assignment to videomixersoc_bank5_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3886: Assignment to videomixersoc_bank5_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3887: Assignment to videomixersoc_bank5_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3888: Assignment to videomixersoc_bank5_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3889: Assignment to videomixersoc_bank5_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3890: Assignment to videomixersoc_bank5_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3891: Assignment to videomixersoc_bank5_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3892: Assignment to videomixersoc_bank5_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3893: Assignment to videomixersoc_bank5_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3894: Assignment to videomixersoc_bank5_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3919: Assignment to videomixersoc_bank6_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3920: Assignment to videomixersoc_bank6_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3947: Assignment to videomixersoc_videomixersoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3949: Assignment to videomixersoc_bank7_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3950: Assignment to videomixersoc_bank7_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3951: Assignment to videomixersoc_bank7_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3952: Assignment to videomixersoc_bank7_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3953: Assignment to videomixersoc_bank7_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3954: Assignment to videomixersoc_bank7_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3955: Assignment to videomixersoc_bank7_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3956: Assignment to videomixersoc_bank7_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3957: Assignment to videomixersoc_videomixersoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3958: Assignment to videomixersoc_videomixersoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3984: Assignment to videomixersoc_bank8_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3985: Assignment to videomixersoc_bank8_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3986: Assignment to videomixersoc_bank8_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3987: Assignment to videomixersoc_bank8_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3988: Assignment to videomixersoc_videomixersoc_uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 3989: Assignment to videomixersoc_videomixersoc_uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 5311: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 5312: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 5313: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 5320: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 5329: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 5338: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 5200: Assignment to chroma_upsampler_record1_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 5775: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 5776: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 5920: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 6352: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 5496: Assignment to videomixersoc_videomixersoc_uart_phy_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7318: Assignment to videomixersoc_videomixersoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7332: Assignment to videomixersoc_videomixersoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=5'b10100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=31.25,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=4'b1000,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=4'b1000,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=4'b1000,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=0.0,CLKOUT3_DIVIDE=4'b1000,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=0.0,CLKOUT4_DIVIDE=4'b1000,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=270.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7383: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7386: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <DNA_PORT>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7451: Assignment to videomixersoc_sdram_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7465: Assignment to videomixersoc_sdram_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7479: Assignment to videomixersoc_sdram_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7493: Assignment to videomixersoc_sdram_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7536: Assignment to reader_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" Line 7552: Assignment to fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=1.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=20.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <PLL_ADV(CLKFBOUT_MULT=4'b1010,CLKOUT0_DIVIDE=1'b1,CLKOUT1_DIVIDE=3'b101,CLKOUT2_DIVIDE=4'b1010,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=3'b101)>.

Elaborating module <OBUFDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="MASTER")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="SLAVE")>.

Elaborating module <FDPE(INIT=1'b1)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v".
    Set property "register_balancing = no" for signal <fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <fifo_graycounter1_q>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" line 7249: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" line 7249: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" line 7249: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" line 7249: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" line 7249: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/minispartan6_video-videomixersoc-minispartan6.v" line 7249: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 1024x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x8-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x8-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x23-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x23-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x23-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x23-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 2048x32-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 2048x20-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_6>, simulation mismatch.
    Found 15x16-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 512x19-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Register <memadr_8> equivalent to <memadr_7> has been removed
    Register <de_r> equivalent to <next_de0> has been removed
    Register <hdmi_phy_es2_new_de0> equivalent to <hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_phy_es1_new_de0> equivalent to <hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_phy_es1_new_de1> equivalent to <hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_phy_es2_new_de1> equivalent to <hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_phy_es2_new_de2> equivalent to <hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_phy_es1_new_de2> equivalent to <hdmi_phy_es0_new_de2> has been removed
    Found 1-bit register for signal <next_de0>.
    Found 1-bit register for signal <next_vsync0>.
    Found 1-bit register for signal <next_hsync0>.
    Found 1-bit register for signal <next_de1>.
    Found 1-bit register for signal <next_vsync1>.
    Found 1-bit register for signal <next_hsync1>.
    Found 1-bit register for signal <next_de2>.
    Found 1-bit register for signal <next_vsync2>.
    Found 1-bit register for signal <next_hsync2>.
    Found 1-bit register for signal <next_de3>.
    Found 1-bit register for signal <next_vsync3>.
    Found 1-bit register for signal <next_hsync3>.
    Found 1-bit register for signal <next_de4>.
    Found 1-bit register for signal <next_vsync4>.
    Found 1-bit register for signal <next_hsync4>.
    Found 1-bit register for signal <next_de5>.
    Found 1-bit register for signal <next_vsync5>.
    Found 1-bit register for signal <next_hsync5>.
    Found 1-bit register for signal <fifo_pix_hsync>.
    Found 1-bit register for signal <fifo_pix_vsync>.
    Found 1-bit register for signal <fifo_pix_de>.
    Found 8-bit register for signal <fifo_pix_y>.
    Found 8-bit register for signal <fifo_pix_cb_cr>.
    Found 10-bit register for signal <fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <fifo_graycounter1_q>.
    Found 8-bit register for signal <chroma_upsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <chroma_upsampler_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <chroma_upsampler_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <chroma_upsampler_parity>.
    Found 8-bit register for signal <chroma_upsampler_source_y>.
    Found 8-bit register for signal <chroma_upsampler_source_cb>.
    Found 8-bit register for signal <chroma_upsampler_source_cr>.
    Found 8-bit register for signal <ycbcr2rgb_record0_ycbcr_n_y>.
    Found 9-bit register for signal <ycbcr2rgb_cb_minus_coffset>.
    Found 9-bit register for signal <ycbcr2rgb_cr_minus_coffset>.
    Found 9-bit register for signal <ycbcr2rgb_y_minus_yoffset>.
    Found 20-bit register for signal <ycbcr2rgb_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <ycbcr2rgb_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <ycbcr2rgb_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <ycbcr2rgb_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <ycbcr2rgb_r>.
    Found 12-bit register for signal <ycbcr2rgb_g>.
    Found 12-bit register for signal <ycbcr2rgb_b>.
    Found 8-bit register for signal <ycbcr2rgb_source_r>.
    Found 8-bit register for signal <ycbcr2rgb_source_g>.
    Found 8-bit register for signal <ycbcr2rgb_source_b>.
    Found 4-bit register for signal <hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_phy_es2_cnt>.
    Found 10-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 5-bit register for signal <hdmi_phy_es0_ed_2x>.
    Found 5-bit register for signal <hdmi_phy_es1_ed_2x>.
    Found 5-bit register for signal <hdmi_phy_es2_ed_2x>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_rom_bus_ack>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_sram_bus_ack>.
    Found 14-bit register for signal <videomixersoc_videomixersoc_interface_adr>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_interface_we>.
    Found 8-bit register for signal <videomixersoc_videomixersoc_interface_dat_w>.
    Found 32-bit register for signal <videomixersoc_videomixersoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_bus_wishbone_ack>.
    Found 2-bit register for signal <videomixersoc_videomixersoc_counter>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_serial_tx>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_sink_ack>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_uart_clk_txen>.
    Found 32-bit register for signal <videomixersoc_videomixersoc_uart_phy_phase_accumulator_tx>.
    Found 8-bit register for signal <videomixersoc_videomixersoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <videomixersoc_videomixersoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_tx_busy>.
    Found 8-bit register for signal <videomixersoc_videomixersoc_uart_phy_source_payload_data>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_source_stb>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_uart_clk_rxen>.
    Found 32-bit register for signal <videomixersoc_videomixersoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_rx_r>.
    Found 8-bit register for signal <videomixersoc_videomixersoc_uart_phy_rx_reg>.
    Found 4-bit register for signal <videomixersoc_videomixersoc_uart_phy_rx_bitcount>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_rx_busy>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_tx_pending>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_rx_pending>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_rx_old_trigger>.
    Found 2-bit register for signal <videomixersoc_videomixersoc_uart_storage_full>.
    Found 5-bit register for signal <videomixersoc_videomixersoc_uart_tx_fifo_level>.
    Found 4-bit register for signal <videomixersoc_videomixersoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <videomixersoc_videomixersoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <videomixersoc_videomixersoc_uart_rx_fifo_level>.
    Found 4-bit register for signal <videomixersoc_videomixersoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <videomixersoc_videomixersoc_uart_rx_fifo_consume>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_en_storage_full>.
    Found 32-bit register for signal <videomixersoc_videomixersoc_timer0_value_status>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_zero_pending>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_zero_old_trigger>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_eventmanager_storage_full>.
    Found 32-bit register for signal <videomixersoc_videomixersoc_timer0_value>.
    Found 57-bit register for signal <dna_status>.
    Found 7-bit register for signal <dna_cnt>.
    Found 13-bit register for signal <sdram_a>.
    Found 1-bit register for signal <sdram_we_n>.
    Found 1-bit register for signal <sdram_ras_n>.
    Found 1-bit register for signal <sdram_cas_n>.
    Found 1-bit register for signal <sdram_cs_n>.
    Found 1-bit register for signal <sdram_cke>.
    Found 2-bit register for signal <sdram_ba>.
    Found 2-bit register for signal <sdram_dm>.
    Found 16-bit register for signal <dfi_p0_rddata>.
    Found 16-bit register for signal <sd_dq_out>.
    Found 1-bit register for signal <d_dfi_wrdata_en>.
    Found 4-bit register for signal <rddata_sr>.
    Found 4-bit register for signal <videomixersoc_sdram_storage_full>.
    Found 6-bit register for signal <videomixersoc_sdram_command_storage_full>.
    Found 1-bit register for signal <videomixersoc_sdram_address_storage_full<12>>.
    Found 1-bit register for signal <videomixersoc_sdram_address_storage_full<11>>.
    Found 1-bit register for signal <videomixersoc_sdram_address_storage_full<10>>.
    Found 1-bit register for signal <videomixersoc_sdram_address_storage_full<9>>.
    Found 1-bit register for signal <videomixersoc_sdram_address_storage_full<8>>.
    Found 1-bit register for signal <videomixersoc_sdram_address_storage_full<7>>.
    Found 1-bit register for signal <videomixersoc_sdram_address_storage_full<6>>.
    Found 1-bit register for signal <videomixersoc_sdram_address_storage_full<5>>.
    Found 1-bit register for signal <videomixersoc_sdram_address_storage_full<4>>.
    Found 1-bit register for signal <videomixersoc_sdram_address_storage_full<3>>.
    Found 1-bit register for signal <videomixersoc_sdram_address_storage_full<2>>.
    Found 1-bit register for signal <videomixersoc_sdram_address_storage_full<1>>.
    Found 1-bit register for signal <videomixersoc_sdram_address_storage_full<0>>.
    Found 2-bit register for signal <videomixersoc_sdram_baddress_storage_full>.
    Found 1-bit register for signal <videomixersoc_sdram_wrdata_storage_full<15>>.
    Found 1-bit register for signal <videomixersoc_sdram_wrdata_storage_full<14>>.
    Found 1-bit register for signal <videomixersoc_sdram_wrdata_storage_full<13>>.
    Found 1-bit register for signal <videomixersoc_sdram_wrdata_storage_full<12>>.
    Found 1-bit register for signal <videomixersoc_sdram_wrdata_storage_full<11>>.
    Found 1-bit register for signal <videomixersoc_sdram_wrdata_storage_full<10>>.
    Found 1-bit register for signal <videomixersoc_sdram_wrdata_storage_full<9>>.
    Found 1-bit register for signal <videomixersoc_sdram_wrdata_storage_full<8>>.
    Found 1-bit register for signal <videomixersoc_sdram_wrdata_storage_full<7>>.
    Found 1-bit register for signal <videomixersoc_sdram_wrdata_storage_full<6>>.
    Found 1-bit register for signal <videomixersoc_sdram_wrdata_storage_full<5>>.
    Found 1-bit register for signal <videomixersoc_sdram_wrdata_storage_full<4>>.
    Found 1-bit register for signal <videomixersoc_sdram_wrdata_storage_full<3>>.
    Found 1-bit register for signal <videomixersoc_sdram_wrdata_storage_full<2>>.
    Found 1-bit register for signal <videomixersoc_sdram_wrdata_storage_full<1>>.
    Found 1-bit register for signal <videomixersoc_sdram_wrdata_storage_full<0>>.
    Found 16-bit register for signal <videomixersoc_sdram_status>.
    Found 13-bit register for signal <videomixersoc_sdram_dfi_p0_address>.
    Found 2-bit register for signal <videomixersoc_sdram_dfi_p0_bank>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p0_wrdata_en>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p0_rddata_en>.
    Found 13-bit register for signal <videomixersoc_sdram_a>.
    Found 1-bit register for signal <videomixersoc_sdram_cas_n>.
    Found 1-bit register for signal <videomixersoc_sdram_ras_n>.
    Found 1-bit register for signal <videomixersoc_sdram_we_n>.
    Found 1-bit register for signal <videomixersoc_sdram_seq_done>.
    Found 4-bit register for signal <videomixersoc_sdram_counter0>.
    Found 10-bit register for signal <videomixersoc_sdram_counter1>.
    Found 1-bit register for signal <videomixersoc_sdram_start>.
    Found 4-bit register for signal <videomixersoc_sdram_bankmachine0_level>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine0_produce>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine0_consume>.
    Found 1-bit register for signal <videomixersoc_sdram_bankmachine0_has_openrow>.
    Found 13-bit register for signal <videomixersoc_sdram_bankmachine0_openrow>.
    Found 2-bit register for signal <videomixersoc_sdram_bankmachine0_unsafe_precharge_count>.
    Found 4-bit register for signal <videomixersoc_sdram_bankmachine1_level>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine1_produce>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine1_consume>.
    Found 1-bit register for signal <videomixersoc_sdram_bankmachine1_has_openrow>.
    Found 13-bit register for signal <videomixersoc_sdram_bankmachine1_openrow>.
    Found 2-bit register for signal <videomixersoc_sdram_bankmachine1_unsafe_precharge_count>.
    Found 4-bit register for signal <videomixersoc_sdram_bankmachine2_level>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine2_produce>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine2_consume>.
    Found 1-bit register for signal <videomixersoc_sdram_bankmachine2_has_openrow>.
    Found 13-bit register for signal <videomixersoc_sdram_bankmachine2_openrow>.
    Found 2-bit register for signal <videomixersoc_sdram_bankmachine2_unsafe_precharge_count>.
    Found 4-bit register for signal <videomixersoc_sdram_bankmachine3_level>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine3_produce>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine3_consume>.
    Found 1-bit register for signal <videomixersoc_sdram_bankmachine3_has_openrow>.
    Found 13-bit register for signal <videomixersoc_sdram_bankmachine3_openrow>.
    Found 2-bit register for signal <videomixersoc_sdram_bankmachine3_unsafe_precharge_count>.
    Found 2-bit register for signal <videomixersoc_sdram_choose_cmd_grant>.
    Found 2-bit register for signal <videomixersoc_sdram_choose_req_grant>.
    Found 5-bit register for signal <videomixersoc_sdram_time0>.
    Found 4-bit register for signal <videomixersoc_sdram_time1>.
    Found 3-bit register for signal <videomixersoc_sdram_state>.
    Found 1-bit register for signal <videomixersoc_cache>.
    Found 1-bit register for signal <spiflash_bus_ack>.
    Found 4-bit register for signal <spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <spiflash_bitbang_en_storage_full>.
    Found 1-bit register for signal <spiflash_cs_n>.
    Found 1-bit register for signal <spiflash_clk>.
    Found 1-bit register for signal <spiflash_dq_oe>.
    Found 32-bit register for signal <spiflash_sr>.
    Found 2-bit register for signal <spiflash_i1>.
    Found 2-bit register for signal <spiflash_dqi>.
    Found 8-bit register for signal <spiflash_counter>.
    Found 12-bit register for signal <fi_source_payload_hres>.
    Found 12-bit register for signal <fi_source_payload_hsync_start>.
    Found 12-bit register for signal <fi_source_payload_hsync_end>.
    Found 12-bit register for signal <fi_source_payload_hscan>.
    Found 12-bit register for signal <fi_source_payload_vres>.
    Found 12-bit register for signal <fi_source_payload_vsync_start>.
    Found 12-bit register for signal <fi_source_payload_vsync_end>.
    Found 12-bit register for signal <fi_source_payload_vscan>.
    Found 25-bit register for signal <fi_source_payload_length>.
    Found 25-bit register for signal <fi_source_payload_base0>.
    Found 1-bit register for signal <fi_source_stb>.
    Found 1-bit register for signal <fi_storage_full>.
    Found 12-bit register for signal <fi_csrstorage0_storage_full>.
    Found 12-bit register for signal <fi_csrstorage1_storage_full>.
    Found 12-bit register for signal <fi_csrstorage2_storage_full>.
    Found 12-bit register for signal <fi_csrstorage3_storage_full>.
    Found 12-bit register for signal <fi_csrstorage4_storage_full>.
    Found 12-bit register for signal <fi_csrstorage5_storage_full>.
    Found 12-bit register for signal <fi_csrstorage6_storage_full>.
    Found 12-bit register for signal <fi_csrstorage7_storage_full>.
    Found 26-bit register for signal <fi_csrstorage8_storage_full>.
    Found 26-bit register for signal <fi_csrstorage9_storage_full>.
    Found 24-bit register for signal <intseq_maximum>.
    Found 24-bit register for signal <intseq_offset>.
    Found 24-bit register for signal <intseq_counter>.
    Found 4-bit register for signal <reader_rsv_level>.
    Found 4-bit register for signal <reader_level>.
    Found 4-bit register for signal <reader_produce>.
    Found 4-bit register for signal <reader_consume>.
    Found 1-bit register for signal <vtg_phy_payload_hsync>.
    Found 1-bit register for signal <vtg_phy_payload_vsync>.
    Found 1-bit register for signal <vtg_hactive>.
    Found 1-bit register for signal <vtg_vactive>.
    Found 12-bit register for signal <vtg_hcounter>.
    Found 12-bit register for signal <vtg_vcounter>.
    Found 12-bit register for signal <vtg_tr_hres>.
    Found 12-bit register for signal <vtg_tr_hsync_start>.
    Found 12-bit register for signal <vtg_tr_hsync_end>.
    Found 12-bit register for signal <vtg_tr_hscan>.
    Found 12-bit register for signal <vtg_tr_vres>.
    Found 12-bit register for signal <vtg_tr_vsync_start>.
    Found 12-bit register for signal <vtg_tr_vsync_end>.
    Found 12-bit register for signal <vtg_tr_vscan>.
    Found 1-bit register for signal <vtg_generate_frame_done>.
    Found 10-bit register for signal <fifo_graycounter0_q>.
    Found 10-bit register for signal <fifo_graycounter0_q_binary>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<9>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<8>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<7>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<6>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<5>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<4>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<3>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<2>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<1>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<0>>.
    Found 1-bit register for signal <clocking_pll_reset_storage_full>.
    Found 5-bit register for signal <clocking_pll_adr_storage_full>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <clocking_pll_drdy_status>.
    Found 4-bit register for signal <clocking_remaining_bits>.
    Found 10-bit register for signal <clocking_sr>.
    Found 4-bit register for signal <clocking_busy_counter>.
    Found 16-bit register for signal <compositeactor_abstractactor0_q_payload_d>.
    Found 1-bit register for signal <compositeactor_abstractactor0_valid_n>.
    Found 24-bit register for signal <compositeactor_abstractactor1_q_payload_value>.
    Found 1-bit register for signal <compositeactor_abstractactor1_valid_n>.
    Found 2-bit register for signal <compositeactor_abstractactor2_already_acked>.
    Found 2-bit register for signal <refresher_state>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 24-bit register for signal <nreads_status>.
    Found 24-bit register for signal <nwrites_status>.
    Found 1-bit register for signal <cmd_stb>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <cmd_is_read>.
    Found 1-bit register for signal <cmd_is_write>.
    Found 24-bit register for signal <counter>.
    Found 1-bit register for signal <period>.
    Found 24-bit register for signal <nreads>.
    Found 24-bit register for signal <nwrites>.
    Found 24-bit register for signal <nreads_r>.
    Found 24-bit register for signal <nwrites_r>.
    Found 1-bit register for signal <roundrobin0_grant>.
    Found 1-bit register for signal <roundrobin1_grant>.
    Found 1-bit register for signal <roundrobin2_grant>.
    Found 1-bit register for signal <roundrobin3_grant>.
    Found 1-bit register for signal <new_master_dat_w_ack0>.
    Found 1-bit register for signal <new_master_dat_r_ack0>.
    Found 1-bit register for signal <new_master_dat_r_ack1>.
    Found 1-bit register for signal <new_master_dat_r_ack2>.
    Found 1-bit register for signal <new_master_dat_r_ack3>.
    Found 1-bit register for signal <new_master_dat_r_ack4>.
    Found 1-bit register for signal <new_master_dat_r_ack5>.
    Found 1-bit register for signal <new_master_dat_r_ack6>.
    Found 1-bit register for signal <new_master_dat_r_ack7>.
    Found 1-bit register for signal <new_master_dat_r_ack8>.
    Found 1-bit register for signal <new_master_dat_r_ack9>.
    Found 1-bit register for signal <n_controller_selected_wl0>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <wb2lasmi_state>.
    Found 1-bit register for signal <intseq_busy>.
    Found 1-bit register for signal <vtg_busy>.
    Found 1-bit register for signal <videomixersoc_grant>.
    Found 5-bit register for signal <videomixersoc_slave_sel_r>.
    Found 8-bit register for signal <videomixersoc_interface0_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface1_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface2_dat_r>.
    Found 4-bit register for signal <videomixersoc_bank2_fi_hres_backstore>.
    Found 4-bit register for signal <videomixersoc_bank2_fi_hsync_start_backstore>.
    Found 4-bit register for signal <videomixersoc_bank2_fi_hsync_end_backstore>.
    Found 4-bit register for signal <videomixersoc_bank2_fi_hscan_backstore>.
    Found 4-bit register for signal <videomixersoc_bank2_fi_vres_backstore>.
    Found 4-bit register for signal <videomixersoc_bank2_fi_vsync_start_backstore>.
    Found 4-bit register for signal <videomixersoc_bank2_fi_vsync_end_backstore>.
    Found 4-bit register for signal <videomixersoc_bank2_fi_vscan_backstore>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_length_backstore<17>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_length_backstore<16>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_length_backstore<15>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_length_backstore<14>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_length_backstore<13>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_length_backstore<12>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_length_backstore<11>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_length_backstore<10>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_length_backstore<9>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_length_backstore<8>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_length_backstore<7>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_length_backstore<6>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_length_backstore<5>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_length_backstore<4>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_length_backstore<3>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_length_backstore<2>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_length_backstore<1>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_length_backstore<0>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_base0_backstore<17>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_base0_backstore<16>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_base0_backstore<15>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_base0_backstore<14>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_base0_backstore<13>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_base0_backstore<12>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_base0_backstore<11>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_base0_backstore<10>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_base0_backstore<9>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_base0_backstore<8>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_base0_backstore<7>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_base0_backstore<6>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_base0_backstore<5>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_base0_backstore<4>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_base0_backstore<3>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_base0_backstore<2>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_base0_backstore<1>>.
    Found 1-bit register for signal <videomixersoc_bank2_fi_base0_backstore<0>>.
    Found 8-bit register for signal <videomixersoc_interface3_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface4_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface5_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface6_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface7_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface8_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface9_dat_r>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 16-bit register for signal <sd_dq_in_ps>.
    Found 32-bit register for signal <memdat>.
    Found 10-bit register for signal <memadr>.
    Found 11-bit register for signal <memadr_7>.
    Found 19-bit register for signal <memdat_1>.
    Found finite state machine <FSM_0> for signal <videomixersoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 64                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <videomixersoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 64                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <videomixersoc_sdram_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 32                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <wb2lasmi_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_mux_1151_OUT> created at line 5304.
    Found 9-bit subtractor for signal <ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_mux_1152_OUT> created at line 5305.
    Found 9-bit subtractor for signal <ycbcr2rgb_y_minus_yoffset[8]_GND_1_o_mux_1153_OUT> created at line 5306.
    Found 5-bit subtractor for signal <videomixersoc_videomixersoc_uart_tx_fifo_level[4]_GND_1_o_sub_1456_OUT> created at line 5880.
    Found 5-bit subtractor for signal <videomixersoc_videomixersoc_uart_rx_fifo_level[4]_GND_1_o_sub_1465_OUT> created at line 5895.
    Found 32-bit subtractor for signal <videomixersoc_videomixersoc_timer0_value[31]_GND_1_o_sub_1469_OUT> created at line 5902.
    Found 10-bit subtractor for signal <videomixersoc_sdram_counter1[9]_GND_1_o_sub_1490_OUT> created at line 5975.
    Found 2-bit subtractor for signal <videomixersoc_sdram_bankmachine0_unsafe_precharge_count[1]_GND_1_o_sub_1493_OUT> created at line 5989.
    Found 4-bit subtractor for signal <videomixersoc_sdram_bankmachine0_level[3]_GND_1_o_sub_1502_OUT> created at line 6004.
    Found 2-bit subtractor for signal <videomixersoc_sdram_bankmachine1_unsafe_precharge_count[1]_GND_1_o_sub_1506_OUT> created at line 6019.
    Found 4-bit subtractor for signal <videomixersoc_sdram_bankmachine1_level[3]_GND_1_o_sub_1515_OUT> created at line 6034.
    Found 2-bit subtractor for signal <videomixersoc_sdram_bankmachine2_unsafe_precharge_count[1]_GND_1_o_sub_1519_OUT> created at line 6049.
    Found 4-bit subtractor for signal <videomixersoc_sdram_bankmachine2_level[3]_GND_1_o_sub_1528_OUT> created at line 6064.
    Found 2-bit subtractor for signal <videomixersoc_sdram_bankmachine3_unsafe_precharge_count[1]_GND_1_o_sub_1532_OUT> created at line 6079.
    Found 4-bit subtractor for signal <videomixersoc_sdram_bankmachine3_level[3]_GND_1_o_sub_1541_OUT> created at line 6094.
    Found 5-bit subtractor for signal <videomixersoc_sdram_time0[4]_GND_1_o_sub_1544_OUT> created at line 6102.
    Found 4-bit subtractor for signal <videomixersoc_sdram_time1[3]_GND_1_o_sub_1547_OUT> created at line 6109.
    Found 4-bit subtractor for signal <clocking_remaining_bits[3]_GND_1_o_sub_1628_OUT> created at line 6384.
    Found 4-bit subtractor for signal <clocking_busy_counter[3]_GND_1_o_sub_1633_OUT> created at line 6392.
    Found 4-bit subtractor for signal <reader_rsv_level[3]_GND_1_o_sub_1641_OUT> created at line 6414.
    Found 4-bit subtractor for signal <reader_level[3]_GND_1_o_sub_1654_OUT> created at line 6437.
    Found 10-bit adder for signal <fifo_graycounter0_q_binary[9]_GND_1_o_add_446_OUT> created at line 3255.
    Found 10-bit adder for signal <fifo_graycounter1_q_binary[9]_GND_1_o_add_449_OUT> created at line 3271.
    Found 24-bit adder for signal <intseq_source_payload_value> created at line 3377.
    Found 14-bit adder for signal <n4040> created at line 5311.
    Found 14-bit adder for signal <n4998> created at line 5312.
    Found 14-bit adder for signal <n4042> created at line 5312.
    Found 14-bit adder for signal <n4043> created at line 5313.
    Found 2-bit adder for signal <n5006[1:0]> created at line 5342.
    Found 2-bit adder for signal <n5009[1:0]> created at line 5342.
    Found 3-bit adder for signal <n5012[2:0]> created at line 5342.
    Found 2-bit adder for signal <n5015[1:0]> created at line 5342.
    Found 2-bit adder for signal <n5018[1:0]> created at line 5342.
    Found 3-bit adder for signal <n5021[2:0]> created at line 5342.
    Found 4-bit adder for signal <n4846> created at line 5342.
    Found 4-bit adder for signal <n5031> created at line 5353.
    Found 4-bit adder for signal <n5032> created at line 5353.
    Found 4-bit adder for signal <n5043> created at line 5353.
    Found 4-bit adder for signal <n5040> created at line 5353.
    Found 4-bit adder for signal <n5041> created at line 5353.
    Found 4-bit adder for signal <n5044> created at line 5353.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_1185_OUT> created at line 5353.
    Found 2-bit adder for signal <n5048[1:0]> created at line 5354.
    Found 2-bit adder for signal <n5051[1:0]> created at line 5354.
    Found 3-bit adder for signal <n5054[2:0]> created at line 5354.
    Found 2-bit adder for signal <n5057[1:0]> created at line 5354.
    Found 2-bit adder for signal <n5060[1:0]> created at line 5354.
    Found 3-bit adder for signal <n5063[2:0]> created at line 5354.
    Found 4-bit adder for signal <n4848> created at line 5354.
    Found 2-bit adder for signal <n5084[1:0]> created at line 5390.
    Found 2-bit adder for signal <n5087[1:0]> created at line 5390.
    Found 3-bit adder for signal <n5090[2:0]> created at line 5390.
    Found 2-bit adder for signal <n5093[1:0]> created at line 5390.
    Found 2-bit adder for signal <n5096[1:0]> created at line 5390.
    Found 3-bit adder for signal <n5099[2:0]> created at line 5390.
    Found 4-bit adder for signal <n4849> created at line 5390.
    Found 4-bit adder for signal <n5109> created at line 5401.
    Found 4-bit adder for signal <n5110> created at line 5401.
    Found 4-bit adder for signal <n5121> created at line 5401.
    Found 4-bit adder for signal <n5118> created at line 5401.
    Found 4-bit adder for signal <n5119> created at line 5401.
    Found 4-bit adder for signal <n5122> created at line 5401.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_1242_OUT> created at line 5401.
    Found 2-bit adder for signal <n5126[1:0]> created at line 5402.
    Found 2-bit adder for signal <n5129[1:0]> created at line 5402.
    Found 3-bit adder for signal <n5132[2:0]> created at line 5402.
    Found 2-bit adder for signal <n5135[1:0]> created at line 5402.
    Found 2-bit adder for signal <n5138[1:0]> created at line 5402.
    Found 3-bit adder for signal <n5141[2:0]> created at line 5402.
    Found 4-bit adder for signal <n4851> created at line 5402.
    Found 2-bit adder for signal <n5162[1:0]> created at line 5438.
    Found 2-bit adder for signal <n5165[1:0]> created at line 5438.
    Found 3-bit adder for signal <n5168[2:0]> created at line 5438.
    Found 2-bit adder for signal <n5171[1:0]> created at line 5438.
    Found 2-bit adder for signal <n5174[1:0]> created at line 5438.
    Found 3-bit adder for signal <n5177[2:0]> created at line 5438.
    Found 4-bit adder for signal <n4852> created at line 5438.
    Found 4-bit adder for signal <n5187> created at line 5449.
    Found 4-bit adder for signal <n5188> created at line 5449.
    Found 4-bit adder for signal <n5199> created at line 5449.
    Found 4-bit adder for signal <n5196> created at line 5449.
    Found 4-bit adder for signal <n5197> created at line 5449.
    Found 4-bit adder for signal <n5200> created at line 5449.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_1299_OUT> created at line 5449.
    Found 2-bit adder for signal <n5204[1:0]> created at line 5450.
    Found 2-bit adder for signal <n5207[1:0]> created at line 5450.
    Found 3-bit adder for signal <n5210[2:0]> created at line 5450.
    Found 2-bit adder for signal <n5213[1:0]> created at line 5450.
    Found 2-bit adder for signal <n5216[1:0]> created at line 5450.
    Found 3-bit adder for signal <n5219[2:0]> created at line 5450.
    Found 4-bit adder for signal <n4854> created at line 5450.
    Found 2-bit adder for signal <videomixersoc_videomixersoc_counter[1]_GND_1_o_add_1418_OUT> created at line 5788.
    Found 4-bit adder for signal <videomixersoc_videomixersoc_uart_phy_tx_bitcount[3]_GND_1_o_add_1421_OUT> created at line 5802.
    Found 33-bit adder for signal <n5244> created at line 5818.
    Found 4-bit adder for signal <videomixersoc_videomixersoc_uart_phy_rx_bitcount[3]_GND_1_o_add_1433_OUT> created at line 5831.
    Found 33-bit adder for signal <n5249> created at line 5850.
    Found 4-bit adder for signal <videomixersoc_videomixersoc_uart_tx_fifo_produce[3]_GND_1_o_add_1449_OUT> created at line 5869.
    Found 4-bit adder for signal <videomixersoc_videomixersoc_uart_tx_fifo_consume[3]_GND_1_o_add_1451_OUT> created at line 5872.
    Found 5-bit adder for signal <videomixersoc_videomixersoc_uart_tx_fifo_level[4]_GND_1_o_add_1453_OUT> created at line 5876.
    Found 4-bit adder for signal <videomixersoc_videomixersoc_uart_rx_fifo_produce[3]_GND_1_o_add_1458_OUT> created at line 5884.
    Found 4-bit adder for signal <videomixersoc_videomixersoc_uart_rx_fifo_consume[3]_GND_1_o_add_1460_OUT> created at line 5887.
    Found 5-bit adder for signal <videomixersoc_videomixersoc_uart_rx_fifo_level[4]_GND_1_o_add_1462_OUT> created at line 5891.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_1473_OUT> created at line 5918.
    Found 4-bit adder for signal <videomixersoc_sdram_counter0[3]_GND_1_o_add_1484_OUT> created at line 5963.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine0_produce[2]_GND_1_o_add_1495_OUT> created at line 5993.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine0_consume[2]_GND_1_o_add_1497_OUT> created at line 5996.
    Found 4-bit adder for signal <videomixersoc_sdram_bankmachine0_level[3]_GND_1_o_add_1499_OUT> created at line 6000.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine1_produce[2]_GND_1_o_add_1508_OUT> created at line 6023.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine1_consume[2]_GND_1_o_add_1510_OUT> created at line 6026.
    Found 4-bit adder for signal <videomixersoc_sdram_bankmachine1_level[3]_GND_1_o_add_1512_OUT> created at line 6030.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine2_produce[2]_GND_1_o_add_1521_OUT> created at line 6053.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine2_consume[2]_GND_1_o_add_1523_OUT> created at line 6056.
    Found 4-bit adder for signal <videomixersoc_sdram_bankmachine2_level[3]_GND_1_o_add_1525_OUT> created at line 6060.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine3_produce[2]_GND_1_o_add_1534_OUT> created at line 6083.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine3_consume[2]_GND_1_o_add_1536_OUT> created at line 6086.
    Found 4-bit adder for signal <videomixersoc_sdram_bankmachine3_level[3]_GND_1_o_add_1538_OUT> created at line 6090.
    Found 25-bit adder for signal <n5291> created at line 6236.
    Found 24-bit adder for signal <nreads[23]_GND_1_o_add_1578_OUT> created at line 6245.
    Found 24-bit adder for signal <nwrites[23]_GND_1_o_add_1580_OUT> created at line 6248.
    Found 1-bit adder for signal <videomixersoc_cache_PWR_1_o_add_1606_OUT<0>> created at line 6330.
    Found 2-bit adder for signal <spiflash_i1[1]_GND_1_o_add_1610_OUT> created at line 6344.
    Found 8-bit adder for signal <spiflash_counter[7]_GND_1_o_add_1622_OUT> created at line 6370.
    Found 4-bit adder for signal <reader_rsv_level[3]_GND_1_o_add_1638_OUT> created at line 6410.
    Found 4-bit adder for signal <reader_produce[3]_GND_1_o_add_1644_OUT> created at line 6421.
    Found 4-bit adder for signal <reader_consume[3]_GND_1_o_add_1648_OUT> created at line 6428.
    Found 4-bit adder for signal <reader_level[3]_GND_1_o_add_1651_OUT> created at line 6433.
    Found 24-bit adder for signal <intseq_counter[23]_GND_1_o_add_1666_OUT> created at line 6482.
    Found 12-bit adder for signal <vtg_hcounter[11]_GND_1_o_add_1680_OUT> created at line 6499.
    Found 12-bit adder for signal <vtg_vcounter[11]_GND_1_o_add_1687_OUT> created at line 6518.
    Found 17-bit subtractor for signal <ycbcr2rgb_cb_minus_coffset[8]_unary_minus_1121_OUT<16:0>> created at line 0.
    Found 6-bit subtractor for signal <_n6782> created at line 5431.
    Found 6-bit subtractor for signal <_n6783> created at line 5431.
    Found 6-bit adder for signal <hdmi_phy_es1_cnt[5]_GND_1_o_sub_1274_OUT> created at line 5431.
    Found 6-bit subtractor for signal <_n6785> created at line 5416.
    Found 6-bit adder for signal <hdmi_phy_es1_cnt[5]_GND_1_o_sub_1256_OUT> created at line 5416.
    Found 6-bit subtractor for signal <_n6788> created at line 5383.
    Found 6-bit subtractor for signal <_n6789> created at line 5383.
    Found 6-bit adder for signal <hdmi_phy_es0_cnt[5]_GND_1_o_sub_1217_OUT> created at line 5383.
    Found 6-bit subtractor for signal <_n6791> created at line 5378.
    Found 6-bit adder for signal <_n6792> created at line 5378.
    Found 6-bit adder for signal <hdmi_phy_es0_cnt[5]_GND_1_o_sub_1214_OUT> created at line 5378.
    Found 6-bit subtractor for signal <_n6798> created at line 5419.
    Found 6-bit adder for signal <hdmi_phy_es1_cnt[5]_GND_1_o_sub_1259_OUT> created at line 5419.
    Found 6-bit subtractor for signal <_n6800> created at line 5426.
    Found 6-bit adder for signal <_n6801> created at line 5426.
    Found 6-bit adder for signal <hdmi_phy_es1_cnt[5]_GND_1_o_sub_1271_OUT> created at line 5426.
    Found 6-bit subtractor for signal <_n6805> created at line 5371.
    Found 6-bit adder for signal <hdmi_phy_es0_cnt[5]_GND_1_o_sub_1202_OUT> created at line 5371.
    Found 6-bit subtractor for signal <_n6812> created at line 5479.
    Found 6-bit subtractor for signal <_n6813> created at line 5479.
    Found 6-bit adder for signal <hdmi_phy_es2_cnt[5]_GND_1_o_sub_1331_OUT> created at line 5479.
    Found 6-bit subtractor for signal <_n6815> created at line 5368.
    Found 6-bit adder for signal <hdmi_phy_es0_cnt[5]_GND_1_o_sub_1199_OUT> created at line 5368.
    Found 6-bit subtractor for signal <_n6817> created at line 5467.
    Found 6-bit adder for signal <hdmi_phy_es2_cnt[5]_GND_1_o_sub_1316_OUT> created at line 5467.
    Found 6-bit subtractor for signal <_n6819> created at line 5474.
    Found 6-bit adder for signal <_n6820> created at line 5474.
    Found 6-bit adder for signal <hdmi_phy_es2_cnt[5]_GND_1_o_sub_1328_OUT> created at line 5474.
    Found 6-bit subtractor for signal <_n6822> created at line 5464.
    Found 6-bit adder for signal <hdmi_phy_es2_cnt[5]_GND_1_o_sub_1313_OUT> created at line 5464.
    Found 9x8-bit multiplier for signal <ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_1119_OUT> created at line 5307.
    Found 9x6-bit multiplier for signal <ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_1121_OUT> created at line 5309.
    Found 9x8-bit multiplier for signal <ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_1122_OUT> created at line 5310.
    Found 4x10-bit Read Only RAM for signal <array_muxed0>
    Found 32x8-bit Read Only RAM for signal <videomixersoc_interface1_adr[4]_GND_1_o_wide_mux_1701_OUT>
    Found 16x16-bit Read Only RAM for signal <_n7502>
    Found 1-bit 3-to-1 multiplexer for signal <videomixersoc_interface_ack> created at line 3091.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed0> created at line 4049.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed1> created at line 4073.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed3> created at line 4121.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed4> created at line 4145.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed5> created at line 4169.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed0> created at line 4193.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed1> created at line 4217.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed2> created at line 4241.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed6> created at line 4265.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed7> created at line 4289.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed9> created at line 4337.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed10> created at line 4361.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed11> created at line 4385.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed3> created at line 4409.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed4> created at line 4433.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed5> created at line 4457.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed3> created at line 5033.
    Found 2-bit 4-to-1 multiplexer for signal <array_muxed4> created at line 5057.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed5> created at line 5081.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed6> created at line 5105.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed7> created at line 5129.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 5153.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 5177.
    Found 8-bit 8-to-1 multiplexer for signal <videomixersoc_interface0_adr[2]_videomixersoc_bank0_id0_w[7]_wide_mux_1699_OUT> created at line 6566.
    Found 8-bit 41-to-1 multiplexer for signal <videomixersoc_interface2_adr[5]_GND_1_o_wide_mux_1703_OUT> created at line 6660.
    Found 8-bit 4-to-1 multiplexer for signal <videomixersoc_interface6_adr[1]_GND_1_o_wide_mux_1733_OUT> created at line 7063.
    Found 8-bit 21-to-1 multiplexer for signal <videomixersoc_interface7_adr[4]_GND_1_o_wide_mux_1736_OUT> created at line 7085.
    Found 8-bit 7-to-1 multiplexer for signal <videomixersoc_interface8_adr[2]_GND_1_o_wide_mux_1738_OUT> created at line 7175.
    Found 8-bit 4-to-1 multiplexer for signal <videomixersoc_interface9_adr[1]_videomixersoc_bank9_tuning_word0_w[7]_wide_mux_1741_OUT> created at line 7202.
    Found 1-bit tristate buffer for signal <sdram_dq<15>> created at line 7438
    Found 1-bit tristate buffer for signal <sdram_dq<14>> created at line 7438
    Found 1-bit tristate buffer for signal <sdram_dq<13>> created at line 7438
    Found 1-bit tristate buffer for signal <sdram_dq<12>> created at line 7438
    Found 1-bit tristate buffer for signal <sdram_dq<11>> created at line 7438
    Found 1-bit tristate buffer for signal <sdram_dq<10>> created at line 7438
    Found 1-bit tristate buffer for signal <sdram_dq<9>> created at line 7438
    Found 1-bit tristate buffer for signal <sdram_dq<8>> created at line 7438
    Found 1-bit tristate buffer for signal <sdram_dq<7>> created at line 7438
    Found 1-bit tristate buffer for signal <sdram_dq<6>> created at line 7438
    Found 1-bit tristate buffer for signal <sdram_dq<5>> created at line 7438
    Found 1-bit tristate buffer for signal <sdram_dq<4>> created at line 7438
    Found 1-bit tristate buffer for signal <sdram_dq<3>> created at line 7438
    Found 1-bit tristate buffer for signal <sdram_dq<2>> created at line 7438
    Found 1-bit tristate buffer for signal <sdram_dq<1>> created at line 7438
    Found 1-bit tristate buffer for signal <sdram_dq<0>> created at line 7438
    Found 1-bit tristate buffer for signal <spiflash2x_dq<1>> created at line 7522
    Found 1-bit tristate buffer for signal <spiflash2x_dq<0>> created at line 7522
    Found 13-bit comparator equal for signal <videomixersoc_sdram_bankmachine0_hit> created at line 2092
    Found 13-bit comparator equal for signal <videomixersoc_sdram_bankmachine1_hit> created at line 2222
    Found 13-bit comparator equal for signal <videomixersoc_sdram_bankmachine2_hit> created at line 2352
    Found 13-bit comparator equal for signal <videomixersoc_sdram_bankmachine3_hit> created at line 2482
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine0_is_read_videomixersoc_sdram_choose_req_want_reads_equal_215_o> created at line 2690
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine0_is_write_videomixersoc_sdram_choose_req_want_writes_equal_216_o> created at line 2690
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine1_is_read_videomixersoc_sdram_choose_req_want_reads_equal_217_o> created at line 2691
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine1_is_write_videomixersoc_sdram_choose_req_want_writes_equal_218_o> created at line 2691
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine2_is_read_videomixersoc_sdram_choose_req_want_reads_equal_219_o> created at line 2692
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine2_is_write_videomixersoc_sdram_choose_req_want_writes_equal_220_o> created at line 2692
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine3_is_read_videomixersoc_sdram_choose_req_want_reads_equal_221_o> created at line 2693
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine3_is_write_videomixersoc_sdram_choose_req_want_writes_equal_222_o> created at line 2693
    Found 1-bit comparator equal for signal <videomixersoc_sdram_choose_req_is_read_videomixersoc_sdram_choose_req_want_reads_equal_225_o> created at line 2743
    Found 1-bit comparator equal for signal <videomixersoc_sdram_choose_req_is_write_videomixersoc_sdram_choose_req_want_writes_equal_226_o> created at line 2743
    Found 19-bit comparator equal for signal <videomixersoc_cache_tag_do_tag[18]_videomixersoc_interface0_wb_sdram_adr[29]_equal_359_o> created at line 3010
    Found 1-bit comparator equal for signal <fifo_graycounter0_q[9]_fifo_consume_wdomain[9]_equal_439_o> created at line 3241
    Found 1-bit comparator equal for signal <fifo_graycounter0_q[8]_fifo_consume_wdomain[8]_equal_440_o> created at line 3241
    Found 8-bit comparator not equal for signal <n0770> created at line 3241
    Found 10-bit comparator not equal for signal <n0773> created at line 3242
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_phy_es0_n1d[3]_LessThan_473_o> created at line 3320
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_phy_es1_n1d[3]_LessThan_475_o> created at line 3321
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_phy_es2_n1d[3]_LessThan_477_o> created at line 3322
    Found 24-bit comparator equal for signal <intseq_last> created at line 3376
    Found 12-bit comparator greater for signal <ycbcr2rgb_r[11]_GND_1_o_LessThan_1128_o> created at line 5314
    Found 12-bit comparator greater for signal <GND_1_o_ycbcr2rgb_r[11]_LessThan_1129_o> created at line 5317
    Found 12-bit comparator greater for signal <ycbcr2rgb_g[11]_GND_1_o_LessThan_1132_o> created at line 5323
    Found 12-bit comparator greater for signal <GND_1_o_ycbcr2rgb_g[11]_LessThan_1133_o> created at line 5326
    Found 12-bit comparator greater for signal <ycbcr2rgb_b[11]_GND_1_o_LessThan_1136_o> created at line 5332
    Found 12-bit comparator greater for signal <GND_1_o_ycbcr2rgb_b[11]_LessThan_1137_o> created at line 5335
    Found 4-bit comparator equal for signal <hdmi_phy_es0_n1q_m[3]_hdmi_phy_es0_n0q_m[3]_equal_1195_o> created at line 5363
    Found 4-bit comparator greater for signal <hdmi_phy_es0_n0q_m[3]_hdmi_phy_es0_n1q_m[3]_LessThan_1205_o> created at line 5374
    Found 4-bit comparator greater for signal <hdmi_phy_es0_n1q_m[3]_hdmi_phy_es0_n0q_m[3]_LessThan_1207_o> created at line 5374
    Found 4-bit comparator equal for signal <hdmi_phy_es1_n1q_m[3]_hdmi_phy_es1_n0q_m[3]_equal_1252_o> created at line 5411
    Found 4-bit comparator greater for signal <hdmi_phy_es1_n0q_m[3]_hdmi_phy_es1_n1q_m[3]_LessThan_1262_o> created at line 5422
    Found 4-bit comparator greater for signal <hdmi_phy_es1_n1q_m[3]_hdmi_phy_es1_n0q_m[3]_LessThan_1264_o> created at line 5422
    Found 4-bit comparator equal for signal <hdmi_phy_es2_n1q_m[3]_hdmi_phy_es2_n0q_m[3]_equal_1309_o> created at line 5459
    Found 4-bit comparator greater for signal <hdmi_phy_es2_n0q_m[3]_hdmi_phy_es2_n1q_m[3]_LessThan_1319_o> created at line 5470
    Found 4-bit comparator greater for signal <hdmi_phy_es2_n1q_m[3]_hdmi_phy_es2_n0q_m[3]_LessThan_1321_o> created at line 5470
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_1473_o> created at line 5917
    Found 12-bit comparator not equal for signal <vtg_hcounter[11]_vtg_tr_hres[11]_equal_1683_o> created at line 6503
    Found 12-bit comparator equal for signal <vtg_hcounter[11]_vtg_tr_hsync_start[11]_equal_1684_o> created at line 6506
    Found 12-bit comparator not equal for signal <vtg_hcounter[11]_vtg_tr_hsync_end[11]_equal_1685_o> created at line 6509
    Found 12-bit comparator equal for signal <vtg_hcounter[11]_vtg_tr_hscan[11]_equal_1686_o> created at line 6512
    Found 12-bit comparator equal for signal <vtg_vcounter[11]_vtg_tr_vscan[11]_equal_1687_o> created at line 6514
    Found 12-bit comparator not equal for signal <vtg_vcounter[11]_vtg_tr_vres[11]_equal_1693_o> created at line 6524
    Found 12-bit comparator equal for signal <vtg_vcounter[11]_vtg_tr_vsync_start[11]_equal_1694_o> created at line 6527
    Found 12-bit comparator not equal for signal <vtg_vcounter[11]_vtg_tr_vsync_end[11]_equal_1695_o> created at line 6530
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_2101_o> created at line 7433
    WARNING:Xst:2404 -  FFs/Latches <videomixersoc_sdram_ba<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    Summary:
	inferred  15 RAM(s).
	inferred   3 Multiplier(s).
	inferred 134 Adder/Subtractor(s).
	inferred 2327 D-type flip-flop(s).
	inferred  48 Comparator(s).
	inferred 490 Multiplexer(s).
	inferred  18 Tristate(s).
	inferred  10 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_6_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_7_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_7_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_8_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_8_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_12_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_13_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_13_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_15_o_GND_15_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_12> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_20_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 21
 1024x32-bit dual-port RAM                             : 3
 15x16-bit dual-port RAM                               : 1
 16x16-bit single-port Read Only RAM                   : 1
 16x8-bit dual-port RAM                                : 2
 2048x20-bit dual-port RAM                             : 1
 2048x32-bit dual-port RAM                             : 1
 256x21-bit dual-port RAM                              : 2
 32x32-bit dual-port RAM                               : 2
 32x8-bit single-port Read Only RAM                    : 1
 4x10-bit single-port Read Only RAM                    : 1
 512x19-bit dual-port RAM                              : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x23-bit dual-port RAM                                : 4
# Multipliers                                          : 4
 32x32-bit multiplier                                  : 1
 9x6-bit multiplier                                    : 1
 9x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 149
 1-bit adder                                           : 1
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 12-bit adder                                          : 2
 14-bit adder                                          : 4
 17-bit subtractor                                     : 1
 2-bit adder                                           : 30
 2-bit subtractor                                      : 4
 24-bit adder                                          : 4
 25-bit adder                                          : 1
 3-bit adder                                           : 20
 30-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 36
 4-bit addsub                                          : 6
 4-bit subtractor                                      : 3
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 6-bit adder                                           : 3
 6-bit addsub                                          : 3
 6-bit subtractor                                      : 7
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
 9-bit subtractor                                      : 3
# Registers                                            : 516
 1-bit register                                        : 244
 10-bit register                                       : 16
 11-bit register                                       : 1
 12-bit register                                       : 29
 13-bit register                                       : 7
 14-bit register                                       : 1
 16-bit register                                       : 5
 19-bit register                                       : 2
 2-bit register                                        : 22
 20-bit register                                       : 4
 23-bit register                                       : 1
 24-bit register                                       : 10
 25-bit register                                       : 3
 26-bit register                                       : 2
 3-bit register                                        : 12
 30-bit register                                       : 10
 32-bit register                                       : 32
 4-bit register                                        : 41
 5-bit register                                        : 11
 57-bit register                                       : 1
 6-bit register                                        : 5
 7-bit register                                        : 1
 8-bit register                                        : 47
 9-bit register                                        : 9
# Comparators                                          : 59
 1-bit comparator equal                                : 13
 10-bit comparator not equal                           : 1
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 6
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 4
 19-bit comparator equal                               : 1
 21-bit comparator equal                               : 2
 24-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 638
 1-bit 2-to-1 multiplexer                              : 410
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 51
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 6
 12-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 5
 13-bit 4-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 15
 2-bit 4-to-1 multiplexer                              : 1
 23-bit 2-to-1 multiplexer                             : 4
 24-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 43
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 12
 5-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 16
 8-bit 2-to-1 multiplexer                              : 31
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 41-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 18
 1-bit tristate buffer                                 : 18
# FSMs                                                 : 13
# Xors                                                 : 44
 1-bit xor2                                            : 42
 10-bit xor2                                           : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <hdmi_phy_es1_cnt>: 1 register on signal <hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_phy_es0_cnt>: 1 register on signal <hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_phy_es2_cnt>: 1 register on signal <hdmi_phy_es2_cnt>.
The following registers are absorbed into counter <fifo_graycounter1_q_binary>: 1 register on signal <fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <videomixersoc_sdram_counter1>: 1 register on signal <videomixersoc_sdram_counter1>.
The following registers are absorbed into counter <spiflash_i1>: 1 register on signal <spiflash_i1>.
The following registers are absorbed into counter <fifo_graycounter0_q_binary>: 1 register on signal <fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_counter>: 1 register on signal <videomixersoc_videomixersoc_counter>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_phy_tx_bitcount>: 1 register on signal <videomixersoc_videomixersoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_tx_fifo_level>: 1 register on signal <videomixersoc_videomixersoc_uart_tx_fifo_level>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_phy_rx_bitcount>: 1 register on signal <videomixersoc_videomixersoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_tx_fifo_produce>: 1 register on signal <videomixersoc_videomixersoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_tx_fifo_consume>: 1 register on signal <videomixersoc_videomixersoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_rx_fifo_level>: 1 register on signal <videomixersoc_videomixersoc_uart_rx_fifo_level>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_rx_fifo_consume>: 1 register on signal <videomixersoc_videomixersoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_rx_fifo_produce>: 1 register on signal <videomixersoc_videomixersoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine0_level>: 1 register on signal <videomixersoc_sdram_bankmachine0_level>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine0_produce>: 1 register on signal <videomixersoc_sdram_bankmachine0_produce>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine0_consume>: 1 register on signal <videomixersoc_sdram_bankmachine0_consume>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine1_level>: 1 register on signal <videomixersoc_sdram_bankmachine1_level>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine1_produce>: 1 register on signal <videomixersoc_sdram_bankmachine1_produce>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine1_consume>: 1 register on signal <videomixersoc_sdram_bankmachine1_consume>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine2_level>: 1 register on signal <videomixersoc_sdram_bankmachine2_level>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine2_produce>: 1 register on signal <videomixersoc_sdram_bankmachine2_produce>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine2_consume>: 1 register on signal <videomixersoc_sdram_bankmachine2_consume>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine3_level>: 1 register on signal <videomixersoc_sdram_bankmachine3_level>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine3_produce>: 1 register on signal <videomixersoc_sdram_bankmachine3_produce>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine3_consume>: 1 register on signal <videomixersoc_sdram_bankmachine3_consume>.
The following registers are absorbed into counter <videomixersoc_cache>: 1 register on signal <videomixersoc_cache>.
The following registers are absorbed into counter <reader_rsv_level>: 1 register on signal <reader_rsv_level>.
The following registers are absorbed into counter <reader_level>: 1 register on signal <reader_level>.
The following registers are absorbed into counter <reader_produce>: 1 register on signal <reader_produce>.
The following registers are absorbed into counter <reader_consume>: 1 register on signal <reader_consume>.
The following registers are absorbed into counter <vtg_hcounter>: 1 register on signal <vtg_hcounter>.
The following registers are absorbed into counter <vtg_vcounter>: 1 register on signal <vtg_vcounter>.
The following registers are absorbed into counter <clocking_remaining_bits>: 1 register on signal <clocking_remaining_bits>.
The following registers are absorbed into counter <nreads>: 1 register on signal <nreads>.
The following registers are absorbed into counter <clocking_busy_counter>: 1 register on signal <clocking_busy_counter>.
The following registers are absorbed into counter <nwrites>: 1 register on signal <nwrites>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine0_unsafe_precharge_count>: 1 register on signal <videomixersoc_sdram_bankmachine0_unsafe_precharge_count>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine1_unsafe_precharge_count>: 1 register on signal <videomixersoc_sdram_bankmachine1_unsafe_precharge_count>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine2_unsafe_precharge_count>: 1 register on signal <videomixersoc_sdram_bankmachine2_unsafe_precharge_count>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine3_unsafe_precharge_count>: 1 register on signal <videomixersoc_sdram_bankmachine3_unsafe_precharge_count>.
The following registers are absorbed into counter <videomixersoc_sdram_time1>: 1 register on signal <videomixersoc_sdram_time1>.
The following registers are absorbed into counter <videomixersoc_sdram_time0>: 1 register on signal <videomixersoc_sdram_time0>.
	The following adders/subtractors are grouped into adder tree <Madd_n48511> :
 	<Madd_n5129[1:0]> in block <top>, 	<Madd_n5132[2:0]_Madd> in block <top>, 	<Madd_n5138[1:0]> in block <top>, 	<Madd_n5141[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n48481> :
 	<Madd_n5051[1:0]> in block <top>, 	<Madd_n5054[2:0]_Madd> in block <top>, 	<Madd_n5060[1:0]> in block <top>, 	<Madd_n5063[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n48541> :
 	<Madd_n5207[1:0]> in block <top>, 	<Madd_n5210[2:0]_Madd> in block <top>, 	<Madd_n5216[1:0]> in block <top>, 	<Madd_n5219[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n48491> :
 	<Madd_n5087[1:0]> in block <top>, 	<Madd_n5090[2:0]_Madd> in block <top>, 	<Madd_n5096[1:0]> in block <top>, 	<Madd_n5099[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n48461> :
 	<Madd_n5009[1:0]> in block <top>, 	<Madd_n5012[2:0]_Madd> in block <top>, 	<Madd_n5018[1:0]> in block <top>, 	<Madd_n5021[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n48521> :
 	<Madd_n5162[1:0]> in block <top>, 	<Madd_n5168[2:0]_Madd> in block <top>, 	<Madd_n5174[1:0]> in block <top>, 	<Madd_n5177[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_1185_OUT1> :
 	<Madd_n5031> in block <top>, 	<Madd_n5032> in block <top>, 	<Madd_n5040> in block <top>, 	<Madd_n5041> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_1242_OUT1> :
 	<Madd_n5109> in block <top>, 	<Madd_n5110> in block <top>, 	<Madd_n5118> in block <top>, 	<Madd_n5119> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_1299_OUT1> :
 	<Madd_n5187> in block <top>, 	<Madd_n5188> in block <top>, 	<Madd_n5196> in block <top>, 	<Madd_n5197> in block <top>.
	Found pipelined multiplier on signal <ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_1122_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_1119_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_1121_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:3231 - The small RAM <Mram_array_muxed0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <array_muxed0>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_7> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_1> <fifo_pix_hsync_fifo_pix_vsync_fifo_pix_de_fifo_pix_cb_cr_fifo_pix_y>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 19-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(vtg_phy_payload_p0_y,vtg_phy_payload_p0_cb_cr,vtg_active,vtg_phy_payload_vsync,vtg_phy_payload_hsync)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 19-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <pix_clk>       | rise     |
    |     addrB          | connected to signal <fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_6> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 15-word x 16-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <reader_wrport_we> | high     |
    |     addrA          | connected to signal <reader_produce> |          |
    |     diA            | connected to signal <videomixersoc_sdram_slave_p0_rddata> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 15-word x 16-bit                    |          |
    |     addrB          | connected to signal <reader_consume> |          |
    |     doB            | connected to signal <reader_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_7>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<10:0>> |          |
    |     diA            | connected to signal <videomixersoc_cache_data_port_dat_w> |          |
    |     doA            | connected to signal <videomixersoc_interface0_wb_sdram_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_7>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 20-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videomixersoc_cache_tag_port_we> | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<10:0>> |          |
    |     diA            | connected to signal <(videomixersoc_cache_tag_di_dirty,rhs_array_muxed32<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <videomixersoc_videomixersoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <videomixersoc_videomixersoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <videomixersoc_videomixersoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <videomixersoc_videomixersoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<9:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed33> |          |
    |     doA            | connected to signal <videomixersoc_videomixersoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videomixersoc_videomixersoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <videomixersoc_videomixersoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <videomixersoc_videomixersoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <videomixersoc_videomixersoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <videomixersoc_videomixersoc_uart_tx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_videomixersoc_interface1_adr[4]_GND_1_o_wide_mux_1701_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <videomixersoc_videomixersoc_interface_adr<4:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n7502> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <videomixersoc_videomixersoc_interface_adr<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <memdat>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videomixersoc_videomixersoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <videomixersoc_videomixersoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <videomixersoc_videomixersoc_uart_phy_source_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <videomixersoc_videomixersoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <videomixersoc_videomixersoc_uart_rx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videomixersoc_sdram_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <videomixersoc_sdram_bankmachine0_produce> |          |
    |     diA            | connected to signal <videomixersoc_sdram_bankmachine0_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <videomixersoc_sdram_bankmachine0_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videomixersoc_sdram_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <videomixersoc_sdram_bankmachine1_produce> |          |
    |     diA            | connected to signal <videomixersoc_sdram_bankmachine1_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <videomixersoc_sdram_bankmachine1_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videomixersoc_sdram_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <videomixersoc_sdram_bankmachine2_produce> |          |
    |     diA            | connected to signal <videomixersoc_sdram_bankmachine2_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <videomixersoc_sdram_bankmachine2_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videomixersoc_sdram_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <videomixersoc_sdram_bankmachine3_produce> |          |
    |     diA            | connected to signal <videomixersoc_sdram_bankmachine3_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <videomixersoc_sdram_bankmachine3_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_1122_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_1119_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_1121_OUT by adding 1 register level(s).
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <videomixersoc_videomixersoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <videomixersoc_videomixersoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <videomixersoc_videomixersoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage9_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage8_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_source_payload_length_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_source_payload_base0_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ycbcr2rgb_cb_minus_coffset_mult_bcoef_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ycbcr2rgb_cb_minus_coffset_mult_bcoef_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ycbcr2rgb_cb_minus_coffset_mult_bcoef_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ycbcr2rgb_cb_minus_coffset_mult_bcoef_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ycbcr2rgb_cb_minus_coffset_mult_bcoef_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ycbcr2rgb_cb_minus_coffset_mult_bcoef_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ycbcr2rgb_cb_minus_coffset_mult_bcoef_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ycbcr2rgb_cb_minus_coffset_mult_bcoef_19> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 21
 1024x32-bit dual-port block RAM                       : 2
 1024x32-bit single-port block RAM                     : 1
 15x16-bit dual-port distributed RAM                   : 1
 16x16-bit single-port distributed Read Only RAM       : 1
 16x8-bit dual-port distributed RAM                    : 2
 2048x20-bit single-port block RAM                     : 1
 2048x32-bit single-port block RAM                     : 1
 256x21-bit dual-port block RAM                        : 2
 32x32-bit dual-port distributed RAM                   : 2
 32x8-bit single-port distributed Read Only RAM        : 1
 4x10-bit single-port distributed Read Only RAM        : 1
 512x19-bit dual-port block RAM                        : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x23-bit dual-port distributed RAM                    : 4
# Multipliers                                          : 4
 32x32-bit registered multiplier                       : 1
 9x6-bit registered multiplier                         : 1
 9x8-bit registered multiplier                         : 2
# Adders/Subtractors                                   : 36
 10-bit adder                                          : 2
 12-bit adder                                          : 4
 17-bit subtractor                                     : 1
 2-bit adder                                           : 4
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 1
 6-bit addsub                                          : 3
 6-bit subtractor                                      : 6
 8-bit adder                                           : 1
 9-bit subtractor                                      : 3
# Adder Trees                                          : 9
 4-bit / 6-inputs adder tree                           : 6
 4-bit / 8-inputs adder tree                           : 3
# Counters                                             : 47
 1-bit up counter                                      : 1
 10-bit down counter                                   : 1
 10-bit up counter                                     : 2
 12-bit up counter                                     : 2
 2-bit down counter                                    : 4
 2-bit up counter                                      : 2
 24-bit up counter                                     : 2
 3-bit up counter                                      : 8
 32-bit up counter                                     : 1
 4-bit down counter                                    : 3
 4-bit up counter                                      : 8
 4-bit updown counter                                  : 6
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 1
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
# Accumulators                                         : 3
 6-bit up accumulator                                  : 3
# Registers                                            : 3133
 Flip-Flops                                            : 3133
# Comparators                                          : 59
 1-bit comparator equal                                : 13
 10-bit comparator not equal                           : 1
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 6
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 4
 19-bit comparator equal                               : 1
 21-bit comparator equal                               : 2
 24-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 995
 1-bit 2-to-1 multiplexer                              : 798
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 51
 1-bit 8-to-1 multiplexer                              : 9
 10-bit 2-to-1 multiplexer                             : 4
 13-bit 2-to-1 multiplexer                             : 4
 13-bit 4-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 5
 2-bit 2-to-1 multiplexer                              : 11
 2-bit 4-to-1 multiplexer                              : 1
 23-bit 2-to-1 multiplexer                             : 4
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 15
 8-bit 2-to-1 multiplexer                              : 23
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 41-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 13
# Xors                                                 : 44
 1-bit xor2                                            : 42
 10-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <videomixersoc_sdram_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 010   | 010
 110   | 011
 100   | 100
 101   | 101
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <wb2lasmi_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <videomixersoc_sdram_choose_req_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <videomixersoc_sdram_choose_cmd_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_10> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_11> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_12> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_interface4_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_interface6_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_interface6_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_interface6_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_interface6_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ycbcr2rgb_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ycbcr2rgb_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <ycbcr2rgb_cb_minus_coffset_mult_bcoef_13> <ycbcr2rgb_cb_minus_coffset_mult_bcoef_14> <ycbcr2rgb_cb_minus_coffset_mult_bcoef_15> <ycbcr2rgb_cb_minus_coffset_mult_bcoef_16> <ycbcr2rgb_cb_minus_coffset_mult_bcoef_17> 
INFO:Xst:2261 - The FF/Latch <ycbcr2rgb_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ycbcr2rgb_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1_1> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <sdram_dm_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sdram_dm_1> 
INFO:Xst:2261 - The FF/Latch <ycbcr2rgb_cb_minus_coffset_mult_bcoef_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> 
INFO:Xst:2261 - The FF/Latch <ycbcr2rgb_cb_minus_coffset_mult_bcoef_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es1_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es2_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es0_n1q_m_0> 

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <hdmi_phy_es1_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_phy_es0_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_phy_es2_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <spiflash_clk> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <counter_0> <spiflash_i1_1> <lm32_cpu/cc_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es1_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es0_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <n_controller_selected_wl0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <videomixersoc_sdram_a_10> 
INFO:Xst:2261 - The FF/Latch <ycbcr2rgb_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ycbcr2rgb_g_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_12> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_13> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_14> 
INFO:Xst:2261 - The FF/Latch <counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_15> 
INFO:Xst:2261 - The FF/Latch <counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_21> 
INFO:Xst:2261 - The FF/Latch <counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_16> 
INFO:Xst:2261 - The FF/Latch <counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_22> 
INFO:Xst:2261 - The FF/Latch <counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_17> 
INFO:Xst:2261 - The FF/Latch <counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_23> 
INFO:Xst:2261 - The FF/Latch <counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_18> 
INFO:Xst:2261 - The FF/Latch <counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_19> 
INFO:Xst:2261 - The FF/Latch <counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_20> 
INFO:Xst:2261 - The FF/Latch <counter_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_2> 
INFO:Xst:2261 - The FF/Latch <counter_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_3> 
INFO:Xst:2261 - The FF/Latch <counter_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_4> 
INFO:Xst:2261 - The FF/Latch <counter_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_5> 
INFO:Xst:2261 - The FF/Latch <counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_6> 
INFO:Xst:2261 - The FF/Latch <counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_7> 
INFO:Xst:2261 - The FF/Latch <counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_8> 
INFO:Xst:2261 - The FF/Latch <counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_9> 
INFO:Xst:2261 - The FF/Latch <counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_10> 
INFO:Xst:2261 - The FF/Latch <period> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <spiflash_i1_0> <lm32_cpu/cc_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es2_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 43.
Forward register balancing over carry chain lm32_cpu/Mcount_cc_cy<0>
Forward register balancing over carry chain Madd_n5291_cy<0>
Forward register balancing over carry chain lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>
Forward register balancing over carry chain lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <cmd_ack> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <videomixersoc_sdram_dfi_p0_rddata_en_BRB0> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_phy_es0_q_m_8_BRB0 hdmi_phy_es0_q_m_8_BRB2 hdmi_phy_es0_q_m_8_BRB3 hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_phy_es1_q_m_8_BRB0 hdmi_phy_es1_q_m_8_BRB2 hdmi_phy_es1_q_m_8_BRB3 hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_phy_es2_q_m_8_BRB0 hdmi_phy_es2_q_m_8_BRB2 hdmi_phy_es2_q_m_8_BRB3 hdmi_phy_es2_q_m_8_BRB4.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_load_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_load_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB2.
	Register(s) new_master_dat_r_ack0 has(ve) been backward balanced into : new_master_dat_r_ack0_BRB0 new_master_dat_r_ack0_BRB1 new_master_dat_r_ack0_BRB2 new_master_dat_r_ack0_BRB3 new_master_dat_r_ack0_BRB4 new_master_dat_r_ack0_BRB6 new_master_dat_r_ack0_BRB7 new_master_dat_r_ack0_BRB8 new_master_dat_r_ack0_BRB9 new_master_dat_r_ack0_BRB10 new_master_dat_r_ack0_BRB11 new_master_dat_r_ack0_BRB12.
	Register(s) new_master_dat_r_ack1 has(ve) been backward balanced into : new_master_dat_r_ack1_BRB0 new_master_dat_r_ack1_BRB1 new_master_dat_r_ack1_BRB2 new_master_dat_r_ack1_BRB3 new_master_dat_r_ack1_BRB4 new_master_dat_r_ack1_BRB6 new_master_dat_r_ack1_BRB7 new_master_dat_r_ack1_BRB8 new_master_dat_r_ack1_BRB9 new_master_dat_r_ack1_BRB10 new_master_dat_r_ack1_BRB11 new_master_dat_r_ack1_BRB12.
	Register(s) new_master_dat_r_ack2 has(ve) been backward balanced into : new_master_dat_r_ack2_BRB0 new_master_dat_r_ack2_BRB1 new_master_dat_r_ack2_BRB2 new_master_dat_r_ack2_BRB3 new_master_dat_r_ack2_BRB5 new_master_dat_r_ack2_BRB6 new_master_dat_r_ack2_BRB7 new_master_dat_r_ack2_BRB8 new_master_dat_r_ack2_BRB9 new_master_dat_r_ack2_BRB10.
	Register(s) new_master_dat_r_ack3 has(ve) been backward balanced into : new_master_dat_r_ack3_BRB0 new_master_dat_r_ack3_BRB1 new_master_dat_r_ack3_BRB2 new_master_dat_r_ack3_BRB3 new_master_dat_r_ack3_BRB4.
	Register(s) new_master_dat_r_ack5 has(ve) been backward balanced into : new_master_dat_r_ack5_BRB0 new_master_dat_r_ack5_BRB1 new_master_dat_r_ack5_BRB3 new_master_dat_r_ack5_BRB4 new_master_dat_r_ack5_BRB7 new_master_dat_r_ack5_BRB9 .
	Register(s) new_master_dat_r_ack6 has(ve) been backward balanced into : new_master_dat_r_ack6_BRB0 new_master_dat_r_ack6_BRB1 new_master_dat_r_ack6_BRB3 new_master_dat_r_ack6_BRB4 new_master_dat_r_ack6_BRB7 new_master_dat_r_ack6_BRB9 .
	Register(s) new_master_dat_r_ack7 has(ve) been backward balanced into : new_master_dat_r_ack7_BRB0 new_master_dat_r_ack7_BRB1 new_master_dat_r_ack7_BRB3 new_master_dat_r_ack7_BRB4 new_master_dat_r_ack7_BRB7 new_master_dat_r_ack7_BRB9 .
	Register(s) new_master_dat_r_ack8 has(ve) been backward balanced into : new_master_dat_r_ack8_BRB0 new_master_dat_r_ack8_BRB1 new_master_dat_r_ack8_BRB2 new_master_dat_r_ack8_BRB3 new_master_dat_r_ack8_BRB4.
	Register(s) rddata_sr_0 has(ve) been backward balanced into : rddata_sr_0_BRB0 rddata_sr_0_BRB1 rddata_sr_0_BRB2 rddata_sr_0_BRB4 rddata_sr_0_BRB5 rddata_sr_0_BRB6 rddata_sr_0_BRB7.
	Register(s) rddata_sr_1 has(ve) been backward balanced into : rddata_sr_1_BRB0 rddata_sr_1_BRB1 rddata_sr_1_BRB2 rddata_sr_1_BRB4 rddata_sr_1_BRB5 rddata_sr_1_BRB6 rddata_sr_1_BRB7.
	Register(s) rddata_sr_2 has(ve) been backward balanced into : rddata_sr_2_BRB0 rddata_sr_2_BRB1 rddata_sr_2_BRB2 rddata_sr_2_BRB3.
	Register(s) videomixersoc_sdram_dfi_p0_rddata_en has(ve) been backward balanced into : videomixersoc_sdram_dfi_p0_rddata_en_BRB1 videomixersoc_sdram_dfi_p0_rddata_en_BRB2 videomixersoc_sdram_dfi_p0_rddata_en_BRB3.
Unit <top> processed.
FlipFlop lm32_cpu/exception_m has been replicated 1 time(s)
FlipFlop lm32_cpu/instruction_unit/i_cyc_o has been replicated 1 time(s)
FlipFlop lm32_cpu/instruction_unit/icache/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop lm32_cpu/load_store_unit/dcache/state_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <chroma_upsampler_source_y_0>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_1>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_2>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_3>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_4>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_5>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_6>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_7>.
	Found 2-bit shift register for signal <ycbcr2rgb_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <ycbcr2rgb_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <ycbcr2rgb_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <ycbcr2rgb_y_minus_yoffset_3>.
	Found 9-bit shift register for signal <hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <hdmi_phy_es0_new_c2_1>.
	Found 8-bit shift register for signal <hdmi_phy_es0_new_de2>.
	Found 3-bit shift register for signal <rddata_sr_2_BRB2>.
	Found 2-bit shift register for signal <rddata_sr_1_BRB4>.
	Found 3-bit shift register for signal <rddata_sr_1_BRB5>.
	Found 3-bit shift register for signal <rddata_sr_1_BRB6>.
	Found 3-bit shift register for signal <rddata_sr_1_BRB7>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB0>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB1>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB2>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB3>.
	Found 4-bit shift register for signal <new_master_dat_r_ack8_BRB0>.
	Found 4-bit shift register for signal <new_master_dat_r_ack8_BRB1>.
	Found 4-bit shift register for signal <new_master_dat_r_ack8_BRB3>.
	Found 4-bit shift register for signal <new_master_dat_r_ack8_BRB4>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB7>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB8>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB9>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB10>.
	Found 3-bit shift register for signal <new_master_dat_r_ack7_BRB9>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB11>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB12>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3276
 Flip-Flops                                            : 3276
# Shift Registers                                      : 35
 2-bit shift register                                  : 15
 3-bit shift register                                  : 9
 4-bit shift register                                  : 8
 8-bit shift register                                  : 1
 9-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : minispartan6_video-videomixersoc-minispartan6.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4967
#      GND                         : 1
#      INV                         : 91
#      LUT1                        : 133
#      LUT2                        : 497
#      LUT3                        : 719
#      LUT4                        : 342
#      LUT5                        : 816
#      LUT6                        : 1278
#      MUXCY                       : 561
#      MUXF7                       : 29
#      VCC                         : 1
#      XORCY                       : 499
# FlipFlops/Latches                : 3316
#      FD                          : 306
#      FDE                         : 151
#      FDP                         : 2
#      FDR                         : 725
#      FDRE                        : 2004
#      FDS                         : 12
#      FDSE                        : 114
#      ODDR2                       : 2
# RAMS                             : 220
#      RAM16X1D                    : 124
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 29
#      RAMB8BWER                   : 3
# Shift Registers                  : 35
#      SRLC16E                     : 35
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 52
#      BUFIO2                      : 1
#      IBUF                        : 1
#      IBUFG                       : 2
#      IOBUF                       : 18
#      OBUF                        : 26
#      OBUFDS                      : 4
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 6
#      DSP48A1                     : 6
# Others                           : 10
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      OSERDES2                    : 6
#      PLL_ADV                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3316  out of  30064    11%  
 Number of Slice LUTs:                 4287  out of  15032    28%  
    Number used as Logic:              3876  out of  15032    25%  
    Number used as Memory:              411  out of   3664    11%  
       Number used as RAM:              376
       Number used as SRL:               35

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5701
   Number with an unused Flip Flop:    2385  out of   5701    41%  
   Number with an unused LUT:          1414  out of   5701    24%  
   Number of fully used LUT-FF pairs:  1902  out of   5701    33%  
   Number of unique control sets:       140

IO Utilization: 
 Number of IOs:                          55
 Number of bonded IOBs:                  55  out of    186    29%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               31  out of     52    59%  
    Number using Block RAM only:         31
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of DSP48A1s:                      6  out of     38    15%  
 Number of PLL_ADVs:                      2  out of      2   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk32                              | PLL_ADV:CLKOUT4        | 3197  |
clocking_clk_pix_unbuffered        | PLL_ADV:CLKOUT2        | 352   |
clk32                              | PLL_ADV:CLKOUT5        | 16    |
clocking_clk_pix_unbuffered        | PLL_ADV:CLKOUT1        | 15    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 29.712ns (Maximum Frequency: 33.656MHz)
   Minimum input arrival time before clock: 4.694ns
   Maximum output required time after clock: 5.413ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk32'
  Clock period: 29.712ns (frequency: 33.656MHz)
  Total number of paths / destination ports: 391889 / 10739
-------------------------------------------------------------------------
Delay:               11.885ns (Levels of Logic = 1)
  Source:            lm32_cpu/multiplier/Mmult_n0023 (DSP)
  Destination:       lm32_cpu/multiplier/Mmult_n00232 (DSP)
  Source Clock:      clk32 rising 2.5X
  Destination Clock: clk32 rising 2.5X

  Data Path: lm32_cpu/multiplier/Mmult_n0023 to lm32_cpu/multiplier/Mmult_n00232
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P47     18   6.742   1.049  lm32_cpu/multiplier/Mmult_n0023 (lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  lm32_cpu/multiplier/Mmult_n00231 (lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47)
     DSP48A1:PCIN47            1.405          lm32_cpu/multiplier/Mmult_n00232
    ----------------------------------------
    Total                     11.885ns (10.836ns logic, 1.049ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocking_clk_pix_unbuffered'
  Clock period: 8.163ns (frequency: 122.502MHz)
  Total number of paths / destination ports: 9965 / 508
-------------------------------------------------------------------------
Delay:               8.163ns (Levels of Logic = 8)
  Source:            hdmi_phy_es1_n1q_m_1 (FF)
  Destination:       hdmi_phy_es1_cnt_5 (FF)
  Source Clock:      clocking_clk_pix_unbuffered rising
  Destination Clock: clocking_clk_pix_unbuffered rising

  Data Path: hdmi_phy_es1_n1q_m_1 to hdmi_phy_es1_cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   1.137  hdmi_phy_es1_n1q_m_1 (hdmi_phy_es1_n1q_m_1)
     LUT4:I1->O            1   0.205   0.684  hdmi_phy_es1_n1q_m[3]_hdmi_phy_es1_n0q_m[3]_LessThan_1264_o1 (hdmi_phy_es1_n1q_m[3]_hdmi_phy_es1_n0q_m[3]_LessThan_1264_o1)
     LUT5:I3->O           18   0.203   1.050  GND_1_o_GND_1_o_or_1265_OUT<0>1 (GND_1_o_GND_1_o_or_1265_OUT<0>)
     LUT4:I3->O            2   0.205   0.721  Mmux_hdmi_phy_es1_cnt[5]_hdmi_phy_es1_cnt[5]_mux_1275_OUT_B_A3_SW1 (N1047)
     LUT5:I3->O            2   0.203   0.981  Mmux_hdmi_phy_es1_cnt[5]_hdmi_phy_es1_cnt[5]_mux_1275_OUT_B_rs_lut<2> (Mmux_hdmi_phy_es1_cnt[5]_hdmi_phy_es1_cnt[5]_mux_1275_OUT_B_rs_lut<2>)
     LUT6:I0->O            3   0.203   0.898  Mmux_hdmi_phy_es1_cnt[5]_hdmi_phy_es1_cnt[5]_mux_1275_OUT_B_rs_cy<2>12 (Mmux_hdmi_phy_es1_cnt[5]_hdmi_phy_es1_cnt[5]_mux_1275_OUT_B_rs_cy<2>)
     LUT6:I2->O            1   0.203   0.580  Mmux_hdmi_phy_es1_cnt[5]_hdmi_phy_es1_cnt[5]_mux_1275_OUT_B_rs_xor<5>11 (Mmux_hdmi_phy_es1_cnt[5]_hdmi_phy_es1_cnt[5]_mux_1275_OUT_rs_B<5>)
     LUT2:I1->O            0   0.205   0.000  Maccum_hdmi_phy_es1_cnt_lut<5> (Maccum_hdmi_phy_es1_cnt_lut<5>)
     XORCY:LI->O           1   0.136   0.000  Maccum_hdmi_phy_es1_cnt_xor<5> (Result<5>2)
     FDR:D                     0.102          hdmi_phy_es1_cnt_5
    ----------------------------------------
    Total                      8.163ns (2.112ns logic, 6.051ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk32'
  Total number of paths / destination ports: 25 / 24
-------------------------------------------------------------------------
Offset:              4.694ns (Levels of Logic = 6)
  Source:            DCM_CLKGEN:PROGDONE (PAD)
  Destination:       videomixersoc_interface2_dat_r_1 (FF)
  Destination Clock: clk32 rising 2.5X

  Data Path: DCM_CLKGEN:PROGDONE to videomixersoc_interface2_dat_r_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:PROGDONE    1   0.000   0.580  DCM_CLKGEN (clocking_pix_progdone)
     LUT3:I2->O            1   0.205   0.827  Mmux_GND_1_o_videomixersoc_interface2_adr[5]_mux_1704_OUT26 (Mmux_GND_1_o_videomixersoc_interface2_adr[5]_mux_1704_OUT25)
     LUT6:I2->O            1   0.203   0.827  Mmux_GND_1_o_videomixersoc_interface2_adr[5]_mux_1704_OUT27 (Mmux_GND_1_o_videomixersoc_interface2_adr[5]_mux_1704_OUT26)
     LUT6:I2->O            2   0.203   0.617  Mmux_GND_1_o_videomixersoc_interface2_adr[5]_mux_1704_OUT28 (Mmux_GND_1_o_videomixersoc_interface2_adr[5]_mux_1704_OUT27)
     LUT6:I5->O            1   0.205   0.000  Mmux_GND_1_o_videomixersoc_interface2_adr[5]_mux_1704_OUT213_G (N1148)
     MUXF7:I1->O           1   0.140   0.580  Mmux_GND_1_o_videomixersoc_interface2_adr[5]_mux_1704_OUT213 (Mmux_GND_1_o_videomixersoc_interface2_adr[5]_mux_1704_OUT212)
     LUT6:I5->O            1   0.205   0.000  Mmux_GND_1_o_videomixersoc_interface2_adr[5]_mux_1704_OUT217 (GND_1_o_videomixersoc_interface2_adr[5]_mux_1704_OUT<1>)
     FDR:D                     0.102          videomixersoc_interface2_dat_r_1
    ----------------------------------------
    Total                      4.694ns (1.263ns logic, 3.431ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk32'
  Total number of paths / destination ports: 102 / 49
-------------------------------------------------------------------------
Offset:              5.413ns (Levels of Logic = 3)
  Source:            videomixersoc_videomixersoc_interface_adr_9 (FF)
  Destination:       DCM_CLKGEN:PROGEN (PAD)
  Source Clock:      clk32 rising 2.5X

  Data Path: videomixersoc_videomixersoc_interface_adr_9 to DCM_CLKGEN:PROGEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.447   1.372  videomixersoc_videomixersoc_interface_adr_9 (videomixersoc_videomixersoc_interface_adr_9)
     LUT5:I0->O           19   0.203   1.300  videomixersoc_bank2_sel<13>1 (videomixersoc_bank2_sel)
     LUT4:I1->O           10   0.205   1.104  videomixersoc_bank2_fi_base00_re11 (videomixersoc_bank2_fi_base00_re1)
     LUT6:I2->O            1   0.203   0.579  clocking_pix_progen (clocking_pix_progen)
    DCM_CLKGEN:PROGEN          0.000          DCM_CLKGEN
    ----------------------------------------
    Total                      5.413ns (1.058ns logic, 4.355ns route)
                                       (19.5% logic, 80.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocking_clk_pix_unbuffered'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            hdmi_phy_es0_ed_2x_4 (FF)
  Destination:       OSERDES2:D1 (PAD)
  Source Clock:      clocking_clk_pix_unbuffered rising 2.0X

  Data Path: hdmi_phy_es0_ed_2x_4 to OSERDES2:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  hdmi_phy_es0_ed_2x_4 (hdmi_phy_es0_ed_2x_4)
    OSERDES2:D1                0.000          OSERDES2
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2:OQ (PAD)
  Destination:       hdmi_out_data0_p (PAD)

  Data Path: OSERDES2:OQ to hdmi_out_data0_p
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2 (hdmi_phy_es0_pad_se)
     OBUFDS:I->O               2.571          OBUFDS_1 (hdmi_out_data0_p)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk32
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk32                      |   11.885|         |         |         |
clocking_clk_pix_unbuffered|    1.263|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clocking_clk_pix_unbuffered
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk32                      |    1.199|         |         |         |
clocking_clk_pix_unbuffered|    8.163|         |         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 45.00 secs
Total CPU time to Xst completion: 43.92 secs
 
--> 


Total memory usage is 480284 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  413 (   0 filtered)
Number of infos    :  104 (   0 filtered)

Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line:
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -uc
minispartan6_video-videomixersoc-minispartan6.ucf
minispartan6_video-videomixersoc-minispartan6.ngc
minispartan6_video-videomixersoc-minispartan6.ngd

Reading NGO file
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/mi
nispartan6_video-videomixersoc-minispartan6.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"minispartan6_video-videomixersoc-minispartan6.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_1' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TSise_sucks7" = FROM
   "GRPpix0_clk" TO "GRPsys_clk" TIG;>
   [minispartan6_video-videomixersoc-minispartan6.ucf(61)]: Unable to find an
   active 'TimeGrp' or 'TNM' or 'TPSync' constraint named 'GRPsys_clk'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TSise_sucks8" = FROM
   "GRPsys_clk" TO "GRPpix0_clk" TIG;>
   [minispartan6_video-videomixersoc-minispartan6.ucf(62)]: Unable to find an
   active 'TimeGrp' or 'TNM' or 'TPSync' constraint named 'GRPsys_clk'.

INFO:ConstraintSystem:178 - TNM 'GRPclk32', used in period specification
   'TSclk32', was traced into BUFIO2 instance BUFIO2. The following new TNM
   groups and period specifications were generated at the BUFIO2 output(s): 
   DIVCLK: <TIMESPEC TS_clk32b = PERIOD "clk32b" TSclk32 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPclk50', used in period specification
   'TSclk50', was traced into DCM_CLKGEN instance DCM_CLKGEN. The following new
   TNM groups and period specifications were generated at the DCM_CLKGEN
   output(s): 
   CLKFX: <TIMESPEC TS_clocking_clk_pix_unbuffered = PERIOD
   "clocking_clk_pix_unbuffered" TSclk50 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'clk32b', used in period specification
   'TS_clk32b', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT5: <TIMESPEC TS_pll_5_ = PERIOD "pll_5_" TS_clk32b / 2.5 PHASE 9.375 ns
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'clk32b', used in period specification
   'TS_clk32b', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_pll_4_ = PERIOD "pll_4_" TS_clk32b / 2.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'clocking_clk_pix_unbuffered', used in period
   specification 'TS_clocking_clk_pix_unbuffered', was traced into PLL_ADV
   instance PLL_ADV_1. The following new TNM groups and period specifications
   were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clocking_pll_clk1 = PERIOD "clocking_pll_clk1"
   TS_clocking_clk_pix_unbuffered / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'clocking_clk_pix_unbuffered', used in period
   specification 'TS_clocking_clk_pix_unbuffered', was traced into PLL_ADV
   instance PLL_ADV_1. The following new TNM groups and period specifications
   were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clocking_pll_clk0 = PERIOD "clocking_pll_clk0"
   TS_clocking_clk_pix_unbuffered / 10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'clocking_clk_pix_unbuffered', used in period
   specification 'TS_clocking_clk_pix_unbuffered', was traced into PLL_ADV
   instance PLL_ADV_1. The following new TNM groups and period specifications
   were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clocking_pll_clk2 = PERIOD "clocking_pll_clk2"
   TS_clocking_clk_pix_unbuffered HIGH 50%>

Done...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_1 to 20.000000 ns based on the period specification
   (<TIMESPEC TS_clocking_clk_pix_unbuffered = PERIOD
   "clocking_clk_pix_unbuffered" TSclk50 HIGH 50%>).
Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Writing NGD file "minispartan6_video-videomixersoc-minispartan6.ngd" ...
Total REAL time to NGDBUILD completion:  6 sec
Total CPU time to NGDBUILD completion:   6 sec

Writing NGDBUILD log file "minispartan6_video-videomixersoc-minispartan6.bld"...

NGDBUILD done.
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "6slx25ftg256-3".
Mapping design into LUTs...
Writing file minispartan6_video-videomixersoc-minispartan6_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 15 secs 
Total CPU  time at the beginning of Placer: 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e66e0580) REAL time: 16 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <hdmi_out_pix_bufg>, driving the net,
   <pix_clk>, that is driving the following (first 30) non-clock load pins.
   < PIN: Mmux_hdmi_phy_es0_out[9]_hdmi_phy_es0_out[4]_mux_1407_OUT11.A3; >
   < PIN: Mmux_hdmi_phy_es0_out[9]_hdmi_phy_es0_out[4]_mux_1407_OUT31.A3; >
   < PIN: Mmux_hdmi_phy_es2_out[9]_hdmi_phy_es2_out[4]_mux_1409_OUT51.A3; >
   < PIN: Mmux_hdmi_phy_es2_out[9]_hdmi_phy_es2_out[4]_mux_1409_OUT11.A3; >
   < PIN: Mmux_hdmi_phy_es2_out[9]_hdmi_phy_es2_out[4]_mux_1409_OUT31.A3; >
   < PIN: Mmux_hdmi_phy_es1_out[9]_hdmi_phy_es1_out[4]_mux_1408_OUT11.A3; >
   < PIN: Mmux_hdmi_phy_es1_out[9]_hdmi_phy_es1_out[4]_mux_1408_OUT31.A3; >
   < PIN: Mmux_hdmi_phy_es1_out[9]_hdmi_phy_es1_out[4]_mux_1408_OUT51.A4; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <hdmi_out_pix_bufg.O> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN.
Phase 2.7  Design Feasibility Check (Checksum:e66e0580) REAL time: 17 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:17efed30) REAL time: 17 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:f9bfcdf8) REAL time: 25 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:f9bfcdf8) REAL time: 25 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:f9bfcdf8) REAL time: 25 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:f9bfcdf8) REAL time: 25 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:f9bfcdf8) REAL time: 25 secs 

Phase 9.8  Global Placement
...................................
......................................................
.......................................................................
.......................................................................
..........................
Phase 9.8  Global Placement (Checksum:321969b1) REAL time: 1 mins 11 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:321969b1) REAL time: 1 mins 11 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:729d4ab3) REAL time: 1 mins 18 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:729d4ab3) REAL time: 1 mins 18 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:8b99686a) REAL time: 1 mins 19 secs 

Total REAL time to Placer completion: 1 mins 21 secs 
Total CPU  time to Placer completion: 1 mins 21 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    3
Slice Logic Utilization:
  Number of Slice Registers:                 3,317 out of  30,064   11%
    Number used as Flip Flops:               3,314
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      3,557 out of  15,032   23%
    Number used as logic:                    3,250 out of  15,032   21%
      Number using O6 output only:           2,379
      Number using O5 output only:             126
      Number using O5 and O6:                  745
      Number used as ROM:                        0
    Number used as Memory:                     230 out of   3,664    6%
      Number used as Dual Port RAM:            200
        Number using O6 output only:             8
        Number using O5 output only:            16
        Number using O5 and O6:                176
      Number used as Single Port RAM:            0
      Number used as Shift Register:            30
        Number using O6 output only:            25
        Number using O5 output only:             0
        Number using O5 and O6:                  5
    Number used exclusively as route-thrus:     77
      Number with same-slice register load:     70
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,430 out of   3,758   38%
  Number of MUXCYs used:                       632 out of   7,516    8%
  Number of LUT Flip Flop pairs used:        4,555
    Number with an unused Flip Flop:         1,585 out of   4,555   34%
    Number with an unused LUT:                 998 out of   4,555   21%
    Number of fully used LUT-FF pairs:       1,972 out of   4,555   43%
    Number of unique control sets:             147
    Number of slice register sites lost
      to control set restrictions:             395 out of  30,064    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        55 out of     186   29%
    Number of LOCed IOBs:                       55 out of      55  100%
    IOB Flip Flops:                              2
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        29 out of      52   55%
  Number of RAMB8BWERs:                          3 out of     104    2%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   0 out of     272    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     272    0%
  Number of OLOGIC2/OSERDES2s:                   8 out of     272    2%
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                    6
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     160    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            6 out of      38   15%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            2 out of       2  100%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.75

Peak Memory Usage:  806 MB
Total REAL time to MAP completion:  1 mins 25 secs 
Total CPU time to MAP completion:   1 mins 25 secs 

Mapping completed.
See MAP report file "minispartan6_video-videomixersoc-minispartan6_map.mrp" for
details.
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: minispartan6_video-videomixersoc-minispartan6.pcf.
Loading device for application Rf_Device from file '6slx25.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx25, package ftg256, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,317 out of  30,064   11%
    Number used as Flip Flops:               3,314
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      3,557 out of  15,032   23%
    Number used as logic:                    3,250 out of  15,032   21%
      Number using O6 output only:           2,379
      Number using O5 output only:             126
      Number using O5 and O6:                  745
      Number used as ROM:                        0
    Number used as Memory:                     230 out of   3,664    6%
      Number used as Dual Port RAM:            200
        Number using O6 output only:             8
        Number using O5 output only:            16
        Number using O5 and O6:                176
      Number used as Single Port RAM:            0
      Number used as Shift Register:            30
        Number using O6 output only:            25
        Number using O5 output only:             0
        Number using O5 and O6:                  5
    Number used exclusively as route-thrus:     77
      Number with same-slice register load:     70
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,430 out of   3,758   38%
  Number of MUXCYs used:                       632 out of   7,516    8%
  Number of LUT Flip Flop pairs used:        4,555
    Number with an unused Flip Flop:         1,585 out of   4,555   34%
    Number with an unused LUT:                 998 out of   4,555   21%
    Number of fully used LUT-FF pairs:       1,972 out of   4,555   43%
    Number of slice register sites lost
      to control set restrictions:               0 out of  30,064    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        55 out of     186   29%
    Number of LOCed IOBs:                       55 out of      55  100%
    IOB Flip Flops:                              2
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        29 out of      52   55%
  Number of RAMB8BWERs:                          3 out of     104    2%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   0 out of     272    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     272    0%
  Number of OLOGIC2/OSERDES2s:                   8 out of     272    2%
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                    6
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     160    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            6 out of      38   15%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            2 out of       2  100%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 7 secs 
Finished initial Timing Analysis.  REAL time: 7 secs 

Starting Router


Phase  1  : 24426 unrouted;      REAL time: 8 secs 

Phase  2  : 20872 unrouted;      REAL time: 9 secs 

Phase  3  : 9393 unrouted;      REAL time: 18 secs 

Phase  4  : 9393 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Updating file: minispartan6_video-videomixersoc-minispartan6.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 
Total REAL time to Router completion: 33 secs 
Total CPU time to Router completion: 34 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             pix_clk |  BUFGMUX_X2Y2| No   |  106 |  0.631     |  1.671      |
+---------------------+--------------+------+------+------------+-------------+
|             sys_clk |  BUFGMUX_X2Y3| No   |  982 |  0.635     |  1.671      |
+---------------------+--------------+------+------+------------+-------------+
|          sys_ps_clk |  BUFGMUX_X2Y4| No   |    4 |  0.040     |  1.117      |
+---------------------+--------------+------+------+------------+-------------+
|           pix2x_clk | BUFGMUX_X3Y13| No   |   10 |  0.208     |  1.272      |
+---------------------+--------------+------+------+------------+-------------+
|          dna_cnt<0> |         Local|      |    6 |  0.000     |  2.871      |
+---------------------+--------------+------+------+------------+-------------+
|          pix10x_clk |         Local|      |    6 |  0.000     |  1.247      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_pll_4_ = PERIOD TIMEGRP "pll_4_" TS_cl | SETUP       |     0.409ns|    12.091ns|       0|           0
  k32b / 2.5 HIGH 50%                       | HOLD        |     0.291ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clocking_clk_pix_unbuffered = PERIOD T | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  IMEGRP "clocking_clk_pix_unbuffered"      |             |            |            |        |            
      TSclk50 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clocking_pll_clk1 = PERIOD TIMEGRP "cl | SETUP       |     7.568ns|     2.432ns|       0|           0
  ocking_pll_clk1"         TS_clocking_clk_ | HOLD        |     0.479ns|            |       0|           0
  pix_unbuffered / 2 HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk32b = PERIOD TIMEGRP "clk32b" TSclk | MINLOWPULSE |    21.250ns|    10.000ns|       0|           0
  32 HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_5_ = PERIOD TIMEGRP "pll_5_" TS_cl | MINPERIOD   |    10.770ns|     1.730ns|       0|           0
  k32b / 2.5 PHASE 9.375 ns HIGH 50%        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSclk50 = PERIOD TIMEGRP "GRPclk50" 20 ns | MINLOWPULSE |    12.000ns|     8.000ns|       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clocking_pll_clk2 = PERIOD TIMEGRP "cl | SETUP       |    12.894ns|     7.106ns|       0|           0
  ocking_pll_clk2"         TS_clocking_clk_ | HOLD        |     0.132ns|            |       0|           0
  pix_unbuffered HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSclk32 = PERIOD TIMEGRP "GRPclk32" 31.25 | MINPERIOD   |    30.325ns|     0.925ns|       0|           0
   ns HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clocking_pll_clk0 = PERIOD TIMEGRP "cl | N/A         |         N/A|         N/A|     N/A|         N/A
  ocking_pll_clk0"         TS_clocking_clk_ |             |            |            |        |            
  pix_unbuffered / 10 HIGH 50%              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TSclk32
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSclk32                        |     31.250ns|      0.925ns|     30.227ns|            0|            0|            0|       399673|
| TS_clk32b                     |     31.250ns|     10.000ns|     30.227ns|            0|            0|            0|       399673|
|  TS_pll_5_                    |     12.500ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  TS_pll_4_                    |     12.500ns|     12.091ns|          N/A|            0|            0|       399673|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSclk50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSclk50                        |     20.000ns|      8.000ns|      7.106ns|            0|            0|            0|         9963|
| TS_clocking_clk_pix_unbuffered|     20.000ns|      5.000ns|      7.106ns|            0|            0|            0|         9963|
|  TS_clocking_pll_clk1         |     10.000ns|      2.432ns|          N/A|            0|            0|           15|            0|
|  TS_clocking_pll_clk0         |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_clocking_pll_clk2         |     20.000ns|      7.106ns|          N/A|            0|            0|         9948|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 35 secs 
Total CPU time to PAR completion: 36 secs 

Peak Memory Usage:  735 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file minispartan6_video-videomixersoc-minispartan6.ncd



PAR done!
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '6slx25.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx25, package ftg256, speed -3
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE
   not set to PHASE_FREQ_LOCK. No phase relationship exists between the input
   clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these
   clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14
.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-tsi minispartan6_video-videomixersoc-minispartan6.tsi
minispartan6_video-videomixersoc-minispartan6.ncd
minispartan6_video-videomixersoc-minispartan6.pcf


Design file:              minispartan6_video-videomixersoc-minispartan6.ncd
Physical constraint file: minispartan6_video-videomixersoc-minispartan6.pcf
Device,speed:             xc6slx25,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             summary report, limited to 0 item per constraint
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the constraint is not analyzed due to the following: No paths
   covered by this constraint; Other constraints intersect with this constraint; or This constraint was disabled by a Path Tracing Control.
   Please run the Timespec Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 409636 paths, 0 nets, and 21648 connections

Design statistics:
   Minimum period:  12.091ns (Maximum frequency:  82.706MHz)


Analysis completed Sat Aug  6 09:22:07 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 5
Total time: 9 secs 
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx25.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx25, package ftg256, speed -3
Opened constraints file minispartan6_video-videomixersoc-minispartan6.pcf.

Sat Aug  6 09:22:12 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "minispartan6_video-videomixersoc-minispartan6.bit".
Saving bit stream in "minispartan6_video-videomixersoc-minispartan6.bin".
Bitstream generation is complete.
                __  ___  _   ____     _____
               /  |/  / (_) / __/__  / ___/
              / /|_/ / / / _\ \/ _ \/ /__
             /_/  /_/ /_/ /___/\___/\___/

a high performance and small footprint SoC based on Migen

====== Building for: ======
Platform:  minispartan6
Target:    minispartan6_video
Subtarget: VideoMixerSoC
CPU type:  lm32
===========================
