#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC_bSAR_SEQ */
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB07_CTL
#define ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB07_CTL
#define ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB07_MSK
#define ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB07_MSK
#define ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB07_ST
#define ADC_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define ADC_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B1_UDB08_CTL
#define ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define ADC_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B1_UDB08_CTL
#define ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define ADC_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define ADC_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B1_UDB08_MSK
#define ADC_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define ADC_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_bSAR_SEQ_EOCSts__MASK_REG CYREG_B1_UDB04_MSK
#define ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define ADC_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B1_UDB04_ST

/* ADC_FinalBuf */
#define ADC_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_FinalBuf__DRQ_NUMBER 0u
#define ADC_FinalBuf__NUMBEROF_TDS 0u
#define ADC_FinalBuf__PRIORITY 2u
#define ADC_FinalBuf__TERMIN_EN 0u
#define ADC_FinalBuf__TERMIN_SEL 0u
#define ADC_FinalBuf__TERMOUT0_EN 1u
#define ADC_FinalBuf__TERMOUT0_SEL 0u
#define ADC_FinalBuf__TERMOUT1_EN 0u
#define ADC_FinalBuf__TERMOUT1_SEL 0u

/* ADC_IntClock */
#define ADC_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ADC_IntClock__INDEX 0x00u
#define ADC_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_IntClock__PM_ACT_MSK 0x01u
#define ADC_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_IntClock__PM_STBY_MSK 0x01u

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x01u
#define ADC_IRQ__INTC_NUMBER 0u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_ADC_SAR */
#define ADC_SAR_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_TempBuf */
#define ADC_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_TempBuf__DRQ_NUMBER 1u
#define ADC_TempBuf__NUMBEROF_TDS 0u
#define ADC_TempBuf__PRIORITY 2u
#define ADC_TempBuf__TERMIN_EN 0u
#define ADC_TempBuf__TERMIN_SEL 0u
#define ADC_TempBuf__TERMOUT0_EN 1u
#define ADC_TempBuf__TERMOUT0_SEL 1u
#define ADC_TempBuf__TERMOUT1_EN 0u
#define ADC_TempBuf__TERMOUT1_SEL 0u

/* IN_C */
#define IN_C__0__INTTYPE CYREG_PICU4_INTTYPE2
#define IN_C__0__MASK 0x04u
#define IN_C__0__PC CYREG_PRT4_PC2
#define IN_C__0__PORT 4u
#define IN_C__0__SHIFT 2
#define IN_C__AG CYREG_PRT4_AG
#define IN_C__AMUX CYREG_PRT4_AMUX
#define IN_C__BIE CYREG_PRT4_BIE
#define IN_C__BIT_MASK CYREG_PRT4_BIT_MASK
#define IN_C__BYP CYREG_PRT4_BYP
#define IN_C__CTL CYREG_PRT4_CTL
#define IN_C__DM0 CYREG_PRT4_DM0
#define IN_C__DM1 CYREG_PRT4_DM1
#define IN_C__DM2 CYREG_PRT4_DM2
#define IN_C__DR CYREG_PRT4_DR
#define IN_C__INP_DIS CYREG_PRT4_INP_DIS
#define IN_C__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define IN_C__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define IN_C__LCD_EN CYREG_PRT4_LCD_EN
#define IN_C__MASK 0x04u
#define IN_C__PORT 4u
#define IN_C__PRT CYREG_PRT4_PRT
#define IN_C__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define IN_C__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define IN_C__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define IN_C__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define IN_C__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define IN_C__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define IN_C__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define IN_C__PS CYREG_PRT4_PS
#define IN_C__SHIFT 2
#define IN_C__SLW CYREG_PRT4_SLW

/* IN_D */
#define IN_D__0__INTTYPE CYREG_PICU0_INTTYPE2
#define IN_D__0__MASK 0x04u
#define IN_D__0__PC CYREG_PRT0_PC2
#define IN_D__0__PORT 0u
#define IN_D__0__SHIFT 2
#define IN_D__AG CYREG_PRT0_AG
#define IN_D__AMUX CYREG_PRT0_AMUX
#define IN_D__BIE CYREG_PRT0_BIE
#define IN_D__BIT_MASK CYREG_PRT0_BIT_MASK
#define IN_D__BYP CYREG_PRT0_BYP
#define IN_D__CTL CYREG_PRT0_CTL
#define IN_D__DM0 CYREG_PRT0_DM0
#define IN_D__DM1 CYREG_PRT0_DM1
#define IN_D__DM2 CYREG_PRT0_DM2
#define IN_D__DR CYREG_PRT0_DR
#define IN_D__INP_DIS CYREG_PRT0_INP_DIS
#define IN_D__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define IN_D__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IN_D__LCD_EN CYREG_PRT0_LCD_EN
#define IN_D__MASK 0x04u
#define IN_D__PORT 0u
#define IN_D__PRT CYREG_PRT0_PRT
#define IN_D__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IN_D__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IN_D__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IN_D__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IN_D__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IN_D__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IN_D__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IN_D__PS CYREG_PRT0_PS
#define IN_D__SHIFT 2
#define IN_D__SLW CYREG_PRT0_SLW

/* IN_P */
#define IN_P__0__INTTYPE CYREG_PICU0_INTTYPE6
#define IN_P__0__MASK 0x40u
#define IN_P__0__PC CYREG_PRT0_PC6
#define IN_P__0__PORT 0u
#define IN_P__0__SHIFT 6
#define IN_P__AG CYREG_PRT0_AG
#define IN_P__AMUX CYREG_PRT0_AMUX
#define IN_P__BIE CYREG_PRT0_BIE
#define IN_P__BIT_MASK CYREG_PRT0_BIT_MASK
#define IN_P__BYP CYREG_PRT0_BYP
#define IN_P__CTL CYREG_PRT0_CTL
#define IN_P__DM0 CYREG_PRT0_DM0
#define IN_P__DM1 CYREG_PRT0_DM1
#define IN_P__DM2 CYREG_PRT0_DM2
#define IN_P__DR CYREG_PRT0_DR
#define IN_P__INP_DIS CYREG_PRT0_INP_DIS
#define IN_P__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define IN_P__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IN_P__LCD_EN CYREG_PRT0_LCD_EN
#define IN_P__MASK 0x40u
#define IN_P__PORT 0u
#define IN_P__PRT CYREG_PRT0_PRT
#define IN_P__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IN_P__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IN_P__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IN_P__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IN_P__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IN_P__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IN_P__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IN_P__PS CYREG_PRT0_PS
#define IN_P__SHIFT 6
#define IN_P__SLW CYREG_PRT0_SLW

/* LED1 */
#define LED1__0__INTTYPE CYREG_PICU1_INTTYPE6
#define LED1__0__MASK 0x40u
#define LED1__0__PC CYREG_PRT1_PC6
#define LED1__0__PORT 1u
#define LED1__0__SHIFT 6
#define LED1__AG CYREG_PRT1_AG
#define LED1__AMUX CYREG_PRT1_AMUX
#define LED1__BIE CYREG_PRT1_BIE
#define LED1__BIT_MASK CYREG_PRT1_BIT_MASK
#define LED1__BYP CYREG_PRT1_BYP
#define LED1__CTL CYREG_PRT1_CTL
#define LED1__DM0 CYREG_PRT1_DM0
#define LED1__DM1 CYREG_PRT1_DM1
#define LED1__DM2 CYREG_PRT1_DM2
#define LED1__DR CYREG_PRT1_DR
#define LED1__INP_DIS CYREG_PRT1_INP_DIS
#define LED1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LED1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LED1__LCD_EN CYREG_PRT1_LCD_EN
#define LED1__MASK 0x40u
#define LED1__PORT 1u
#define LED1__PRT CYREG_PRT1_PRT
#define LED1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LED1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LED1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LED1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LED1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LED1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LED1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LED1__PS CYREG_PRT1_PS
#define LED1__SHIFT 6
#define LED1__SLW CYREG_PRT1_SLW

/* LED2 */
#define LED2__0__INTTYPE CYREG_PICU1_INTTYPE7
#define LED2__0__MASK 0x80u
#define LED2__0__PC CYREG_PRT1_PC7
#define LED2__0__PORT 1u
#define LED2__0__SHIFT 7
#define LED2__AG CYREG_PRT1_AG
#define LED2__AMUX CYREG_PRT1_AMUX
#define LED2__BIE CYREG_PRT1_BIE
#define LED2__BIT_MASK CYREG_PRT1_BIT_MASK
#define LED2__BYP CYREG_PRT1_BYP
#define LED2__CTL CYREG_PRT1_CTL
#define LED2__DM0 CYREG_PRT1_DM0
#define LED2__DM1 CYREG_PRT1_DM1
#define LED2__DM2 CYREG_PRT1_DM2
#define LED2__DR CYREG_PRT1_DR
#define LED2__INP_DIS CYREG_PRT1_INP_DIS
#define LED2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LED2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LED2__LCD_EN CYREG_PRT1_LCD_EN
#define LED2__MASK 0x80u
#define LED2__PORT 1u
#define LED2__PRT CYREG_PRT1_PRT
#define LED2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LED2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LED2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LED2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LED2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LED2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LED2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LED2__PS CYREG_PRT1_PS
#define LED2__SHIFT 7
#define LED2__SLW CYREG_PRT1_SLW

/* LED3 */
#define LED3__0__INTTYPE CYREG_PICU12_INTTYPE6
#define LED3__0__MASK 0x40u
#define LED3__0__PC CYREG_PRT12_PC6
#define LED3__0__PORT 12u
#define LED3__0__SHIFT 6
#define LED3__AG CYREG_PRT12_AG
#define LED3__BIE CYREG_PRT12_BIE
#define LED3__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED3__BYP CYREG_PRT12_BYP
#define LED3__DM0 CYREG_PRT12_DM0
#define LED3__DM1 CYREG_PRT12_DM1
#define LED3__DM2 CYREG_PRT12_DM2
#define LED3__DR CYREG_PRT12_DR
#define LED3__INP_DIS CYREG_PRT12_INP_DIS
#define LED3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED3__MASK 0x40u
#define LED3__PORT 12u
#define LED3__PRT CYREG_PRT12_PRT
#define LED3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED3__PS CYREG_PRT12_PS
#define LED3__SHIFT 6
#define LED3__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED3__SLW CYREG_PRT12_SLW

/* LED4 */
#define LED4__0__INTTYPE CYREG_PICU12_INTTYPE7
#define LED4__0__MASK 0x80u
#define LED4__0__PC CYREG_PRT12_PC7
#define LED4__0__PORT 12u
#define LED4__0__SHIFT 7
#define LED4__AG CYREG_PRT12_AG
#define LED4__BIE CYREG_PRT12_BIE
#define LED4__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED4__BYP CYREG_PRT12_BYP
#define LED4__DM0 CYREG_PRT12_DM0
#define LED4__DM1 CYREG_PRT12_DM1
#define LED4__DM2 CYREG_PRT12_DM2
#define LED4__DR CYREG_PRT12_DR
#define LED4__INP_DIS CYREG_PRT12_INP_DIS
#define LED4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED4__MASK 0x80u
#define LED4__PORT 12u
#define LED4__PRT CYREG_PRT12_PRT
#define LED4__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED4__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED4__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED4__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED4__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED4__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED4__PS CYREG_PRT12_PS
#define LED4__SHIFT 7
#define LED4__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED4__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED4__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED4__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED4__SLW CYREG_PRT12_SLW

/* LED5 */
#define LED5__0__INTTYPE CYREG_PICU5_INTTYPE4
#define LED5__0__MASK 0x10u
#define LED5__0__PC CYREG_PRT5_PC4
#define LED5__0__PORT 5u
#define LED5__0__SHIFT 4
#define LED5__AG CYREG_PRT5_AG
#define LED5__AMUX CYREG_PRT5_AMUX
#define LED5__BIE CYREG_PRT5_BIE
#define LED5__BIT_MASK CYREG_PRT5_BIT_MASK
#define LED5__BYP CYREG_PRT5_BYP
#define LED5__CTL CYREG_PRT5_CTL
#define LED5__DM0 CYREG_PRT5_DM0
#define LED5__DM1 CYREG_PRT5_DM1
#define LED5__DM2 CYREG_PRT5_DM2
#define LED5__DR CYREG_PRT5_DR
#define LED5__INP_DIS CYREG_PRT5_INP_DIS
#define LED5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define LED5__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LED5__LCD_EN CYREG_PRT5_LCD_EN
#define LED5__MASK 0x10u
#define LED5__PORT 5u
#define LED5__PRT CYREG_PRT5_PRT
#define LED5__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LED5__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LED5__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LED5__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LED5__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LED5__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LED5__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LED5__PS CYREG_PRT5_PS
#define LED5__SHIFT 4
#define LED5__SLW CYREG_PRT5_SLW

/* LED6 */
#define LED6__0__INTTYPE CYREG_PICU5_INTTYPE5
#define LED6__0__MASK 0x20u
#define LED6__0__PC CYREG_PRT5_PC5
#define LED6__0__PORT 5u
#define LED6__0__SHIFT 5
#define LED6__AG CYREG_PRT5_AG
#define LED6__AMUX CYREG_PRT5_AMUX
#define LED6__BIE CYREG_PRT5_BIE
#define LED6__BIT_MASK CYREG_PRT5_BIT_MASK
#define LED6__BYP CYREG_PRT5_BYP
#define LED6__CTL CYREG_PRT5_CTL
#define LED6__DM0 CYREG_PRT5_DM0
#define LED6__DM1 CYREG_PRT5_DM1
#define LED6__DM2 CYREG_PRT5_DM2
#define LED6__DR CYREG_PRT5_DR
#define LED6__INP_DIS CYREG_PRT5_INP_DIS
#define LED6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define LED6__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LED6__LCD_EN CYREG_PRT5_LCD_EN
#define LED6__MASK 0x20u
#define LED6__PORT 5u
#define LED6__PRT CYREG_PRT5_PRT
#define LED6__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LED6__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LED6__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LED6__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LED6__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LED6__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LED6__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LED6__PS CYREG_PRT5_PS
#define LED6__SHIFT 5
#define LED6__SLW CYREG_PRT5_SLW

/* LED7 */
#define LED7__0__INTTYPE CYREG_PICU5_INTTYPE6
#define LED7__0__MASK 0x40u
#define LED7__0__PC CYREG_PRT5_PC6
#define LED7__0__PORT 5u
#define LED7__0__SHIFT 6
#define LED7__AG CYREG_PRT5_AG
#define LED7__AMUX CYREG_PRT5_AMUX
#define LED7__BIE CYREG_PRT5_BIE
#define LED7__BIT_MASK CYREG_PRT5_BIT_MASK
#define LED7__BYP CYREG_PRT5_BYP
#define LED7__CTL CYREG_PRT5_CTL
#define LED7__DM0 CYREG_PRT5_DM0
#define LED7__DM1 CYREG_PRT5_DM1
#define LED7__DM2 CYREG_PRT5_DM2
#define LED7__DR CYREG_PRT5_DR
#define LED7__INP_DIS CYREG_PRT5_INP_DIS
#define LED7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define LED7__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LED7__LCD_EN CYREG_PRT5_LCD_EN
#define LED7__MASK 0x40u
#define LED7__PORT 5u
#define LED7__PRT CYREG_PRT5_PRT
#define LED7__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LED7__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LED7__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LED7__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LED7__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LED7__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LED7__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LED7__PS CYREG_PRT5_PS
#define LED7__SHIFT 6
#define LED7__SLW CYREG_PRT5_SLW

/* LED8 */
#define LED8__0__INTTYPE CYREG_PICU5_INTTYPE7
#define LED8__0__MASK 0x80u
#define LED8__0__PC CYREG_PRT5_PC7
#define LED8__0__PORT 5u
#define LED8__0__SHIFT 7
#define LED8__AG CYREG_PRT5_AG
#define LED8__AMUX CYREG_PRT5_AMUX
#define LED8__BIE CYREG_PRT5_BIE
#define LED8__BIT_MASK CYREG_PRT5_BIT_MASK
#define LED8__BYP CYREG_PRT5_BYP
#define LED8__CTL CYREG_PRT5_CTL
#define LED8__DM0 CYREG_PRT5_DM0
#define LED8__DM1 CYREG_PRT5_DM1
#define LED8__DM2 CYREG_PRT5_DM2
#define LED8__DR CYREG_PRT5_DR
#define LED8__INP_DIS CYREG_PRT5_INP_DIS
#define LED8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define LED8__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LED8__LCD_EN CYREG_PRT5_LCD_EN
#define LED8__MASK 0x80u
#define LED8__PORT 5u
#define LED8__PRT CYREG_PRT5_PRT
#define LED8__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LED8__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LED8__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LED8__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LED8__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LED8__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LED8__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LED8__PS CYREG_PRT5_PS
#define LED8__SHIFT 7
#define LED8__SLW CYREG_PRT5_SLW

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Pin_1__0__MASK 0x20u
#define Pin_1__0__PC CYREG_IO_PC_PRT15_PC5
#define Pin_1__0__PORT 15u
#define Pin_1__0__SHIFT 5
#define Pin_1__AG CYREG_PRT15_AG
#define Pin_1__AMUX CYREG_PRT15_AMUX
#define Pin_1__BIE CYREG_PRT15_BIE
#define Pin_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define Pin_1__BYP CYREG_PRT15_BYP
#define Pin_1__CTL CYREG_PRT15_CTL
#define Pin_1__DM0 CYREG_PRT15_DM0
#define Pin_1__DM1 CYREG_PRT15_DM1
#define Pin_1__DM2 CYREG_PRT15_DM2
#define Pin_1__DR CYREG_PRT15_DR
#define Pin_1__INP_DIS CYREG_PRT15_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT15_LCD_EN
#define Pin_1__MASK 0x20u
#define Pin_1__PORT 15u
#define Pin_1__PRT CYREG_PRT15_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Pin_1__PS CYREG_PRT15_PS
#define Pin_1__SHIFT 5
#define Pin_1__SLW CYREG_PRT15_SLW

/* Pin_2 */
#define Pin_2__0__INTTYPE CYREG_PICU15_INTTYPE4
#define Pin_2__0__MASK 0x10u
#define Pin_2__0__PC CYREG_IO_PC_PRT15_PC4
#define Pin_2__0__PORT 15u
#define Pin_2__0__SHIFT 4
#define Pin_2__AG CYREG_PRT15_AG
#define Pin_2__AMUX CYREG_PRT15_AMUX
#define Pin_2__BIE CYREG_PRT15_BIE
#define Pin_2__BIT_MASK CYREG_PRT15_BIT_MASK
#define Pin_2__BYP CYREG_PRT15_BYP
#define Pin_2__CTL CYREG_PRT15_CTL
#define Pin_2__DM0 CYREG_PRT15_DM0
#define Pin_2__DM1 CYREG_PRT15_DM1
#define Pin_2__DM2 CYREG_PRT15_DM2
#define Pin_2__DR CYREG_PRT15_DR
#define Pin_2__INP_DIS CYREG_PRT15_INP_DIS
#define Pin_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Pin_2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Pin_2__LCD_EN CYREG_PRT15_LCD_EN
#define Pin_2__MASK 0x10u
#define Pin_2__PORT 15u
#define Pin_2__PRT CYREG_PRT15_PRT
#define Pin_2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Pin_2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Pin_2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Pin_2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Pin_2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Pin_2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Pin_2__PS CYREG_PRT15_PS
#define Pin_2__SHIFT 4
#define Pin_2__SLW CYREG_PRT15_SLW

/* Rx_JY */
#define Rx_JY__0__INTTYPE CYREG_PICU4_INTTYPE4
#define Rx_JY__0__MASK 0x10u
#define Rx_JY__0__PC CYREG_PRT4_PC4
#define Rx_JY__0__PORT 4u
#define Rx_JY__0__SHIFT 4
#define Rx_JY__AG CYREG_PRT4_AG
#define Rx_JY__AMUX CYREG_PRT4_AMUX
#define Rx_JY__BIE CYREG_PRT4_BIE
#define Rx_JY__BIT_MASK CYREG_PRT4_BIT_MASK
#define Rx_JY__BYP CYREG_PRT4_BYP
#define Rx_JY__CTL CYREG_PRT4_CTL
#define Rx_JY__DM0 CYREG_PRT4_DM0
#define Rx_JY__DM1 CYREG_PRT4_DM1
#define Rx_JY__DM2 CYREG_PRT4_DM2
#define Rx_JY__DR CYREG_PRT4_DR
#define Rx_JY__INP_DIS CYREG_PRT4_INP_DIS
#define Rx_JY__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Rx_JY__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Rx_JY__LCD_EN CYREG_PRT4_LCD_EN
#define Rx_JY__MASK 0x10u
#define Rx_JY__PORT 4u
#define Rx_JY__PRT CYREG_PRT4_PRT
#define Rx_JY__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Rx_JY__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Rx_JY__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Rx_JY__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Rx_JY__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Rx_JY__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Rx_JY__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Rx_JY__PS CYREG_PRT4_PS
#define Rx_JY__SHIFT 4
#define Rx_JY__SLW CYREG_PRT4_SLW

/* Tx_JY */
#define Tx_JY__0__INTTYPE CYREG_PICU4_INTTYPE3
#define Tx_JY__0__MASK 0x08u
#define Tx_JY__0__PC CYREG_PRT4_PC3
#define Tx_JY__0__PORT 4u
#define Tx_JY__0__SHIFT 3
#define Tx_JY__AG CYREG_PRT4_AG
#define Tx_JY__AMUX CYREG_PRT4_AMUX
#define Tx_JY__BIE CYREG_PRT4_BIE
#define Tx_JY__BIT_MASK CYREG_PRT4_BIT_MASK
#define Tx_JY__BYP CYREG_PRT4_BYP
#define Tx_JY__CTL CYREG_PRT4_CTL
#define Tx_JY__DM0 CYREG_PRT4_DM0
#define Tx_JY__DM1 CYREG_PRT4_DM1
#define Tx_JY__DM2 CYREG_PRT4_DM2
#define Tx_JY__DR CYREG_PRT4_DR
#define Tx_JY__INP_DIS CYREG_PRT4_INP_DIS
#define Tx_JY__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Tx_JY__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Tx_JY__LCD_EN CYREG_PRT4_LCD_EN
#define Tx_JY__MASK 0x08u
#define Tx_JY__PORT 4u
#define Tx_JY__PRT CYREG_PRT4_PRT
#define Tx_JY__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Tx_JY__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Tx_JY__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Tx_JY__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Tx_JY__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Tx_JY__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Tx_JY__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Tx_JY__PS CYREG_PRT4_PS
#define Tx_JY__SHIFT 3
#define Tx_JY__SLW CYREG_PRT4_SLW

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x02u
#define isr_1__INTC_NUMBER 1u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* L_IN_1 */
#define L_IN_1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define L_IN_1__0__MASK 0x01u
#define L_IN_1__0__PC CYREG_PRT12_PC0
#define L_IN_1__0__PORT 12u
#define L_IN_1__0__SHIFT 0
#define L_IN_1__AG CYREG_PRT12_AG
#define L_IN_1__BIE CYREG_PRT12_BIE
#define L_IN_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define L_IN_1__BYP CYREG_PRT12_BYP
#define L_IN_1__DM0 CYREG_PRT12_DM0
#define L_IN_1__DM1 CYREG_PRT12_DM1
#define L_IN_1__DM2 CYREG_PRT12_DM2
#define L_IN_1__DR CYREG_PRT12_DR
#define L_IN_1__INP_DIS CYREG_PRT12_INP_DIS
#define L_IN_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define L_IN_1__MASK 0x01u
#define L_IN_1__PORT 12u
#define L_IN_1__PRT CYREG_PRT12_PRT
#define L_IN_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define L_IN_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define L_IN_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define L_IN_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define L_IN_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define L_IN_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define L_IN_1__PS CYREG_PRT12_PS
#define L_IN_1__SHIFT 0
#define L_IN_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define L_IN_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define L_IN_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define L_IN_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define L_IN_1__SLW CYREG_PRT12_SLW

/* L_IN_2 */
#define L_IN_2__0__INTTYPE CYREG_PICU3_INTTYPE6
#define L_IN_2__0__MASK 0x40u
#define L_IN_2__0__PC CYREG_PRT3_PC6
#define L_IN_2__0__PORT 3u
#define L_IN_2__0__SHIFT 6
#define L_IN_2__AG CYREG_PRT3_AG
#define L_IN_2__AMUX CYREG_PRT3_AMUX
#define L_IN_2__BIE CYREG_PRT3_BIE
#define L_IN_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define L_IN_2__BYP CYREG_PRT3_BYP
#define L_IN_2__CTL CYREG_PRT3_CTL
#define L_IN_2__DM0 CYREG_PRT3_DM0
#define L_IN_2__DM1 CYREG_PRT3_DM1
#define L_IN_2__DM2 CYREG_PRT3_DM2
#define L_IN_2__DR CYREG_PRT3_DR
#define L_IN_2__INP_DIS CYREG_PRT3_INP_DIS
#define L_IN_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define L_IN_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define L_IN_2__LCD_EN CYREG_PRT3_LCD_EN
#define L_IN_2__MASK 0x40u
#define L_IN_2__PORT 3u
#define L_IN_2__PRT CYREG_PRT3_PRT
#define L_IN_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define L_IN_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define L_IN_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define L_IN_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define L_IN_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define L_IN_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define L_IN_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define L_IN_2__PS CYREG_PRT3_PS
#define L_IN_2__SHIFT 6
#define L_IN_2__SLW CYREG_PRT3_SLW

/* R_IN_1 */
#define R_IN_1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define R_IN_1__0__MASK 0x02u
#define R_IN_1__0__PC CYREG_PRT12_PC1
#define R_IN_1__0__PORT 12u
#define R_IN_1__0__SHIFT 1
#define R_IN_1__AG CYREG_PRT12_AG
#define R_IN_1__BIE CYREG_PRT12_BIE
#define R_IN_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define R_IN_1__BYP CYREG_PRT12_BYP
#define R_IN_1__DM0 CYREG_PRT12_DM0
#define R_IN_1__DM1 CYREG_PRT12_DM1
#define R_IN_1__DM2 CYREG_PRT12_DM2
#define R_IN_1__DR CYREG_PRT12_DR
#define R_IN_1__INP_DIS CYREG_PRT12_INP_DIS
#define R_IN_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define R_IN_1__MASK 0x02u
#define R_IN_1__PORT 12u
#define R_IN_1__PRT CYREG_PRT12_PRT
#define R_IN_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define R_IN_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define R_IN_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define R_IN_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define R_IN_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define R_IN_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define R_IN_1__PS CYREG_PRT12_PS
#define R_IN_1__SHIFT 1
#define R_IN_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define R_IN_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define R_IN_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define R_IN_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define R_IN_1__SLW CYREG_PRT12_SLW

/* R_IN_2 */
#define R_IN_2__0__INTTYPE CYREG_PICU3_INTTYPE7
#define R_IN_2__0__MASK 0x80u
#define R_IN_2__0__PC CYREG_PRT3_PC7
#define R_IN_2__0__PORT 3u
#define R_IN_2__0__SHIFT 7
#define R_IN_2__AG CYREG_PRT3_AG
#define R_IN_2__AMUX CYREG_PRT3_AMUX
#define R_IN_2__BIE CYREG_PRT3_BIE
#define R_IN_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define R_IN_2__BYP CYREG_PRT3_BYP
#define R_IN_2__CTL CYREG_PRT3_CTL
#define R_IN_2__DM0 CYREG_PRT3_DM0
#define R_IN_2__DM1 CYREG_PRT3_DM1
#define R_IN_2__DM2 CYREG_PRT3_DM2
#define R_IN_2__DR CYREG_PRT3_DR
#define R_IN_2__INP_DIS CYREG_PRT3_INP_DIS
#define R_IN_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define R_IN_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define R_IN_2__LCD_EN CYREG_PRT3_LCD_EN
#define R_IN_2__MASK 0x80u
#define R_IN_2__PORT 3u
#define R_IN_2__PRT CYREG_PRT3_PRT
#define R_IN_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define R_IN_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define R_IN_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define R_IN_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define R_IN_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define R_IN_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define R_IN_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define R_IN_2__PS CYREG_PRT3_PS
#define R_IN_2__SHIFT 7
#define R_IN_2__SLW CYREG_PRT3_SLW

/* Rx_net */
#define Rx_net__0__INTTYPE CYREG_PICU6_INTTYPE6
#define Rx_net__0__MASK 0x40u
#define Rx_net__0__PC CYREG_PRT6_PC6
#define Rx_net__0__PORT 6u
#define Rx_net__0__SHIFT 6
#define Rx_net__AG CYREG_PRT6_AG
#define Rx_net__AMUX CYREG_PRT6_AMUX
#define Rx_net__BIE CYREG_PRT6_BIE
#define Rx_net__BIT_MASK CYREG_PRT6_BIT_MASK
#define Rx_net__BYP CYREG_PRT6_BYP
#define Rx_net__CTL CYREG_PRT6_CTL
#define Rx_net__DM0 CYREG_PRT6_DM0
#define Rx_net__DM1 CYREG_PRT6_DM1
#define Rx_net__DM2 CYREG_PRT6_DM2
#define Rx_net__DR CYREG_PRT6_DR
#define Rx_net__INP_DIS CYREG_PRT6_INP_DIS
#define Rx_net__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Rx_net__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Rx_net__LCD_EN CYREG_PRT6_LCD_EN
#define Rx_net__MASK 0x40u
#define Rx_net__PORT 6u
#define Rx_net__PRT CYREG_PRT6_PRT
#define Rx_net__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Rx_net__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Rx_net__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Rx_net__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Rx_net__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Rx_net__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Rx_net__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Rx_net__PS CYREG_PRT6_PS
#define Rx_net__SHIFT 6
#define Rx_net__SLW CYREG_PRT6_SLW

/* Tx_net */
#define Tx_net__0__INTTYPE CYREG_PICU6_INTTYPE7
#define Tx_net__0__MASK 0x80u
#define Tx_net__0__PC CYREG_PRT6_PC7
#define Tx_net__0__PORT 6u
#define Tx_net__0__SHIFT 7
#define Tx_net__AG CYREG_PRT6_AG
#define Tx_net__AMUX CYREG_PRT6_AMUX
#define Tx_net__BIE CYREG_PRT6_BIE
#define Tx_net__BIT_MASK CYREG_PRT6_BIT_MASK
#define Tx_net__BYP CYREG_PRT6_BYP
#define Tx_net__CTL CYREG_PRT6_CTL
#define Tx_net__DM0 CYREG_PRT6_DM0
#define Tx_net__DM1 CYREG_PRT6_DM1
#define Tx_net__DM2 CYREG_PRT6_DM2
#define Tx_net__DR CYREG_PRT6_DR
#define Tx_net__INP_DIS CYREG_PRT6_INP_DIS
#define Tx_net__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Tx_net__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Tx_net__LCD_EN CYREG_PRT6_LCD_EN
#define Tx_net__MASK 0x80u
#define Tx_net__PORT 6u
#define Tx_net__PRT CYREG_PRT6_PRT
#define Tx_net__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Tx_net__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Tx_net__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Tx_net__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Tx_net__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Tx_net__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Tx_net__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Tx_net__PS CYREG_PRT6_PS
#define Tx_net__SHIFT 7
#define Tx_net__SLW CYREG_PRT6_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* Clock_6 */
#define Clock_6__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_6__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_6__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_6__CFG2_SRC_SEL_MASK 0x07u
#define Clock_6__INDEX 0x02u
#define Clock_6__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_6__PM_ACT_MSK 0x04u
#define Clock_6__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_6__PM_STBY_MSK 0x04u

/* L_PWM_1 */
#define L_PWM_1__0__INTTYPE CYREG_PICU15_INTTYPE2
#define L_PWM_1__0__MASK 0x04u
#define L_PWM_1__0__PC CYREG_IO_PC_PRT15_PC2
#define L_PWM_1__0__PORT 15u
#define L_PWM_1__0__SHIFT 2
#define L_PWM_1__AG CYREG_PRT15_AG
#define L_PWM_1__AMUX CYREG_PRT15_AMUX
#define L_PWM_1__BIE CYREG_PRT15_BIE
#define L_PWM_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define L_PWM_1__BYP CYREG_PRT15_BYP
#define L_PWM_1__CTL CYREG_PRT15_CTL
#define L_PWM_1__DM0 CYREG_PRT15_DM0
#define L_PWM_1__DM1 CYREG_PRT15_DM1
#define L_PWM_1__DM2 CYREG_PRT15_DM2
#define L_PWM_1__DR CYREG_PRT15_DR
#define L_PWM_1__INP_DIS CYREG_PRT15_INP_DIS
#define L_PWM_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define L_PWM_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define L_PWM_1__LCD_EN CYREG_PRT15_LCD_EN
#define L_PWM_1__MASK 0x04u
#define L_PWM_1__PORT 15u
#define L_PWM_1__PRT CYREG_PRT15_PRT
#define L_PWM_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define L_PWM_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define L_PWM_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define L_PWM_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define L_PWM_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define L_PWM_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define L_PWM_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define L_PWM_1__PS CYREG_PRT15_PS
#define L_PWM_1__SHIFT 2
#define L_PWM_1__SLW CYREG_PRT15_SLW

/* R_PWM_1 */
#define R_PWM_1__0__INTTYPE CYREG_PICU15_INTTYPE3
#define R_PWM_1__0__MASK 0x08u
#define R_PWM_1__0__PC CYREG_IO_PC_PRT15_PC3
#define R_PWM_1__0__PORT 15u
#define R_PWM_1__0__SHIFT 3
#define R_PWM_1__AG CYREG_PRT15_AG
#define R_PWM_1__AMUX CYREG_PRT15_AMUX
#define R_PWM_1__BIE CYREG_PRT15_BIE
#define R_PWM_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define R_PWM_1__BYP CYREG_PRT15_BYP
#define R_PWM_1__CTL CYREG_PRT15_CTL
#define R_PWM_1__DM0 CYREG_PRT15_DM0
#define R_PWM_1__DM1 CYREG_PRT15_DM1
#define R_PWM_1__DM2 CYREG_PRT15_DM2
#define R_PWM_1__DR CYREG_PRT15_DR
#define R_PWM_1__INP_DIS CYREG_PRT15_INP_DIS
#define R_PWM_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define R_PWM_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define R_PWM_1__LCD_EN CYREG_PRT15_LCD_EN
#define R_PWM_1__MASK 0x08u
#define R_PWM_1__PORT 15u
#define R_PWM_1__PRT CYREG_PRT15_PRT
#define R_PWM_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define R_PWM_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define R_PWM_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define R_PWM_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define R_PWM_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define R_PWM_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define R_PWM_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define R_PWM_1__PS CYREG_PRT15_PS
#define R_PWM_1__SHIFT 3
#define R_PWM_1__SLW CYREG_PRT15_SLW

/* Timer_1_TimerUDB */
#define Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB05_A0
#define Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB05_A1
#define Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB05_D0
#define Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB05_D1
#define Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB05_F0
#define Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB05_F1
#define Timer_1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB06_A0
#define Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB06_A1
#define Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB06_D0
#define Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB06_D1
#define Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB06_F0
#define Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB06_F1

/* UART_JY_BUART */
#define UART_JY_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_JY_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define UART_JY_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define UART_JY_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define UART_JY_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define UART_JY_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define UART_JY_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define UART_JY_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define UART_JY_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define UART_JY_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_JY_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB05_CTL
#define UART_JY_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define UART_JY_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB05_CTL
#define UART_JY_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define UART_JY_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_JY_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_JY_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB05_MSK
#define UART_JY_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_JY_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define UART_JY_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB05_MSK
#define UART_JY_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_JY_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_JY_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_JY_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define UART_JY_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define UART_JY_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB05_ST
#define UART_JY_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define UART_JY_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define UART_JY_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define UART_JY_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define UART_JY_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_JY_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define UART_JY_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define UART_JY_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define UART_JY_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB02_A0
#define UART_JY_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB02_A1
#define UART_JY_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define UART_JY_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB02_D0
#define UART_JY_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB02_D1
#define UART_JY_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_JY_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define UART_JY_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB02_F0
#define UART_JY_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB02_F1
#define UART_JY_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_JY_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define UART_JY_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_JY_BUART_sRX_RxSts__3__POS 3
#define UART_JY_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_JY_BUART_sRX_RxSts__4__POS 4
#define UART_JY_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_JY_BUART_sRX_RxSts__5__POS 5
#define UART_JY_BUART_sRX_RxSts__MASK 0x38u
#define UART_JY_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB06_MSK
#define UART_JY_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_JY_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB06_ST
#define UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB04_A0
#define UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB04_A1
#define UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB04_D0
#define UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB04_D1
#define UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB04_F0
#define UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB04_F1
#define UART_JY_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_JY_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_JY_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_JY_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_JY_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_JY_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_JY_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_JY_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_JY_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_JY_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_JY_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_JY_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_JY_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_JY_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_JY_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_JY_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_JY_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_JY_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_JY_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_JY_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_JY_BUART_sTX_TxSts__0__POS 0
#define UART_JY_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_JY_BUART_sTX_TxSts__1__POS 1
#define UART_JY_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_JY_BUART_sTX_TxSts__2__POS 2
#define UART_JY_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_JY_BUART_sTX_TxSts__3__POS 3
#define UART_JY_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_JY_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB11_MSK
#define UART_JY_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_JY_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB11_ST

/* UART_JY_IntClock */
#define UART_JY_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define UART_JY_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define UART_JY_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define UART_JY_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_JY_IntClock__INDEX 0x03u
#define UART_JY_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_JY_IntClock__PM_ACT_MSK 0x08u
#define UART_JY_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_JY_IntClock__PM_STBY_MSK 0x08u

/* UART_net_BUART */
#define UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define UART_net_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define UART_net_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define UART_net_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define UART_net_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define UART_net_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define UART_net_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define UART_net_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_net_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB11_CTL
#define UART_net_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define UART_net_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB11_CTL
#define UART_net_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define UART_net_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_net_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_net_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB11_MSK
#define UART_net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define UART_net_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB11_MSK
#define UART_net_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_net_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_net_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_net_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define UART_net_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define UART_net_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB11_ST
#define UART_net_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_net_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB15_A0
#define UART_net_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB15_A1
#define UART_net_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_net_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB15_D0
#define UART_net_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB15_D1
#define UART_net_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_net_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_net_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB15_F0
#define UART_net_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB15_F1
#define UART_net_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_net_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_net_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_net_BUART_sRX_RxSts__3__POS 3
#define UART_net_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_net_BUART_sRX_RxSts__4__POS 4
#define UART_net_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_net_BUART_sRX_RxSts__5__POS 5
#define UART_net_BUART_sRX_RxSts__MASK 0x38u
#define UART_net_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB07_MSK
#define UART_net_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_net_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB07_ST
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB07_A0
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB07_A1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB07_D0
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB07_D1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB07_F0
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB07_F1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_net_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_net_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_net_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_net_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_net_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_net_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_net_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_net_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_net_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define UART_net_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define UART_net_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_net_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define UART_net_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define UART_net_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_net_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_net_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define UART_net_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define UART_net_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_net_BUART_sTX_TxSts__0__POS 0
#define UART_net_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_net_BUART_sTX_TxSts__1__POS 1
#define UART_net_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_net_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define UART_net_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_net_BUART_sTX_TxSts__2__POS 2
#define UART_net_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_net_BUART_sTX_TxSts__3__POS 3
#define UART_net_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_net_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB00_MSK
#define UART_net_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_net_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB00_ST

/* UART_net_IntClock */
#define UART_net_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define UART_net_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define UART_net_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define UART_net_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_net_IntClock__INDEX 0x04u
#define UART_net_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_net_IntClock__PM_ACT_MSK 0x10u
#define UART_net_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_net_IntClock__PM_STBY_MSK 0x10u

/* PTZ_UP_EN */
#define PTZ_UP_EN__0__INTTYPE CYREG_PICU3_INTTYPE5
#define PTZ_UP_EN__0__MASK 0x20u
#define PTZ_UP_EN__0__PC CYREG_PRT3_PC5
#define PTZ_UP_EN__0__PORT 3u
#define PTZ_UP_EN__0__SHIFT 5
#define PTZ_UP_EN__AG CYREG_PRT3_AG
#define PTZ_UP_EN__AMUX CYREG_PRT3_AMUX
#define PTZ_UP_EN__BIE CYREG_PRT3_BIE
#define PTZ_UP_EN__BIT_MASK CYREG_PRT3_BIT_MASK
#define PTZ_UP_EN__BYP CYREG_PRT3_BYP
#define PTZ_UP_EN__CTL CYREG_PRT3_CTL
#define PTZ_UP_EN__DM0 CYREG_PRT3_DM0
#define PTZ_UP_EN__DM1 CYREG_PRT3_DM1
#define PTZ_UP_EN__DM2 CYREG_PRT3_DM2
#define PTZ_UP_EN__DR CYREG_PRT3_DR
#define PTZ_UP_EN__INP_DIS CYREG_PRT3_INP_DIS
#define PTZ_UP_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PTZ_UP_EN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PTZ_UP_EN__LCD_EN CYREG_PRT3_LCD_EN
#define PTZ_UP_EN__MASK 0x20u
#define PTZ_UP_EN__PORT 3u
#define PTZ_UP_EN__PRT CYREG_PRT3_PRT
#define PTZ_UP_EN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PTZ_UP_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PTZ_UP_EN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PTZ_UP_EN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PTZ_UP_EN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PTZ_UP_EN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PTZ_UP_EN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PTZ_UP_EN__PS CYREG_PRT3_PS
#define PTZ_UP_EN__SHIFT 5
#define PTZ_UP_EN__SLW CYREG_PRT3_SLW

/* PWM_LED_1_PWMHW */
#define PWM_LED_1_PWMHW__CAP0 CYREG_TMR0_CAP0
#define PWM_LED_1_PWMHW__CAP1 CYREG_TMR0_CAP1
#define PWM_LED_1_PWMHW__CFG0 CYREG_TMR0_CFG0
#define PWM_LED_1_PWMHW__CFG1 CYREG_TMR0_CFG1
#define PWM_LED_1_PWMHW__CFG2 CYREG_TMR0_CFG2
#define PWM_LED_1_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define PWM_LED_1_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define PWM_LED_1_PWMHW__PER0 CYREG_TMR0_PER0
#define PWM_LED_1_PWMHW__PER1 CYREG_TMR0_PER1
#define PWM_LED_1_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_LED_1_PWMHW__PM_ACT_MSK 0x01u
#define PWM_LED_1_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_LED_1_PWMHW__PM_STBY_MSK 0x01u
#define PWM_LED_1_PWMHW__RT0 CYREG_TMR0_RT0
#define PWM_LED_1_PWMHW__RT1 CYREG_TMR0_RT1
#define PWM_LED_1_PWMHW__SR0 CYREG_TMR0_SR0

/* PWM_LED_2_PWMHW */
#define PWM_LED_2_PWMHW__CAP0 CYREG_TMR1_CAP0
#define PWM_LED_2_PWMHW__CAP1 CYREG_TMR1_CAP1
#define PWM_LED_2_PWMHW__CFG0 CYREG_TMR1_CFG0
#define PWM_LED_2_PWMHW__CFG1 CYREG_TMR1_CFG1
#define PWM_LED_2_PWMHW__CFG2 CYREG_TMR1_CFG2
#define PWM_LED_2_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define PWM_LED_2_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define PWM_LED_2_PWMHW__PER0 CYREG_TMR1_PER0
#define PWM_LED_2_PWMHW__PER1 CYREG_TMR1_PER1
#define PWM_LED_2_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_LED_2_PWMHW__PM_ACT_MSK 0x02u
#define PWM_LED_2_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_LED_2_PWMHW__PM_STBY_MSK 0x02u
#define PWM_LED_2_PWMHW__RT0 CYREG_TMR1_RT0
#define PWM_LED_2_PWMHW__RT1 CYREG_TMR1_RT1
#define PWM_LED_2_PWMHW__SR0 CYREG_TMR1_SR0

/* PWM_LED_3_PWMHW */
#define PWM_LED_3_PWMHW__CAP0 CYREG_TMR2_CAP0
#define PWM_LED_3_PWMHW__CAP1 CYREG_TMR2_CAP1
#define PWM_LED_3_PWMHW__CFG0 CYREG_TMR2_CFG0
#define PWM_LED_3_PWMHW__CFG1 CYREG_TMR2_CFG1
#define PWM_LED_3_PWMHW__CFG2 CYREG_TMR2_CFG2
#define PWM_LED_3_PWMHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define PWM_LED_3_PWMHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define PWM_LED_3_PWMHW__PER0 CYREG_TMR2_PER0
#define PWM_LED_3_PWMHW__PER1 CYREG_TMR2_PER1
#define PWM_LED_3_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_LED_3_PWMHW__PM_ACT_MSK 0x04u
#define PWM_LED_3_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_LED_3_PWMHW__PM_STBY_MSK 0x04u
#define PWM_LED_3_PWMHW__RT0 CYREG_TMR2_RT0
#define PWM_LED_3_PWMHW__RT1 CYREG_TMR2_RT1
#define PWM_LED_3_PWMHW__SR0 CYREG_TMR2_SR0

/* PWM_LED_4_PWMHW */
#define PWM_LED_4_PWMHW__CAP0 CYREG_TMR3_CAP0
#define PWM_LED_4_PWMHW__CAP1 CYREG_TMR3_CAP1
#define PWM_LED_4_PWMHW__CFG0 CYREG_TMR3_CFG0
#define PWM_LED_4_PWMHW__CFG1 CYREG_TMR3_CFG1
#define PWM_LED_4_PWMHW__CFG2 CYREG_TMR3_CFG2
#define PWM_LED_4_PWMHW__CNT_CMP0 CYREG_TMR3_CNT_CMP0
#define PWM_LED_4_PWMHW__CNT_CMP1 CYREG_TMR3_CNT_CMP1
#define PWM_LED_4_PWMHW__PER0 CYREG_TMR3_PER0
#define PWM_LED_4_PWMHW__PER1 CYREG_TMR3_PER1
#define PWM_LED_4_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_LED_4_PWMHW__PM_ACT_MSK 0x08u
#define PWM_LED_4_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_LED_4_PWMHW__PM_STBY_MSK 0x08u
#define PWM_LED_4_PWMHW__RT0 CYREG_TMR3_RT0
#define PWM_LED_4_PWMHW__RT1 CYREG_TMR3_RT1
#define PWM_LED_4_PWMHW__SR0 CYREG_TMR3_SR0

/* PWM_MOTOR_PWMUDB */
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB01_CTL
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB01_CTL
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define PWM_MOTOR_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB01_MSK
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB00_A0
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB00_A1
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB00_D0
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB00_D1
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB00_F0
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB00_F1
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB01_A0
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB01_A1
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB01_D0
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB01_D1
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB01_F0
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB01_F1
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL

/* QuadDec_1_bQuadDec */
#define QuadDec_1_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_1_bQuadDec_Stsreg__0__POS 0
#define QuadDec_1_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_1_bQuadDec_Stsreg__1__POS 1
#define QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define QuadDec_1_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_1_bQuadDec_Stsreg__2__POS 2
#define QuadDec_1_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_1_bQuadDec_Stsreg__3__POS 3
#define QuadDec_1_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_1_bQuadDec_Stsreg__MASK_REG CYREG_B1_UDB10_MSK
#define QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define QuadDec_1_bQuadDec_Stsreg__STATUS_REG CYREG_B1_UDB10_ST

/* QuadDec_1_Cnt16_CounterUDB */
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB08_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB08_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB08_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB08_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB08_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB08_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB09_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB09_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB09_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB09_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB09_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB09_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB12_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB12_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB12_MSK
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB09_ST

/* SRF_TRG_1 */
#define SRF_TRG_1__0__INTTYPE CYREG_PICU2_INTTYPE3
#define SRF_TRG_1__0__MASK 0x08u
#define SRF_TRG_1__0__PC CYREG_PRT2_PC3
#define SRF_TRG_1__0__PORT 2u
#define SRF_TRG_1__0__SHIFT 3
#define SRF_TRG_1__AG CYREG_PRT2_AG
#define SRF_TRG_1__AMUX CYREG_PRT2_AMUX
#define SRF_TRG_1__BIE CYREG_PRT2_BIE
#define SRF_TRG_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define SRF_TRG_1__BYP CYREG_PRT2_BYP
#define SRF_TRG_1__CTL CYREG_PRT2_CTL
#define SRF_TRG_1__DM0 CYREG_PRT2_DM0
#define SRF_TRG_1__DM1 CYREG_PRT2_DM1
#define SRF_TRG_1__DM2 CYREG_PRT2_DM2
#define SRF_TRG_1__DR CYREG_PRT2_DR
#define SRF_TRG_1__INP_DIS CYREG_PRT2_INP_DIS
#define SRF_TRG_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SRF_TRG_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SRF_TRG_1__LCD_EN CYREG_PRT2_LCD_EN
#define SRF_TRG_1__MASK 0x08u
#define SRF_TRG_1__PORT 2u
#define SRF_TRG_1__PRT CYREG_PRT2_PRT
#define SRF_TRG_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SRF_TRG_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SRF_TRG_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SRF_TRG_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SRF_TRG_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SRF_TRG_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SRF_TRG_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SRF_TRG_1__PS CYREG_PRT2_PS
#define SRF_TRG_1__SHIFT 3
#define SRF_TRG_1__SLW CYREG_PRT2_SLW

/* SRF_TRG_2 */
#define SRF_TRG_2__0__INTTYPE CYREG_PICU2_INTTYPE1
#define SRF_TRG_2__0__MASK 0x02u
#define SRF_TRG_2__0__PC CYREG_PRT2_PC1
#define SRF_TRG_2__0__PORT 2u
#define SRF_TRG_2__0__SHIFT 1
#define SRF_TRG_2__AG CYREG_PRT2_AG
#define SRF_TRG_2__AMUX CYREG_PRT2_AMUX
#define SRF_TRG_2__BIE CYREG_PRT2_BIE
#define SRF_TRG_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define SRF_TRG_2__BYP CYREG_PRT2_BYP
#define SRF_TRG_2__CTL CYREG_PRT2_CTL
#define SRF_TRG_2__DM0 CYREG_PRT2_DM0
#define SRF_TRG_2__DM1 CYREG_PRT2_DM1
#define SRF_TRG_2__DM2 CYREG_PRT2_DM2
#define SRF_TRG_2__DR CYREG_PRT2_DR
#define SRF_TRG_2__INP_DIS CYREG_PRT2_INP_DIS
#define SRF_TRG_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SRF_TRG_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SRF_TRG_2__LCD_EN CYREG_PRT2_LCD_EN
#define SRF_TRG_2__MASK 0x02u
#define SRF_TRG_2__PORT 2u
#define SRF_TRG_2__PRT CYREG_PRT2_PRT
#define SRF_TRG_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SRF_TRG_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SRF_TRG_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SRF_TRG_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SRF_TRG_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SRF_TRG_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SRF_TRG_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SRF_TRG_2__PS CYREG_PRT2_PS
#define SRF_TRG_2__SHIFT 1
#define SRF_TRG_2__SLW CYREG_PRT2_SLW

/* isr_rx_jy */
#define isr_rx_jy__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_rx_jy__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_rx_jy__INTC_MASK 0x04u
#define isr_rx_jy__INTC_NUMBER 2u
#define isr_rx_jy__INTC_PRIOR_NUM 7u
#define isr_rx_jy__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_rx_jy__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_rx_jy__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_timer */
#define isr_timer__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_timer__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_timer__INTC_MASK 0x40u
#define isr_timer__INTC_NUMBER 6u
#define isr_timer__INTC_PRIOR_NUM 7u
#define isr_timer__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define isr_timer__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_timer__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* CHANGE_PWR */
#define CHANGE_PWR__0__INTTYPE CYREG_PICU15_INTTYPE1
#define CHANGE_PWR__0__MASK 0x02u
#define CHANGE_PWR__0__PC CYREG_IO_PC_PRT15_PC1
#define CHANGE_PWR__0__PORT 15u
#define CHANGE_PWR__0__SHIFT 1
#define CHANGE_PWR__AG CYREG_PRT15_AG
#define CHANGE_PWR__AMUX CYREG_PRT15_AMUX
#define CHANGE_PWR__BIE CYREG_PRT15_BIE
#define CHANGE_PWR__BIT_MASK CYREG_PRT15_BIT_MASK
#define CHANGE_PWR__BYP CYREG_PRT15_BYP
#define CHANGE_PWR__CTL CYREG_PRT15_CTL
#define CHANGE_PWR__DM0 CYREG_PRT15_DM0
#define CHANGE_PWR__DM1 CYREG_PRT15_DM1
#define CHANGE_PWR__DM2 CYREG_PRT15_DM2
#define CHANGE_PWR__DR CYREG_PRT15_DR
#define CHANGE_PWR__INP_DIS CYREG_PRT15_INP_DIS
#define CHANGE_PWR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define CHANGE_PWR__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CHANGE_PWR__LCD_EN CYREG_PRT15_LCD_EN
#define CHANGE_PWR__MASK 0x02u
#define CHANGE_PWR__PORT 15u
#define CHANGE_PWR__PRT CYREG_PRT15_PRT
#define CHANGE_PWR__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CHANGE_PWR__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CHANGE_PWR__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CHANGE_PWR__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CHANGE_PWR__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CHANGE_PWR__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CHANGE_PWR__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CHANGE_PWR__PS CYREG_PRT15_PS
#define CHANGE_PWR__SHIFT 1
#define CHANGE_PWR__SLW CYREG_PRT15_SLW

/* PTZ_UP_DIR */
#define PTZ_UP_DIR__0__INTTYPE CYREG_PICU3_INTTYPE3
#define PTZ_UP_DIR__0__MASK 0x08u
#define PTZ_UP_DIR__0__PC CYREG_PRT3_PC3
#define PTZ_UP_DIR__0__PORT 3u
#define PTZ_UP_DIR__0__SHIFT 3
#define PTZ_UP_DIR__AG CYREG_PRT3_AG
#define PTZ_UP_DIR__AMUX CYREG_PRT3_AMUX
#define PTZ_UP_DIR__BIE CYREG_PRT3_BIE
#define PTZ_UP_DIR__BIT_MASK CYREG_PRT3_BIT_MASK
#define PTZ_UP_DIR__BYP CYREG_PRT3_BYP
#define PTZ_UP_DIR__CTL CYREG_PRT3_CTL
#define PTZ_UP_DIR__DM0 CYREG_PRT3_DM0
#define PTZ_UP_DIR__DM1 CYREG_PRT3_DM1
#define PTZ_UP_DIR__DM2 CYREG_PRT3_DM2
#define PTZ_UP_DIR__DR CYREG_PRT3_DR
#define PTZ_UP_DIR__INP_DIS CYREG_PRT3_INP_DIS
#define PTZ_UP_DIR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PTZ_UP_DIR__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PTZ_UP_DIR__LCD_EN CYREG_PRT3_LCD_EN
#define PTZ_UP_DIR__MASK 0x08u
#define PTZ_UP_DIR__PORT 3u
#define PTZ_UP_DIR__PRT CYREG_PRT3_PRT
#define PTZ_UP_DIR__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PTZ_UP_DIR__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PTZ_UP_DIR__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PTZ_UP_DIR__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PTZ_UP_DIR__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PTZ_UP_DIR__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PTZ_UP_DIR__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PTZ_UP_DIR__PS CYREG_PRT3_PS
#define PTZ_UP_DIR__SHIFT 3
#define PTZ_UP_DIR__SLW CYREG_PRT3_SLW

/* SRF_ECHO_1 */
#define SRF_ECHO_1__0__INTTYPE CYREG_PICU2_INTTYPE4
#define SRF_ECHO_1__0__MASK 0x10u
#define SRF_ECHO_1__0__PC CYREG_PRT2_PC4
#define SRF_ECHO_1__0__PORT 2u
#define SRF_ECHO_1__0__SHIFT 4
#define SRF_ECHO_1__AG CYREG_PRT2_AG
#define SRF_ECHO_1__AMUX CYREG_PRT2_AMUX
#define SRF_ECHO_1__BIE CYREG_PRT2_BIE
#define SRF_ECHO_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define SRF_ECHO_1__BYP CYREG_PRT2_BYP
#define SRF_ECHO_1__CTL CYREG_PRT2_CTL
#define SRF_ECHO_1__DM0 CYREG_PRT2_DM0
#define SRF_ECHO_1__DM1 CYREG_PRT2_DM1
#define SRF_ECHO_1__DM2 CYREG_PRT2_DM2
#define SRF_ECHO_1__DR CYREG_PRT2_DR
#define SRF_ECHO_1__INP_DIS CYREG_PRT2_INP_DIS
#define SRF_ECHO_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SRF_ECHO_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SRF_ECHO_1__LCD_EN CYREG_PRT2_LCD_EN
#define SRF_ECHO_1__MASK 0x10u
#define SRF_ECHO_1__PORT 2u
#define SRF_ECHO_1__PRT CYREG_PRT2_PRT
#define SRF_ECHO_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SRF_ECHO_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SRF_ECHO_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SRF_ECHO_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SRF_ECHO_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SRF_ECHO_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SRF_ECHO_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SRF_ECHO_1__PS CYREG_PRT2_PS
#define SRF_ECHO_1__SHIFT 4
#define SRF_ECHO_1__SLW CYREG_PRT2_SLW

/* SRF_ECHO_2 */
#define SRF_ECHO_2__0__INTTYPE CYREG_PICU2_INTTYPE2
#define SRF_ECHO_2__0__MASK 0x04u
#define SRF_ECHO_2__0__PC CYREG_PRT2_PC2
#define SRF_ECHO_2__0__PORT 2u
#define SRF_ECHO_2__0__SHIFT 2
#define SRF_ECHO_2__AG CYREG_PRT2_AG
#define SRF_ECHO_2__AMUX CYREG_PRT2_AMUX
#define SRF_ECHO_2__BIE CYREG_PRT2_BIE
#define SRF_ECHO_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define SRF_ECHO_2__BYP CYREG_PRT2_BYP
#define SRF_ECHO_2__CTL CYREG_PRT2_CTL
#define SRF_ECHO_2__DM0 CYREG_PRT2_DM0
#define SRF_ECHO_2__DM1 CYREG_PRT2_DM1
#define SRF_ECHO_2__DM2 CYREG_PRT2_DM2
#define SRF_ECHO_2__DR CYREG_PRT2_DR
#define SRF_ECHO_2__INP_DIS CYREG_PRT2_INP_DIS
#define SRF_ECHO_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SRF_ECHO_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SRF_ECHO_2__LCD_EN CYREG_PRT2_LCD_EN
#define SRF_ECHO_2__MASK 0x04u
#define SRF_ECHO_2__PORT 2u
#define SRF_ECHO_2__PRT CYREG_PRT2_PRT
#define SRF_ECHO_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SRF_ECHO_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SRF_ECHO_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SRF_ECHO_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SRF_ECHO_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SRF_ECHO_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SRF_ECHO_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SRF_ECHO_2__PS CYREG_PRT2_PS
#define SRF_ECHO_2__SHIFT 2
#define SRF_ECHO_2__SLW CYREG_PRT2_SLW

/* debug_time */
#define debug_time__0__INTTYPE CYREG_PICU0_INTTYPE0
#define debug_time__0__MASK 0x01u
#define debug_time__0__PC CYREG_PRT0_PC0
#define debug_time__0__PORT 0u
#define debug_time__0__SHIFT 0
#define debug_time__AG CYREG_PRT0_AG
#define debug_time__AMUX CYREG_PRT0_AMUX
#define debug_time__BIE CYREG_PRT0_BIE
#define debug_time__BIT_MASK CYREG_PRT0_BIT_MASK
#define debug_time__BYP CYREG_PRT0_BYP
#define debug_time__CTL CYREG_PRT0_CTL
#define debug_time__DM0 CYREG_PRT0_DM0
#define debug_time__DM1 CYREG_PRT0_DM1
#define debug_time__DM2 CYREG_PRT0_DM2
#define debug_time__DR CYREG_PRT0_DR
#define debug_time__INP_DIS CYREG_PRT0_INP_DIS
#define debug_time__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define debug_time__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define debug_time__LCD_EN CYREG_PRT0_LCD_EN
#define debug_time__MASK 0x01u
#define debug_time__PORT 0u
#define debug_time__PRT CYREG_PRT0_PRT
#define debug_time__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define debug_time__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define debug_time__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define debug_time__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define debug_time__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define debug_time__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define debug_time__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define debug_time__PS CYREG_PRT0_PS
#define debug_time__SHIFT 0
#define debug_time__SLW CYREG_PRT0_SLW

/* isr_rx_net */
#define isr_rx_net__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_rx_net__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_rx_net__INTC_MASK 0x08u
#define isr_rx_net__INTC_NUMBER 3u
#define isr_rx_net__INTC_PRIOR_NUM 7u
#define isr_rx_net__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_rx_net__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_rx_net__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_tx_net */
#define isr_tx_net__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_tx_net__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_tx_net__INTC_MASK 0x80u
#define isr_tx_net__INTC_NUMBER 7u
#define isr_tx_net__INTC_PRIOR_NUM 7u
#define isr_tx_net__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define isr_tx_net__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_tx_net__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PTZ_DOWN_EN */
#define PTZ_DOWN_EN__0__INTTYPE CYREG_PICU3_INTTYPE2
#define PTZ_DOWN_EN__0__MASK 0x04u
#define PTZ_DOWN_EN__0__PC CYREG_PRT3_PC2
#define PTZ_DOWN_EN__0__PORT 3u
#define PTZ_DOWN_EN__0__SHIFT 2
#define PTZ_DOWN_EN__AG CYREG_PRT3_AG
#define PTZ_DOWN_EN__AMUX CYREG_PRT3_AMUX
#define PTZ_DOWN_EN__BIE CYREG_PRT3_BIE
#define PTZ_DOWN_EN__BIT_MASK CYREG_PRT3_BIT_MASK
#define PTZ_DOWN_EN__BYP CYREG_PRT3_BYP
#define PTZ_DOWN_EN__CTL CYREG_PRT3_CTL
#define PTZ_DOWN_EN__DM0 CYREG_PRT3_DM0
#define PTZ_DOWN_EN__DM1 CYREG_PRT3_DM1
#define PTZ_DOWN_EN__DM2 CYREG_PRT3_DM2
#define PTZ_DOWN_EN__DR CYREG_PRT3_DR
#define PTZ_DOWN_EN__INP_DIS CYREG_PRT3_INP_DIS
#define PTZ_DOWN_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PTZ_DOWN_EN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PTZ_DOWN_EN__LCD_EN CYREG_PRT3_LCD_EN
#define PTZ_DOWN_EN__MASK 0x04u
#define PTZ_DOWN_EN__PORT 3u
#define PTZ_DOWN_EN__PRT CYREG_PRT3_PRT
#define PTZ_DOWN_EN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PTZ_DOWN_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PTZ_DOWN_EN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PTZ_DOWN_EN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PTZ_DOWN_EN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PTZ_DOWN_EN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PTZ_DOWN_EN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PTZ_DOWN_EN__PS CYREG_PRT3_PS
#define PTZ_DOWN_EN__SHIFT 2
#define PTZ_DOWN_EN__SLW CYREG_PRT3_SLW

/* PTZ_UP_STEP */
#define PTZ_UP_STEP__0__INTTYPE CYREG_PICU3_INTTYPE4
#define PTZ_UP_STEP__0__MASK 0x10u
#define PTZ_UP_STEP__0__PC CYREG_PRT3_PC4
#define PTZ_UP_STEP__0__PORT 3u
#define PTZ_UP_STEP__0__SHIFT 4
#define PTZ_UP_STEP__AG CYREG_PRT3_AG
#define PTZ_UP_STEP__AMUX CYREG_PRT3_AMUX
#define PTZ_UP_STEP__BIE CYREG_PRT3_BIE
#define PTZ_UP_STEP__BIT_MASK CYREG_PRT3_BIT_MASK
#define PTZ_UP_STEP__BYP CYREG_PRT3_BYP
#define PTZ_UP_STEP__CTL CYREG_PRT3_CTL
#define PTZ_UP_STEP__DM0 CYREG_PRT3_DM0
#define PTZ_UP_STEP__DM1 CYREG_PRT3_DM1
#define PTZ_UP_STEP__DM2 CYREG_PRT3_DM2
#define PTZ_UP_STEP__DR CYREG_PRT3_DR
#define PTZ_UP_STEP__INP_DIS CYREG_PRT3_INP_DIS
#define PTZ_UP_STEP__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PTZ_UP_STEP__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PTZ_UP_STEP__LCD_EN CYREG_PRT3_LCD_EN
#define PTZ_UP_STEP__MASK 0x10u
#define PTZ_UP_STEP__PORT 3u
#define PTZ_UP_STEP__PRT CYREG_PRT3_PRT
#define PTZ_UP_STEP__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PTZ_UP_STEP__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PTZ_UP_STEP__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PTZ_UP_STEP__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PTZ_UP_STEP__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PTZ_UP_STEP__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PTZ_UP_STEP__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PTZ_UP_STEP__PS CYREG_PRT3_PS
#define PTZ_UP_STEP__SHIFT 4
#define PTZ_UP_STEP__SLW CYREG_PRT3_SLW

/* PTZ_DOWN_DIR */
#define PTZ_DOWN_DIR__0__INTTYPE CYREG_PICU3_INTTYPE0
#define PTZ_DOWN_DIR__0__MASK 0x01u
#define PTZ_DOWN_DIR__0__PC CYREG_PRT3_PC0
#define PTZ_DOWN_DIR__0__PORT 3u
#define PTZ_DOWN_DIR__0__SHIFT 0
#define PTZ_DOWN_DIR__AG CYREG_PRT3_AG
#define PTZ_DOWN_DIR__AMUX CYREG_PRT3_AMUX
#define PTZ_DOWN_DIR__BIE CYREG_PRT3_BIE
#define PTZ_DOWN_DIR__BIT_MASK CYREG_PRT3_BIT_MASK
#define PTZ_DOWN_DIR__BYP CYREG_PRT3_BYP
#define PTZ_DOWN_DIR__CTL CYREG_PRT3_CTL
#define PTZ_DOWN_DIR__DM0 CYREG_PRT3_DM0
#define PTZ_DOWN_DIR__DM1 CYREG_PRT3_DM1
#define PTZ_DOWN_DIR__DM2 CYREG_PRT3_DM2
#define PTZ_DOWN_DIR__DR CYREG_PRT3_DR
#define PTZ_DOWN_DIR__INP_DIS CYREG_PRT3_INP_DIS
#define PTZ_DOWN_DIR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PTZ_DOWN_DIR__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PTZ_DOWN_DIR__LCD_EN CYREG_PRT3_LCD_EN
#define PTZ_DOWN_DIR__MASK 0x01u
#define PTZ_DOWN_DIR__PORT 3u
#define PTZ_DOWN_DIR__PRT CYREG_PRT3_PRT
#define PTZ_DOWN_DIR__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PTZ_DOWN_DIR__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PTZ_DOWN_DIR__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PTZ_DOWN_DIR__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PTZ_DOWN_DIR__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PTZ_DOWN_DIR__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PTZ_DOWN_DIR__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PTZ_DOWN_DIR__PS CYREG_PRT3_PS
#define PTZ_DOWN_DIR__SHIFT 0
#define PTZ_DOWN_DIR__SLW CYREG_PRT3_SLW

/* SRF_05_Timer_1_TimerUDB */
#define SRF_05_Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define SRF_05_Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define SRF_05_Timer_1_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define SRF_05_Timer_1_TimerUDB_rstSts_stsreg__1__POS 1
#define SRF_05_Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define SRF_05_Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define SRF_05_Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define SRF_05_Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define SRF_05_Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define SRF_05_Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define SRF_05_Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define SRF_05_Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB12_MSK
#define SRF_05_Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define SRF_05_Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define SRF_05_Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define SRF_05_Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define SRF_05_Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define SRF_05_Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB12_ST
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB08_CTL
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB08_CTL
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB08_MSK
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB10_A0
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB10_A1
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB10_D0
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB10_D1
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB10_F0
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB10_F1
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB11_A0
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB11_A1
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB11_D0
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB11_D1
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB11_F0
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB11_F1
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL

/* SRF_05_Timer_TimerUDB */
#define SRF_05_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define SRF_05_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define SRF_05_Timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define SRF_05_Timer_TimerUDB_rstSts_stsreg__1__POS 1
#define SRF_05_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define SRF_05_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define SRF_05_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define SRF_05_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define SRF_05_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define SRF_05_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define SRF_05_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define SRF_05_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB14_MSK
#define SRF_05_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define SRF_05_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB14_ST
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB09_CTL
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB09_CTL
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB09_MSK
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB12_A0
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB12_A1
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB12_D0
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB12_D1
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB12_F0
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB12_F1
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB13_A0
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB13_A1
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB13_D0
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB13_D1
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB13_F0
#define SRF_05_Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB13_F1

/* isr_srf_back */
#define isr_srf_back__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_srf_back__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_srf_back__INTC_MASK 0x10u
#define isr_srf_back__INTC_NUMBER 4u
#define isr_srf_back__INTC_PRIOR_NUM 7u
#define isr_srf_back__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_srf_back__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_srf_back__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* CONTRAL_LIDAR */
#define CONTRAL_LIDAR__0__INTTYPE CYREG_PICU2_INTTYPE7
#define CONTRAL_LIDAR__0__MASK 0x80u
#define CONTRAL_LIDAR__0__PC CYREG_PRT2_PC7
#define CONTRAL_LIDAR__0__PORT 2u
#define CONTRAL_LIDAR__0__SHIFT 7
#define CONTRAL_LIDAR__AG CYREG_PRT2_AG
#define CONTRAL_LIDAR__AMUX CYREG_PRT2_AMUX
#define CONTRAL_LIDAR__BIE CYREG_PRT2_BIE
#define CONTRAL_LIDAR__BIT_MASK CYREG_PRT2_BIT_MASK
#define CONTRAL_LIDAR__BYP CYREG_PRT2_BYP
#define CONTRAL_LIDAR__CTL CYREG_PRT2_CTL
#define CONTRAL_LIDAR__DM0 CYREG_PRT2_DM0
#define CONTRAL_LIDAR__DM1 CYREG_PRT2_DM1
#define CONTRAL_LIDAR__DM2 CYREG_PRT2_DM2
#define CONTRAL_LIDAR__DR CYREG_PRT2_DR
#define CONTRAL_LIDAR__INP_DIS CYREG_PRT2_INP_DIS
#define CONTRAL_LIDAR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CONTRAL_LIDAR__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CONTRAL_LIDAR__LCD_EN CYREG_PRT2_LCD_EN
#define CONTRAL_LIDAR__MASK 0x80u
#define CONTRAL_LIDAR__PORT 2u
#define CONTRAL_LIDAR__PRT CYREG_PRT2_PRT
#define CONTRAL_LIDAR__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CONTRAL_LIDAR__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CONTRAL_LIDAR__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CONTRAL_LIDAR__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CONTRAL_LIDAR__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CONTRAL_LIDAR__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CONTRAL_LIDAR__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CONTRAL_LIDAR__PS CYREG_PRT2_PS
#define CONTRAL_LIDAR__SHIFT 7
#define CONTRAL_LIDAR__SLW CYREG_PRT2_SLW

/* PTZ_DOWN_STEP */
#define PTZ_DOWN_STEP__0__INTTYPE CYREG_PICU3_INTTYPE1
#define PTZ_DOWN_STEP__0__MASK 0x02u
#define PTZ_DOWN_STEP__0__PC CYREG_PRT3_PC1
#define PTZ_DOWN_STEP__0__PORT 3u
#define PTZ_DOWN_STEP__0__SHIFT 1
#define PTZ_DOWN_STEP__AG CYREG_PRT3_AG
#define PTZ_DOWN_STEP__AMUX CYREG_PRT3_AMUX
#define PTZ_DOWN_STEP__BIE CYREG_PRT3_BIE
#define PTZ_DOWN_STEP__BIT_MASK CYREG_PRT3_BIT_MASK
#define PTZ_DOWN_STEP__BYP CYREG_PRT3_BYP
#define PTZ_DOWN_STEP__CTL CYREG_PRT3_CTL
#define PTZ_DOWN_STEP__DM0 CYREG_PRT3_DM0
#define PTZ_DOWN_STEP__DM1 CYREG_PRT3_DM1
#define PTZ_DOWN_STEP__DM2 CYREG_PRT3_DM2
#define PTZ_DOWN_STEP__DR CYREG_PRT3_DR
#define PTZ_DOWN_STEP__INP_DIS CYREG_PRT3_INP_DIS
#define PTZ_DOWN_STEP__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PTZ_DOWN_STEP__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PTZ_DOWN_STEP__LCD_EN CYREG_PRT3_LCD_EN
#define PTZ_DOWN_STEP__MASK 0x02u
#define PTZ_DOWN_STEP__PORT 3u
#define PTZ_DOWN_STEP__PRT CYREG_PRT3_PRT
#define PTZ_DOWN_STEP__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PTZ_DOWN_STEP__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PTZ_DOWN_STEP__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PTZ_DOWN_STEP__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PTZ_DOWN_STEP__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PTZ_DOWN_STEP__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PTZ_DOWN_STEP__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PTZ_DOWN_STEP__PS CYREG_PRT3_PS
#define PTZ_DOWN_STEP__SHIFT 1
#define PTZ_DOWN_STEP__SLW CYREG_PRT3_SLW

/* isr_srf_front */
#define isr_srf_front__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_srf_front__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_srf_front__INTC_MASK 0x20u
#define isr_srf_front__INTC_NUMBER 5u
#define isr_srf_front__INTC_PRIOR_NUM 7u
#define isr_srf_front__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_srf_front__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_srf_front__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "car"
#define CY_VERSION "PSoC Creator  3.3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E133069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x000000FFu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
