// Seed: 3104218537
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic id_3;
  assign module_2.id_0 = 0;
  reg id_4;
  always #1 begin : LABEL_0
    id_4 = 1;
  end
  parameter id_5 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  always @(negedge id_2) assign id_1 = -1;
endmodule
module module_2 (
    output uwire id_0,
    input tri0 id_1,
    input wor id_2,
    output wor id_3,
    input tri1 id_4,
    output tri1 id_5,
    input wand id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri1 id_9,
    input supply1 id_10,
    input uwire id_11,
    input uwire id_12,
    output uwire id_13,
    input wire id_14,
    input tri0 id_15,
    input supply0 id_16,
    output tri1 id_17,
    input supply0 id_18,
    output tri1 id_19,
    input tri1 id_20,
    input wand id_21,
    input uwire id_22,
    output supply1 id_23
);
  wire id_25;
  integer id_26;
  always @(negedge 1);
  module_0 modCall_1 (
      id_25,
      id_26
  );
endmodule
