
*** Running vivado
    with args -log EQ_27_band_eq_core_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source EQ_27_band_eq_core_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source EQ_27_band_eq_core_0_0.tcl -notrace
Command: synth_design -top EQ_27_band_eq_core_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11084 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 361.707 ; gain = 98.082
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'EQ_27_band_eq_core_0_0' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ip/EQ_27_band_eq_core_0_0/synth/EQ_27_band_eq_core_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'eq_core' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_core.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'eq_core_v1_0_S00_AXI' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_core_v1_0_S00_AXI.v:4]
	Parameter DIV_FACTOR bound to: 2 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'eq_module' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:76]
WARNING: [Synth 8-5788] Register data_R_out_reg in module eq_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:83]
WARNING: [Synth 8-5788] Register data_L_out_reg in module eq_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:84]
INFO: [Synth 8-256] done synthesizing module 'eq_module' (1#1) [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_core_v1_0_S00_AXI.v:522]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_core_v1_0_S00_AXI.v:533]
INFO: [Synth 8-256] done synthesizing module 'eq_core_v1_0_S00_AXI' (2#1) [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_core_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'audio_receiver_S_AXIS' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/audio_receiver_S_AXIS.v:4]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 8 - type: integer 
	Parameter bit_num bound to: 3 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_FIFO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'audio_receiver_S_AXIS' (3#1) [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/audio_receiver_S_AXIS.v:4]
INFO: [Synth 8-638] synthesizing module 'audio_sender_M_AXIS' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/audio_sender_M_AXIS.v:3]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 2 - type: integer 
	Parameter WAIT_COUNT_BITS bound to: 5 - type: integer 
	Parameter bit_num bound to: 2 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_COUNTER bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/audio_sender_M_AXIS.v:106]
INFO: [Synth 8-256] done synthesizing module 'audio_sender_M_AXIS' (4#1) [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/audio_sender_M_AXIS.v:3]
INFO: [Synth 8-256] done synthesizing module 'eq_core' (5#1) [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_core.v:4]
INFO: [Synth 8-256] done synthesizing module 'EQ_27_band_eq_core_0_0' (6#1) [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ip/EQ_27_band_eq_core_0_0/synth/EQ_27_band_eq_core_0_0.v:57]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[15]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[14]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[13]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[12]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[11]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[10]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[9]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[8]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[7]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[6]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[5]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[4]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[3]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[2]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[1]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[0]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[15]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[14]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[13]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[12]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[11]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[10]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[9]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[8]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[7]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[6]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[5]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[4]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[3]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[2]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[1]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[0]
WARNING: [Synth 8-3331] design eq_module has unconnected port a1_in[31]
WARNING: [Synth 8-3331] design eq_module has unconnected port a1_in[30]
WARNING: [Synth 8-3331] design eq_module has unconnected port a1_in[29]
WARNING: [Synth 8-3331] design eq_module has unconnected port a2_in[31]
WARNING: [Synth 8-3331] design eq_module has unconnected port a2_in[30]
WARNING: [Synth 8-3331] design eq_module has unconnected port a2_in[29]
WARNING: [Synth 8-3331] design eq_module has unconnected port b1_in[31]
WARNING: [Synth 8-3331] design eq_module has unconnected port b1_in[30]
WARNING: [Synth 8-3331] design eq_module has unconnected port b1_in[29]
WARNING: [Synth 8-3331] design eq_module has unconnected port b2_in[31]
WARNING: [Synth 8-3331] design eq_module has unconnected port b2_in[30]
WARNING: [Synth 8-3331] design eq_module has unconnected port b2_in[29]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 411.445 ; gain = 147.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 411.445 ; gain = 147.820
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 760.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 760.238 ; gain = 496.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 760.238 ; gain = 496.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 760.238 ; gain = 496.613
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "read_pointer" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 760.238 ; gain = 496.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 12    
	               32 Bit    Registers := 16    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 18    
+---Multipliers : 
	                32x36  Multipliers := 16    
+---Muxes : 
	   2 Input     36 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 10    
	  10 Input     32 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module eq_module 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 6     
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Multipliers : 
	                32x36  Multipliers := 8     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module eq_core_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  10 Input     32 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module audio_receiver_S_AXIS 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module audio_sender_M_AXIS 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:99]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:99]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:105]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:105]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:96]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:96]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:104]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:104]
DSP Report: Generating DSP Lz03, operation Mode is: A*B.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: Generating DSP Lz03, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: Generating DSP Lz03, operation Mode is: A*B.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: Generating DSP Lz03, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: Generating DSP Lz03, operation Mode is: A*B.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: Generating DSP Lz03, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: Generating DSP Lz03, operation Mode is: A*B.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: Generating DSP Lz03, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: Generating DSP data_L_out4, operation Mode is: A*B.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: Generating DSP data_L_out4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: Generating DSP data_L_out4, operation Mode is: A*B.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: Generating DSP data_L_out4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: Generating DSP data_L_out4, operation Mode is: A*B.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: Generating DSP data_L_out4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: Generating DSP data_L_out4, operation Mode is: A*B.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: Generating DSP data_L_out4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: Generating DSP Rz03, operation Mode is: A*B.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: Generating DSP Rz03, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: Generating DSP Rz03, operation Mode is: A*B.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: Generating DSP Rz03, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: Generating DSP Rz03, operation Mode is: A*B.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: Generating DSP Rz03, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: Generating DSP Rz03, operation Mode is: A*B.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: Generating DSP Rz03, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: Generating DSP data_R_out4, operation Mode is: A*B.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: Generating DSP data_R_out4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: Generating DSP data_R_out4, operation Mode is: A*B.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: Generating DSP data_R_out4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: Generating DSP data_R_out4, operation Mode is: A*B.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: Generating DSP data_R_out4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: Generating DSP data_R_out4, operation Mode is: A*B.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: Generating DSP data_R_out4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: Generating DSP Lz03, operation Mode is: A*B.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: Generating DSP Lz03, operation Mode is: A*B.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: Generating DSP Lz03, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: Generating DSP Lz03, operation Mode is: A*B.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: Generating DSP Lz03, operation Mode is: A*B.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: Generating DSP Lz03, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: operator Lz03 is absorbed into DSP Lz03.
DSP Report: Generating DSP data_L_out4, operation Mode is: A*B.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: Generating DSP data_L_out4, operation Mode is: A*B.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: Generating DSP data_L_out4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: Generating DSP data_L_out4, operation Mode is: A*B.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: Generating DSP data_L_out4, operation Mode is: A*B.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: Generating DSP data_L_out4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: operator data_L_out4 is absorbed into DSP data_L_out4.
DSP Report: Generating DSP Rz03, operation Mode is: A*B.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: Generating DSP Rz03, operation Mode is: A*B.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: Generating DSP Rz03, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: Generating DSP Rz03, operation Mode is: A*B.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: Generating DSP Rz03, operation Mode is: A*B.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: Generating DSP Rz03, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: operator Rz03 is absorbed into DSP Rz03.
DSP Report: Generating DSP data_R_out4, operation Mode is: A*B.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: Generating DSP data_R_out4, operation Mode is: A*B.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: Generating DSP data_R_out4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: Generating DSP data_R_out4, operation Mode is: A*B.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: Generating DSP data_R_out4, operation Mode is: A*B.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: Generating DSP data_R_out4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
DSP Report: operator data_R_out4 is absorbed into DSP data_R_out4.
INFO: [Synth 8-3917] design EQ_27_band_eq_core_0_0 has port m_axis_tvalid driven by constant 1
INFO: [Synth 8-3917] design EQ_27_band_eq_core_0_0 has port m_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design EQ_27_band_eq_core_0_0 has port m_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design EQ_27_band_eq_core_0_0 has port m_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design EQ_27_band_eq_core_0_0 has port m_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[15]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[14]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[13]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[12]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[11]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[10]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[9]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[8]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[7]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[6]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[5]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[4]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[3]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[2]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[1]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_L_in[0]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[15]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[14]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[13]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[12]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[11]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[10]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[9]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[8]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[7]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[6]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[5]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[4]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[3]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[2]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[1]
WARNING: [Synth 8-3331] design eq_module has unconnected port data_R_in[0]
WARNING: [Synth 8-3331] design eq_module has unconnected port a1_in[31]
WARNING: [Synth 8-3331] design eq_module has unconnected port a1_in[30]
WARNING: [Synth 8-3331] design eq_module has unconnected port a1_in[29]
WARNING: [Synth 8-3331] design eq_module has unconnected port a2_in[31]
WARNING: [Synth 8-3331] design eq_module has unconnected port a2_in[30]
WARNING: [Synth 8-3331] design eq_module has unconnected port a2_in[29]
WARNING: [Synth 8-3331] design eq_module has unconnected port b1_in[31]
WARNING: [Synth 8-3331] design eq_module has unconnected port b1_in[30]
WARNING: [Synth 8-3331] design eq_module has unconnected port b1_in[29]
WARNING: [Synth 8-3331] design eq_module has unconnected port b2_in[31]
WARNING: [Synth 8-3331] design eq_module has unconnected port b2_in[30]
WARNING: [Synth 8-3331] design eq_module has unconnected port b2_in[29]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[19]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[20]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[21]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[22]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[23]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[24]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[25]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[26]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[27]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[28]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[29]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[30]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[31]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[32]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[33]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[34]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[35]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[19]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[20]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[21]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[22]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[23]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[24]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[25]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[26]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[27]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[28]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[29]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[30]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[31]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[32]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[33]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[34]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[35]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[19]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[20]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[21]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[22]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[23]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[24]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[25]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[26]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[27]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[28]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[29]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[30]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[31]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[32]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[33]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[34]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[35]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[19]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[20]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[21]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[22]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[23]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[24]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[25]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[26]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[27]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[28]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[29]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[30]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[31]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[32]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[33]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[34]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[35]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[16]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[19]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[20]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[21]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[22]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[23]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[24]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[25]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[26]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[27]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[28]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[29]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[30]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[31]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[32]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[33]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[34]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[18]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[16]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[19]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[20]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[21]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[22]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[23]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[24]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[25]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[26]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[27]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[28]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[29]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[30]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[31]' (FDCE) to 'inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1_reg[32]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/eq_core_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/eq_core_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/eq_core_v1_0_S00_AXI_inst/eq1/data_R_out_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/eq_core_v1_0_S00_AXI_inst/eq2/data_R_out_reg[13] )
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/eq1/data_R_out_reg[13]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/eq2/data_R_out_reg[13]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_awaddr_reg[6]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_araddr_reg[6]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[15]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[14]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[13]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[12]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[11]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[10]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[9]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[8]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[7]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[6]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[5]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[4]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[3]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[2]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[1]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[0]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[15]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[14]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[13]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[12]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[11]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[10]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[9]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[8]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[7]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[6]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[5]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[4]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[3]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[2]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[1]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[0]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 760.238 ; gain = 496.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|eq_module   | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_module   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 825.383 ; gain = 561.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 826.828 ; gain = 563.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:73]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:73]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:73]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:73]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:73]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:73]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:70]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:70]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:70]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:69]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:69]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:69]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:70]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:70]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:70]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:69]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:69]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:69]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:73]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:73]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:73]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:73]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:73]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:73]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:70]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:70]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:70]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:69]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:69]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:69]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:70]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:70]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:70]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:69]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:69]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/4c32/eq_module.v:69]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 853.258 ; gain = 589.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz1 [17] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/eq_core_v1_0_S00_AXI_inst/eq2/Rz2 [17] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz1 [17] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/eq_core_v1_0_S00_AXI_inst/eq2/Lz2 [17] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz1 [17] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/eq_core_v1_0_S00_AXI_inst/eq1/Rz2 [17] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz1 [17] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/eq_core_v1_0_S00_AXI_inst/eq1/Lz2 [17] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 853.258 ; gain = 589.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 853.258 ; gain = 589.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 853.258 ; gain = 589.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 853.258 ; gain = 589.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 853.258 ; gain = 589.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 853.258 ; gain = 589.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   130|
|2     |DSP48E1 |    48|
|3     |LUT1    |     1|
|4     |LUT2    |   390|
|5     |LUT3    |    87|
|6     |LUT4    |    79|
|7     |LUT5    |    32|
|8     |LUT6    |   151|
|9     |MUXF7   |    32|
|10    |FDCE    |   260|
|11    |FDRE    |   457|
|12    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |  1668|
|2     |  inst                         |eq_core               |  1668|
|3     |    audio_receiver_S_AXIS_inst |audio_receiver_S_AXIS |    80|
|4     |    audio_sender_M_AXIS_inst   |audio_sender_M_AXIS   |    12|
|5     |    eq_core_v1_0_S00_AXI_inst  |eq_core_v1_0_S00_AXI  |  1576|
|6     |      eq1                      |eq_module             |   551|
|7     |      eq2                      |eq_module_0           |   498|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 853.258 ; gain = 589.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 853.258 ; gain = 240.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 853.258 ; gain = 589.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
246 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 853.258 ; gain = 601.102
INFO: [Common 17-1381] The checkpoint 'C:/Zynq_Book/EQ_27_band/EQ_27_band.runs/EQ_27_band_eq_core_0_0_synth_1/EQ_27_band_eq_core_0_0.dcp' has been generated.
